<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/vexa/vexarraycs8_0/apbrom/APB4_Slave_0_MM</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/vexa/vexarraycs8_0/apbrom/APB4_Slave_0_MM</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">AddressMap abc_soc_top/vexa/vexarraycs8_0/apbrom/APB4_Slave_0_MM</h2>

    <!-- Registers for AddressMap abc_soc_top/vexa/vexarraycs8_0/apbrom/APB4_Slave_0_MM -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_24F36E6B64C55C0D">ROMEntry0</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_158882EDD08D7A11">ROMEntry1</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_246655CDCE6064A9">ROMEntry2</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7CC927794FD29C66">ROMEntry3</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB273250C33AAFA2">ROMEntry4</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_05FE05024CCAA6C2">ROMEntry5</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A237C9E16826E2AD">ROMEntry6</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_804E30C9F51D3068">ROMEntry7</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23029D832AA65525">ROMEntry8</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 8</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F2470C49F7934130">ROMEntry9</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 9</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13925FBDBBF9898F">ROMEntry10</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 10</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BB03FA11DA97847">ROMEntry11</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 11</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2862B9448C4527DA">ROMEntry12</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 12</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F1F13C7A14FA6F7">ROMEntry13</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 13</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4CD6E625D078A1C2">ROMEntry14</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 14</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_84EC191BC4D8A0B9">ROMEntry15</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 15</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F2F7744525C76404">ROMEntry16</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 16</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B9B771D1EBBEEE75">ROMEntry17</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 17</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D9CAC6422C80FC7">ROMEntry18</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 18</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F999CDBAAF08E8F5">ROMEntry19</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 19</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8DA0821CF0D033B5">ROMEntry20</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 20</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D5FC78C81EFD7C8">ROMEntry21</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 21</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B7A13F135CC19416">ROMEntry22</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 22</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ADA8BFABD81347DF">ROMEntry23</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 23</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B160160582666932">ROMEntry24</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 24</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CCDABEE5ABFAFAA">ROMEntry25</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 25</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86294CC080CC107D">ROMEntry26</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 26</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4649523808AB9EF1">ROMEntry27</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 27</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_608D3F711588F849">ROMEntry28</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 28</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4982015405AE44F3">ROMEntry29</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 29</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5341CC98B536749D">ROMEntry30</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 30</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62A8914C9033807B">ROMEntry31</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 31</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E893B91D9978522C">ROMEntry32</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 32</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A38F341D40050B2">ROMEntry33</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 33</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1FE55BB24EE65056">ROMEntry34</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 34</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_29D62ECA16BB85B2">ROMEntry35</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 35</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_95F450AA626F49E9">ROMEntry36</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 36</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_533ABD3C84749D42">ROMEntry37</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 37</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5AC9E6539C05ACDA">ROMEntry38</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 38</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_465441B69A4C34BC">ROMEntry39</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 39</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CFC94C0EEF802F81">ROMEntry40</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 40</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_601A754974B94498">ROMEntry41</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 41</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CFC068F69EE5215A">ROMEntry42</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 42</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D8A64E67023E0C5">ROMEntry43</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 43</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB2CCF369BDA002C">ROMEntry44</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 44</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_061BBD7F740FB341">ROMEntry45</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 45</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F3CBADBBC6E735FB">ROMEntry46</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 46</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_635543F619F006E8">ROMEntry47</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 47</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2DF58CB225F257C">ROMEntry48</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 48</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2C93F9E3BF75266">ROMEntry49</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 49</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_44090F0E30A7F7D6">ROMEntry50</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 50</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FB7FAE236087F9E7">ROMEntry51</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 51</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6468DC5E0AAB4928">ROMEntry52</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 52</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0328922C87C71673">ROMEntry53</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 53</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D7AB9FFC65083568">ROMEntry54</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 54</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7FB906088DF7B50D">ROMEntry55</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 55</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_60A30287686E7965">ROMEntry56</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 56</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99C0D6175AA0FD75">ROMEntry57</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 57</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D6859F064F22656">ROMEntry58</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 58</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59D7E9C201DFDB55">ROMEntry59</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 59</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_010ED5786A4A83CF">ROMEntry60</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 60</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D8830F8E7DCCCDA">ROMEntry61</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 61</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E43165C8E1221080">ROMEntry62</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 62</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_611DFD8FC3C28564">ROMEntry63</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 63</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A4CC7E563C3C335">ROMEntry64</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 64</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD9C7427CECEBDC8">ROMEntry65</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 65</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_48F4CE5147AB9AFD">ROMEntry66</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 66</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5BA62B6D1ED57C9">ROMEntry67</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 67</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13F1F3AF5D28CC80">ROMEntry68</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 68</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C2D5C77BE5D04350">ROMEntry69</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 69</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EB3E26AF9488A324">ROMEntry70</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 70</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9107E1829F49CAD">ROMEntry71</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 71</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C6603B0BBAB9364">ROMEntry72</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 72</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1B6D4EF4FD4F755">ROMEntry73</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 73</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_49EAAC707A68AC56">ROMEntry74</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 74</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22BF6B9BF0868091">ROMEntry75</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 75</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8007A9F1D4727A5D">ROMEntry76</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 76</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A96186617393A445">ROMEntry77</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 77</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AF286D20B6D38BDA">ROMEntry78</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 78</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000013c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE3D4BC632409A14">ROMEntry79</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 79</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_066ADB16293CB80A">ROMEntry80</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 80</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19068AABC106A3C1">ROMEntry81</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 81</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13646C69796ACD7B">ROMEntry82</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 82</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_242FEE1C977641EC">ROMEntry83</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 83</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14F614BED1498362">ROMEntry84</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 84</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F2CAB1E36ECB445">ROMEntry85</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 85</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_49D0D5C0603AC9F5">ROMEntry86</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 86</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4541617670D9D7C6">ROMEntry87</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 87</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9814A3F79E525853">ROMEntry88</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 88</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_018D5A985DE7329B">ROMEntry89</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 89</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36764A0A924ECEE2">ROMEntry90</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 90</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B86B540E971FB5D">ROMEntry91</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 91</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C30E1C4D73AA067">ROMEntry92</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 92</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5DF94A13F5EB08CB">ROMEntry93</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 93</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8D3C62E4C9E220F">ROMEntry94</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 94</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000017c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_34F247DB776A8EC3">ROMEntry95</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 95</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88FDA2DAC1BCAD00">ROMEntry96</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 96</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EC430F2C6247AA7E">ROMEntry97</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 97</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5186F3053F5B6577">ROMEntry98</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 98</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000018c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BA1434CA0C804761">ROMEntry99</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 99</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94DC956EC2D2EFEA">ROMEntry100</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 100</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_217727B76E51B29A">ROMEntry101</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 101</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000198</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C5637AC6B368AFB9">ROMEntry102</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 102</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000019c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A168509889D3704E">ROMEntry103</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 103</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_30E54A6EF2FF669E">ROMEntry104</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 104</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8AAE87549C347334">ROMEntry105</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 105</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_877247A628C66190">ROMEntry106</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 106</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4DA836E53F5A4DFF">ROMEntry107</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 107</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FC60811A2E209F1C">ROMEntry108</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 108</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_762E377ABE1576B9">ROMEntry109</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 109</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B418FEAE805121A">ROMEntry110</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 110</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_44E948C84360DA53">ROMEntry111</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 111</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1508933A8325969">ROMEntry112</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 112</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0AC2AA0462E23257">ROMEntry113</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 113</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67472AE90BBB75B6">ROMEntry114</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 114</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA0363CFDCD6A697">ROMEntry115</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 115</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C2205F6BA4FEB131">ROMEntry116</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 116</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_089A5B55200A026C">ROMEntry117</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 117</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F91346EE495A57D">ROMEntry118</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 118</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F3DA2D2247903CF1">ROMEntry119</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 119</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7935FACECB298080">ROMEntry120</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 120</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13507038FC6DE6CF">ROMEntry121</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 121</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A45F60B8FE1EA26">ROMEntry122</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 122</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4E32F6A1500C4CE7">ROMEntry123</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 123</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6332699BA8A11F8">ROMEntry124</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 124</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54041C2A8E278409">ROMEntry125</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 125</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D4B991641156421">ROMEntry126</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 126</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F81FB6D6D528551D">ROMEntry127</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 127</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F58E06E86F960039">ROMEntry128</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 128</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_374295AB32D4E94F">ROMEntry129</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 129</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BA042D3E7416B9F1">ROMEntry130</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 130</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E5AAD4A7801498B6">ROMEntry131</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 131</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFA2B4B08E27FD01">ROMEntry132</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 132</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4CAE326472DCCCF2">ROMEntry133</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 133</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2039F5B0B4F943F5">ROMEntry134</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 134</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000021c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_00A14ADC593F836C">ROMEntry135</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 135</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD25B6BCB788CD0E">ROMEntry136</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 136</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000224</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19E5A73A4D22C307">ROMEntry137</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 137</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_698CEF94E49EB334">ROMEntry138</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 138</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000022c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6DDC0B3A837CEF5">ROMEntry139</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 139</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000230</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_29FA8F7E9EC5BBC3">ROMEntry140</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 140</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000234</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1F46ABF577FCC4B">ROMEntry141</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 141</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000238</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A72E20820973FDB3">ROMEntry142</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 142</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000023c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A0AF28804649711">ROMEntry143</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 143</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000240</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8DBBB3B4E0715433">ROMEntry144</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 144</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000244</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AEEF7E5782EA9E51">ROMEntry145</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 145</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000248</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B2E051C2918F359">ROMEntry146</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 146</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000024c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B21AF5600C132DC">ROMEntry147</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 147</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18B7032615E1DE5E">ROMEntry148</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 148</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000254</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FB3BBE6FBF613DC6">ROMEntry149</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 149</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000258</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CE863217D6C7F568">ROMEntry150</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 150</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000025c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64FADF3F2DE7C0A2">ROMEntry151</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 151</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000260</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B840916BFDFCB50">ROMEntry152</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 152</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000264</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A32B241B391E2B23">ROMEntry153</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 153</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000268</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BBAC296D2E8C3F57">ROMEntry154</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 154</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000026c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0519ABF772D10339">ROMEntry155</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 155</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000270</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87018C2F15E39B9C">ROMEntry156</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 156</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000274</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_56B2BFDD913D185C">ROMEntry157</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 157</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000278</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_822514B0106F14CF">ROMEntry158</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 158</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000027c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_966F737E85DC34AB">ROMEntry159</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 159</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000280</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A337536E79EBA7C">ROMEntry160</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 160</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000284</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F677BBE8D19FBF75">ROMEntry161</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 161</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000288</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DDFE0A3001A5BAED">ROMEntry162</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 162</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000028c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F953F5453308AAB9">ROMEntry163</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 163</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000290</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87F73A56716662C2">ROMEntry164</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 164</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000294</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6DD6B3019F50DF3F">ROMEntry165</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 165</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000298</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_105DA6DBE0971A17">ROMEntry166</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 166</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000029c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E31BE36136C7C1C">ROMEntry167</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 167</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50DEDDCD8CE2F5F8">ROMEntry168</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 168</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE5E600CDB241262">ROMEntry169</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 169</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B66C041322E9CE66">ROMEntry170</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 170</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70B77FA16B4B7DA6">ROMEntry171</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 171</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0812541CA560B34">ROMEntry172</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 172</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DE82B0DC36852768">ROMEntry173</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 173</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4588CF7F91F5DD96">ROMEntry174</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 174</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EBD86DF047391BAF">ROMEntry175</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 175</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5DDA391335EF5327">ROMEntry176</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 176</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_60C05086B671DF7E">ROMEntry177</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 177</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD28F5B68EF6A789">ROMEntry178</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 178</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B34C986AFB80C32">ROMEntry179</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 179</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4DBC1FB8D769237">ROMEntry180</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 180</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45E69093B5A690AB">ROMEntry181</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 181</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70FCF23638EF40C2">ROMEntry182</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 182</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E0D0AAF42B33BAA3">ROMEntry183</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 183</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB1B7D53837355C3">ROMEntry184</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 184</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1C30E29407FA82A">ROMEntry185</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 185</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAF512C0ECF32C03">ROMEntry186</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 186</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B43FFEFD0AC40A6E">ROMEntry187</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 187</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EC50F576DCF9631F">ROMEntry188</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 188</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_104924C57E2212BB">ROMEntry189</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 189</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1DC2DB5ABAC39581">ROMEntry190</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 190</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_96D541CF26226B03">ROMEntry191</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 191</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000300</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CBAD48186F166B06">ROMEntry192</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 192</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000304</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFC2129047845084">ROMEntry193</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 193</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3CFF61EBA155730E">ROMEntry194</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 194</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000030c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2DEAF4EED88C15C0">ROMEntry195</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 195</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D6F23DB7B09FC004">ROMEntry196</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 196</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000314</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D86ECE1EA25901BD">ROMEntry197</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 197</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000318</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_91E90BB98303CAA6">ROMEntry198</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 198</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000031c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_612B15DBD7537D65">ROMEntry199</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 199</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000320</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6D79FD10CB762C14">ROMEntry200</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 200</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000324</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50A794BC65486DF0">ROMEntry201</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 201</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000328</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EB2732BF4F50C85">ROMEntry202</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 202</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000032c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1FA8164478680381">ROMEntry203</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 203</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81BA7A48FF97389B">ROMEntry204</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 204</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC1418854AA15C28">ROMEntry205</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 205</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0470106CDF10D92">ROMEntry206</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 206</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000033c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B525E87934BF9FF9">ROMEntry207</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 207</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C26CF02839938EF4">ROMEntry208</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 208</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F0FC5C041DCCF21D">ROMEntry209</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 209</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0076971190EEB0FA">ROMEntry210</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 210</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000034c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_917AC3A86BDF5D1A">ROMEntry211</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 211</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000350</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C48DCE19052D8F29">ROMEntry212</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 212</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000354</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E63711276B776ECA">ROMEntry213</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 213</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000358</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFA630A7F3508B39">ROMEntry214</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 214</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000035c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E600C56A68FF9A0D">ROMEntry215</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 215</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000360</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_21A7785382905F2E">ROMEntry216</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 216</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000364</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02F62AEDC207671F">ROMEntry217</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 217</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000368</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4FE8766BDA419311">ROMEntry218</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 218</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000036c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BCA64A578AE45F6">ROMEntry219</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 219</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000370</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D37B3703829DFB2">ROMEntry220</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 220</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000374</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_42287ABB9B7F39F8">ROMEntry221</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 221</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000378</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_604929BBF6DEE0C5">ROMEntry222</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 222</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000037c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F2E7FA040207DDCC">ROMEntry223</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 223</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000380</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB7530925F6B9011">ROMEntry224</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 224</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000384</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51B81FF74807F997">ROMEntry225</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 225</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000388</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_16D8137419B4556D">ROMEntry226</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 226</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000038c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D0B5DDEC6010E896">ROMEntry227</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 227</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000390</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7810724C24F6734B">ROMEntry228</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 228</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000394</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7A8B53760A770C6">ROMEntry229</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 229</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000398</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2B9EED582A00FA67">ROMEntry230</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 230</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000039c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_76E6E54AAA4B999A">ROMEntry231</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 231</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3BA56A8B7991E3E7">ROMEntry232</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 232</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_989207849DF31437">ROMEntry233</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 233</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A7513E6236E94DF1">ROMEntry234</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 234</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C4499C5752738C70">ROMEntry235</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 235</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_27AB821F40E03E4F">ROMEntry236</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 236</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_159CCDFEA6F149DD">ROMEntry237</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 237</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E998BC3890CBEDF">ROMEntry238</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 238</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4EDD40EA5A351BF3">ROMEntry239</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 239</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1FFF27A5CABB519C">ROMEntry240</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 240</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_09B4770A259D7ABC">ROMEntry241</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 241</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2A6AEEF3059142F">ROMEntry242</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 242</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_68921FB326E448E1">ROMEntry243</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 243</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83DE3B2F8983F53B">ROMEntry244</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 244</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74AA70FD36BD06E3">ROMEntry245</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 245</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8EE49A9067CBAD6C">ROMEntry246</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 246</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_762F41857096B469">ROMEntry247</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 247</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_637C8FBBA663EA68">ROMEntry248</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 248</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_87B4CDECA28FF284">ROMEntry249</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 249</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E3FDD149886E4987">ROMEntry250</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 250</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D226760CFCE62382">ROMEntry251</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 251</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1654BEF5A244112C">ROMEntry252</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 252</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BA50E8ABAB56722">ROMEntry253</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 253</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A26FA94A4A329D84">ROMEntry254</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 254</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D71E67A291D52681">ROMEntry255</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 255</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000400</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E36696FDFB8E7AD">ROMEntry256</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 256</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000404</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_879B4751748F6E58">ROMEntry257</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 257</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000408</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E58218115146B8EB">ROMEntry258</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 258</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000040c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_285A3B98560975B6">ROMEntry259</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 259</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000410</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED16F038598614D1">ROMEntry260</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 260</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000414</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A36B0FAF323E9BFF">ROMEntry261</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 261</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000418</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5677F2943AFC4CE7">ROMEntry262</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 262</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000041c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E44BF70B43F55945">ROMEntry263</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 263</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000420</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1C602344C604E469">ROMEntry264</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 264</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000424</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23FC05E07F1CCCED">ROMEntry265</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 265</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000428</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B8551693BD20F6C">ROMEntry266</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 266</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000042c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BEA1E88E30FAB333">ROMEntry267</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 267</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000430</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB58CBC8E87AD454">ROMEntry268</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 268</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000434</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BDDBB7B1B6311D4">ROMEntry269</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 269</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000438</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C27103FC3422222">ROMEntry270</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 270</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000043c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C3EDA0133E3A47A5">ROMEntry271</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 271</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000440</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAB2DE907E6F15BF">ROMEntry272</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 272</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000444</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8063689451E61634">ROMEntry273</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 273</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000448</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93D7D9B840D8925E">ROMEntry274</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 274</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000044c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A903CC674CBCD3F">ROMEntry275</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 275</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000450</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5EB3E9135AC2E70A">ROMEntry276</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 276</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000454</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B70CB0EC3D994E4E">ROMEntry277</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 277</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000458</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1ED45570A31661C0">ROMEntry278</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 278</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000045c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_216AB34B6C8A70B8">ROMEntry279</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 279</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000460</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2969FEFEEDB414A2">ROMEntry280</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 280</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000464</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A675E58A1EC4716B">ROMEntry281</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 281</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000468</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F98D5D80E2B4B4B">ROMEntry282</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 282</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000046c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_013C5BE3DBC328F8">ROMEntry283</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 283</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000470</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1370B9C466655324">ROMEntry284</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 284</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000474</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E38CF1BB857DC37">ROMEntry285</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 285</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000478</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D7AA7A225253409">ROMEntry286</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 286</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000047c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C9B1F37FF53AFA58">ROMEntry287</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 287</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000480</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F8CC5D993EE07B7">ROMEntry288</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 288</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000484</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0BDEE88AA76FCB9">ROMEntry289</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 289</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000488</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C9647760845A661">ROMEntry290</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 290</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000048c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D76EB274F77AD6E">ROMEntry291</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 291</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000490</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C9055BCB4AC4B009">ROMEntry292</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 292</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000494</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D7C98D04E12F18D">ROMEntry293</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 293</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000498</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C25BA2A568CDB2C3">ROMEntry294</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 294</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000049c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F70F5FB8622166AE">ROMEntry295</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 295</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01CAFF9186A8DB94">ROMEntry296</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 296</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7C699AB8ADFEBA0A">ROMEntry297</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 297</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_287DDC55A10CE651">ROMEntry298</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 298</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1C2313B98406E0F6">ROMEntry299</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 299</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D97BB1C3EC77F909">ROMEntry300</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 300</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ADAA42F9804FCFBF">ROMEntry301</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 301</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E23DB49AC3F26FD">ROMEntry302</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 302</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A2F2548AAD7B8A5">ROMEntry303</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 303</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E32D4E4DB3F2C00">ROMEntry304</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 304</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EC7D9C05180C40CF">ROMEntry305</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 305</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E5988C0F5FAB2A0">ROMEntry306</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 306</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C95C87803D9E11F8">ROMEntry307</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 307</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62C69014613F46A9">ROMEntry308</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 308</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50DE6AF8C9D201EF">ROMEntry309</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 309</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_39D4574E5A73B7F2">ROMEntry310</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 310</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E66765C65ED56CE">ROMEntry311</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 311</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3890D2C6BD00BBDF">ROMEntry312</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 312</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F7EBFDF4BD07906E">ROMEntry313</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 313</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02C1A2EC819B8C4C">ROMEntry314</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 314</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F01D788D96E753C8">ROMEntry315</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 315</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4E96811A13B33CD">ROMEntry316</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 316</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_113CE4C49F7635A6">ROMEntry317</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 317</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70C97609DD50E462">ROMEntry318</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 318</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C903B73A369B36EF">ROMEntry319</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 319</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C6CB8D5A74128B90">ROMEntry320</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 320</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_314F5D424896E7B8">ROMEntry321</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 321</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000508</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_510EC53E71085F09">ROMEntry322</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 322</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000050c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2559DF95FAC5F975">ROMEntry323</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 323</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000510</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DC6D28589AE7E116">ROMEntry324</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 324</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000514</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E051C5522B5BC196">ROMEntry325</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 325</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000518</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C601F27811FD29C3">ROMEntry326</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 326</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000051c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6495F6D69685482A">ROMEntry327</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 327</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000520</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_15D6A048837E8D2B">ROMEntry328</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 328</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000524</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F25AB8B34ADA1EE0">ROMEntry329</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 329</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000528</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E85EBF7031B347B1">ROMEntry330</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 330</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000052c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C879DC1E1D07A4B">ROMEntry331</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 331</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000530</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DBBA62E9004BC2FA">ROMEntry332</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 332</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000534</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB85E68A658BFA07">ROMEntry333</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 333</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000538</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EB6462CEF7256143">ROMEntry334</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 334</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000053c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A56B194AD47FC6C">ROMEntry335</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 335</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000540</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_752C0E34BF92B5B0">ROMEntry336</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 336</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000544</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B297E62D9283E78D">ROMEntry337</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 337</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000548</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_05619F1F242FEB7E">ROMEntry338</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 338</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000054c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A3B7F2CB6929C83">ROMEntry339</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 339</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000550</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E53B96B88B129123">ROMEntry340</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 340</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000554</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51D2720607FDE19D">ROMEntry341</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 341</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000558</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83CBBA775D4CAB7B">ROMEntry342</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 342</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000055c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F9F379BAD39033F">ROMEntry343</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 343</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000560</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6CB2891F8E3058CB">ROMEntry344</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 344</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000564</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4CA75D0CF69718A9">ROMEntry345</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 345</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000568</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F010E6022EEA6CEA">ROMEntry346</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 346</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000056c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_72E0C079CD12489D">ROMEntry347</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 347</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000570</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F62D1E1DF504668">ROMEntry348</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 348</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000574</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5AC226E3B824C314">ROMEntry349</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 349</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000578</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3A333F7282CEB12">ROMEntry350</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 350</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000057c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AF3CD0BD3F25975C">ROMEntry351</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 351</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000580</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11594286C9501637">ROMEntry352</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 352</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000584</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36173E12BE8F0238">ROMEntry353</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 353</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000588</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_660F2865585FBA5F">ROMEntry354</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 354</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000058c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2FFBA249E25A0FF9">ROMEntry355</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 355</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000590</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7D3AAE87C9CBD742">ROMEntry356</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 356</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000594</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01D1D22227DFE9DD">ROMEntry357</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 357</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000598</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83EDBA8388FF8703">ROMEntry358</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 358</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000059c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0CB2A3A372F2C1BD">ROMEntry359</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 359</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F1B3539012442D84">ROMEntry360</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 360</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0C0CA255F36316E7">ROMEntry361</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 361</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_542D270B29478EB3">ROMEntry362</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 362</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70771ECC09F76716">ROMEntry363</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 363</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06095A2A09D36726">ROMEntry364</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 364</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26E2B0649B7C9379">ROMEntry365</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 365</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D8C61D6FE499FCCA">ROMEntry366</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 366</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_067EAA063896CA74">ROMEntry367</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 367</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D53EE48E7C03C9E1">ROMEntry368</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 368</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AF5DCD54C6462FEF">ROMEntry369</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 369</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0AA920B99BEA3E2D">ROMEntry370</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 370</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A08CE979D84A8CE6">ROMEntry371</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 371</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7B379B27EEAEBF6">ROMEntry372</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 372</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A356C8DB1E35525">ROMEntry373</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 373</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4842095F224008D1">ROMEntry374</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 374</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EB46D193F0ACB162">ROMEntry375</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 375</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5EBF8BD256454B7B">ROMEntry376</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 376</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B9E35D282E8C1FE">ROMEntry377</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 377</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B36FE1E756BD89D3">ROMEntry378</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 378</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4EA553C35BF5D27">ROMEntry379</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 379</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_252E41A6A8518EBB">ROMEntry380</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 380</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2DDF7008BDE5F9B2">ROMEntry381</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 381</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_60D57AA506CC5612">ROMEntry382</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 382</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D3FA441AA04B0B50">ROMEntry383</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 383</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000600</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23927C39FD877E21">ROMEntry384</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 384</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000604</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AD96A3089F001DD2">ROMEntry385</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 385</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000608</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BBCE6522935C89DB">ROMEntry386</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 386</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000060c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_060DE68ABB9FCB4E">ROMEntry387</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 387</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000610</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7035AC31EFD166F0">ROMEntry388</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 388</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000614</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_719C4559B07E2E4D">ROMEntry389</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 389</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000618</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_640614095966E3D3">ROMEntry390</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 390</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000061c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93081293462025BC">ROMEntry391</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 391</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000620</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5CB0B03232E0A2F2">ROMEntry392</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 392</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000624</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9500AF6E4B19011A">ROMEntry393</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 393</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000628</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD27D9753C7A0808">ROMEntry394</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 394</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000062c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB034AEF9123CB49">ROMEntry395</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 395</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000630</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B5D15E8900CE18B">ROMEntry396</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 396</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000634</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3085189E4D9581C8">ROMEntry397</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 397</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000638</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3356179D9633D009">ROMEntry398</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 398</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000063c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17D29DBB79F52CD6">ROMEntry399</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 399</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000640</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F70DA91F6C6A91C1">ROMEntry400</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 400</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000644</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_263C0411AD3AAB19">ROMEntry401</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 401</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000648</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_602511EED3375A8B">ROMEntry402</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 402</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000064c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D19EFDF06CF1ACCA">ROMEntry403</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 403</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000650</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D433A2F7853E241">ROMEntry404</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 404</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000654</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D545827EC6A5A57D">ROMEntry405</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 405</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000658</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFE1A0E58346A723">ROMEntry406</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 406</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000065c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D407D194C64746F2">ROMEntry407</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 407</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000660</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7B7B424DBEF689FC">ROMEntry408</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 408</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000664</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_570E173F669A49E9">ROMEntry409</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 409</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000668</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5037AC0313E171D9">ROMEntry410</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 410</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000066c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ECE9891F0EA1A054">ROMEntry411</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 411</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000670</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B4111CBCBB38826E">ROMEntry412</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 412</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000674</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_903BA70E4E787B87">ROMEntry413</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 413</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000678</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E779140393642AA">ROMEntry414</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 414</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000067c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E776E9111F0E3427">ROMEntry415</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 415</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000680</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_373119379D507DB6">ROMEntry416</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 416</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000684</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_125A96C57FD7BA02">ROMEntry417</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 417</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000688</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_77E7FC00681F84DF">ROMEntry418</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 418</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000068c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C7EB503DB7634C3">ROMEntry419</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 419</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000690</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9194F23D11D311C">ROMEntry420</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 420</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000694</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D47890A77443C493">ROMEntry421</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 421</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000698</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2C83D8547000207">ROMEntry422</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 422</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000069c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A771BE9E569C27DC">ROMEntry423</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 423</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9916FC0E0331CD30">ROMEntry424</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 424</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C8FA2DBB3772F0EA">ROMEntry425</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 425</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A31E0EBEC4A51895">ROMEntry426</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 426</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0FA5C47FFEFD5A72">ROMEntry427</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 427</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EB54DC5A6F238A4">ROMEntry428</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 428</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_457455750F04CB05">ROMEntry429</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 429</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D808915EE34149CA">ROMEntry430</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 430</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_009B6E40C98EF590">ROMEntry431</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 431</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F196F6048D9AB614">ROMEntry432</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 432</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ACF7DAB085238E67">ROMEntry433</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 433</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E45191118D1B129F">ROMEntry434</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 434</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DA926D0AC0BA81D4">ROMEntry435</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 435</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_40B9F123DE1555DE">ROMEntry436</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 436</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A0340F8A427E7E1">ROMEntry437</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 437</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6033935B15960473">ROMEntry438</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 438</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E880E84D152A686">ROMEntry439</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 439</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BE0BA504A38531B">ROMEntry440</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 440</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54EDC9E06BEF2A50">ROMEntry441</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 441</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B3F450997621428">ROMEntry442</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 442</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DE0B7C1594C5F277">ROMEntry443</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 443</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3333EC7A10ABCDA2">ROMEntry444</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 444</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B38ACBC88035DC12">ROMEntry445</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 445</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F8A66C07A054E47">ROMEntry446</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 446</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D040BBB7D0A6172F">ROMEntry447</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 447</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000700</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_47072E68DAE54E8B">ROMEntry448</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 448</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000704</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C5DC03353449606D">ROMEntry449</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 449</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000708</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E08AD2E15DAEAF0D">ROMEntry450</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 450</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000070c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_494622EC6FCF6FE9">ROMEntry451</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 451</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000710</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_082483910FBE9DB0">ROMEntry452</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 452</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000714</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C2F3D46983F1B552">ROMEntry453</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 453</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000718</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_697CF97DAFE6CC28">ROMEntry454</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 454</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000071c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF8D462E2249832E">ROMEntry455</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 455</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000720</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BFDF10049D4F71F6">ROMEntry456</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 456</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000724</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E0377CB844E3C75">ROMEntry457</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 457</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000728</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_35DBEFBBD8FD060F">ROMEntry458</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 458</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000072c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_070AF5FF84E4BB88">ROMEntry459</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 459</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000730</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_37EF671F756CB493">ROMEntry460</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 460</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000734</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_00CF428FF84336A4">ROMEntry461</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 461</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000738</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB82D3200E53D88B">ROMEntry462</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 462</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000073c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2D5236E7EBB879E7">ROMEntry463</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 463</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000740</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A23155A57B58FB8">ROMEntry464</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 464</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000744</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A6537477DAC9859F">ROMEntry465</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 465</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000748</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2FC389DB239C85E9">ROMEntry466</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 466</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000074c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2600BB3A3E0A6935">ROMEntry467</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 467</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000750</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1046B477E2F93009">ROMEntry468</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 468</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000754</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9586D4F2ED2FED7C">ROMEntry469</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 469</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000758</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_082236038C5A761B">ROMEntry470</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 470</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000075c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFBFECA9B8113127">ROMEntry471</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 471</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000760</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9606D8AC4DFA474F">ROMEntry472</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 472</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000764</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90254E30621895EF">ROMEntry473</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 473</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000768</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4086A5D36F221B8">ROMEntry474</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 474</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000076c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B1CE796E100EA00">ROMEntry475</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 475</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000770</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D80D2E0FE65400C3">ROMEntry476</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 476</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000774</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DA06AEDBA3774BD3">ROMEntry477</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 477</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000778</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D4F90C2313A634D4">ROMEntry478</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 478</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000077c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_839383AD1BD09969">ROMEntry479</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 479</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000780</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0ED28740B039AC13">ROMEntry480</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 480</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000784</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AC1D364ED2201523">ROMEntry481</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 481</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000788</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DDF732AD0223276F">ROMEntry482</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 482</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000078c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FC71696211DC3383">ROMEntry483</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 483</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000790</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11C4275238AF5172">ROMEntry484</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 484</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000794</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D8BFC5B4216B50C">ROMEntry485</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 485</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000798</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_648947F1EFEB0608">ROMEntry486</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 486</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000079c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_45F0197F97E7AB39">ROMEntry487</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 487</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65A59525EB261CF2">ROMEntry488</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 488</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4BF5F8EDB1E7F5B2">ROMEntry489</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 489</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2BCD32C07E06708A">ROMEntry490</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 490</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_94668D6B7D33DA7C">ROMEntry491</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 491</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DB2A4ABFA29C6D12">ROMEntry492</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 492</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_388AE13779BB4644">ROMEntry493</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 493</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_291BBDBCA67EBA0A">ROMEntry494</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 494</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA2342090F90EDE9">ROMEntry495</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 495</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4671BC0BCBA8A18D">ROMEntry496</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 496</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17EF9ABD0E150459">ROMEntry497</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 497</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CEF3F822D36352CE">ROMEntry498</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 498</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0303956475AB4054">ROMEntry499</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 499</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA8BD8B75869C00F">ROMEntry500</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 500</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CFBB3B0BEB5FF6B9">ROMEntry501</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 501</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E89D41088D6796FA">ROMEntry502</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 502</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB69E34E8B06D0DE">ROMEntry503</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 503</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6E74A2C195A26DB4">ROMEntry504</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 504</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D88072A326C15476">ROMEntry505</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 505</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_593B16AAF1D2538A">ROMEntry506</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 506</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59813803C4E9C8E8">ROMEntry507</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 507</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D089A5ADE1C26DE">ROMEntry508</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 508</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D345CC213A5C81F9">ROMEntry509</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 509</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D93C56ED03732A90">ROMEntry510</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 510</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_188B1DD2E4F1782E">ROMEntry511</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 511</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000800</td>
        <td class="unboxed addr">0x00000fb7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fb8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3C137BDD02DAB85">AUTHSTATUS</a>  </b></td>
        <td class="unboxed sdescmap">Authentication Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fbc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5FBD8EFA333D7778">DEVARCH</a>  </b></td>
        <td class="unboxed sdescmap">Device Architecture Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fc0</td>
        <td class="unboxed addr">0x00000fc7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fc8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E19E369C706EA2A">DEVID</a>  </b></td>
        <td class="unboxed sdescmap">Device Configuration Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fcc</td>
        <td class="unboxed addr">0x00000fcf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_356DB538CDE335AA">PIDR4</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F62E89929039C2DA">PIDR5</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_639703889FA0F7B0">PIDR6</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fdc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61C27A8DDEA76056">PIDR7</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9719149F601F082C">PIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B72F9B0319888C4E">PIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_097EA4971AD818FA">PIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_884F495052CF3C76">PIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8A8A96C25C345530">CIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B96024D5DB24422">CIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FA7EA892E144C09C">CIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ffc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD2BA3BA1CE2B564">CIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 3</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/vexa/vexarraycs8_0/apbrom/APB4_Slave_0_MM</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_24F36E6B64C55C0D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) ROMEntry0</span><br/>
      <span class="sdescdet">ROM Entries register 0</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800000</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_158882EDD08D7A11" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) ROMEntry1</span><br/>
      <span class="sdescdet">ROM Entries register 1</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800004</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00020003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00020;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_246655CDCE6064A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) ROMEntry2</span><br/>
      <span class="sdescdet">ROM Entries register 2</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800008</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00030003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00030;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7CC927794FD29C66" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) ROMEntry3</span><br/>
      <span class="sdescdet">ROM Entries register 3</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80000c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00040003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00040;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB273250C33AAFA2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) ROMEntry4</span><br/>
      <span class="sdescdet">ROM Entries register 4</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800010</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00050003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_05FE05024CCAA6C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) ROMEntry5</span><br/>
      <span class="sdescdet">ROM Entries register 5</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800014</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00200003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A237C9E16826E2AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) ROMEntry6</span><br/>
      <span class="sdescdet">ROM Entries register 6</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800018</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_804E30C9F51D3068" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) ROMEntry7</span><br/>
      <span class="sdescdet">ROM Entries register 7</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80001c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23029D832AA65525" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) ROMEntry8</span><br/>
      <span class="sdescdet">ROM Entries register 8</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800020</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F2470C49F7934130" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) ROMEntry9</span><br/>
      <span class="sdescdet">ROM Entries register 9</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800024</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13925FBDBBF9898F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) ROMEntry10</span><br/>
      <span class="sdescdet">ROM Entries register 10</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800028</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BB03FA11DA97847" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) ROMEntry11</span><br/>
      <span class="sdescdet">ROM Entries register 11</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80002c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2862B9448C4527DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) ROMEntry12</span><br/>
      <span class="sdescdet">ROM Entries register 12</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800030</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F1F13C7A14FA6F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) ROMEntry13</span><br/>
      <span class="sdescdet">ROM Entries register 13</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800034</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4CD6E625D078A1C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) ROMEntry14</span><br/>
      <span class="sdescdet">ROM Entries register 14</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800038</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_84EC191BC4D8A0B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) ROMEntry15</span><br/>
      <span class="sdescdet">ROM Entries register 15</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80003c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F2F7744525C76404" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) ROMEntry16</span><br/>
      <span class="sdescdet">ROM Entries register 16</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800040</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B9B771D1EBBEEE75" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) ROMEntry17</span><br/>
      <span class="sdescdet">ROM Entries register 17</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800044</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D9CAC6422C80FC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) ROMEntry18</span><br/>
      <span class="sdescdet">ROM Entries register 18</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800048</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F999CDBAAF08E8F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) ROMEntry19</span><br/>
      <span class="sdescdet">ROM Entries register 19</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80004c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8DA0821CF0D033B5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) ROMEntry20</span><br/>
      <span class="sdescdet">ROM Entries register 20</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800050</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D5FC78C81EFD7C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) ROMEntry21</span><br/>
      <span class="sdescdet">ROM Entries register 21</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800054</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B7A13F135CC19416" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) ROMEntry22</span><br/>
      <span class="sdescdet">ROM Entries register 22</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800058</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ADA8BFABD81347DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) ROMEntry23</span><br/>
      <span class="sdescdet">ROM Entries register 23</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80005c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B160160582666932" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) ROMEntry24</span><br/>
      <span class="sdescdet">ROM Entries register 24</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800060</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CCDABEE5ABFAFAA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) ROMEntry25</span><br/>
      <span class="sdescdet">ROM Entries register 25</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800064</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86294CC080CC107D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) ROMEntry26</span><br/>
      <span class="sdescdet">ROM Entries register 26</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800068</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4649523808AB9EF1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) ROMEntry27</span><br/>
      <span class="sdescdet">ROM Entries register 27</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80006c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_608D3F711588F849" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) ROMEntry28</span><br/>
      <span class="sdescdet">ROM Entries register 28</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800070</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4982015405AE44F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) ROMEntry29</span><br/>
      <span class="sdescdet">ROM Entries register 29</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800074</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5341CC98B536749D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) ROMEntry30</span><br/>
      <span class="sdescdet">ROM Entries register 30</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800078</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62A8914C9033807B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) ROMEntry31</span><br/>
      <span class="sdescdet">ROM Entries register 31</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80007c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E893B91D9978522C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) ROMEntry32</span><br/>
      <span class="sdescdet">ROM Entries register 32</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800080</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A38F341D40050B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) ROMEntry33</span><br/>
      <span class="sdescdet">ROM Entries register 33</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800084</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1FE55BB24EE65056" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) ROMEntry34</span><br/>
      <span class="sdescdet">ROM Entries register 34</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800088</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_29D62ECA16BB85B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) ROMEntry35</span><br/>
      <span class="sdescdet">ROM Entries register 35</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80008c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_95F450AA626F49E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) ROMEntry36</span><br/>
      <span class="sdescdet">ROM Entries register 36</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800090</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_533ABD3C84749D42" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) ROMEntry37</span><br/>
      <span class="sdescdet">ROM Entries register 37</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800094</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5AC9E6539C05ACDA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) ROMEntry38</span><br/>
      <span class="sdescdet">ROM Entries register 38</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800098</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_465441B69A4C34BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) ROMEntry39</span><br/>
      <span class="sdescdet">ROM Entries register 39</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80009c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CFC94C0EEF802F81" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) ROMEntry40</span><br/>
      <span class="sdescdet">ROM Entries register 40</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_601A754974B94498" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) ROMEntry41</span><br/>
      <span class="sdescdet">ROM Entries register 41</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CFC068F69EE5215A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) ROMEntry42</span><br/>
      <span class="sdescdet">ROM Entries register 42</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D8A64E67023E0C5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) ROMEntry43</span><br/>
      <span class="sdescdet">ROM Entries register 43</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB2CCF369BDA002C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) ROMEntry44</span><br/>
      <span class="sdescdet">ROM Entries register 44</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_061BBD7F740FB341" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) ROMEntry45</span><br/>
      <span class="sdescdet">ROM Entries register 45</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F3CBADBBC6E735FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) ROMEntry46</span><br/>
      <span class="sdescdet">ROM Entries register 46</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_635543F619F006E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) ROMEntry47</span><br/>
      <span class="sdescdet">ROM Entries register 47</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2DF58CB225F257C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) ROMEntry48</span><br/>
      <span class="sdescdet">ROM Entries register 48</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2C93F9E3BF75266" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) ROMEntry49</span><br/>
      <span class="sdescdet">ROM Entries register 49</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_44090F0E30A7F7D6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) ROMEntry50</span><br/>
      <span class="sdescdet">ROM Entries register 50</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FB7FAE236087F9E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) ROMEntry51</span><br/>
      <span class="sdescdet">ROM Entries register 51</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6468DC5E0AAB4928" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) ROMEntry52</span><br/>
      <span class="sdescdet">ROM Entries register 52</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0328922C87C71673" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) ROMEntry53</span><br/>
      <span class="sdescdet">ROM Entries register 53</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D7AB9FFC65083568" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) ROMEntry54</span><br/>
      <span class="sdescdet">ROM Entries register 54</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7FB906088DF7B50D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) ROMEntry55</span><br/>
      <span class="sdescdet">ROM Entries register 55</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_60A30287686E7965" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) ROMEntry56</span><br/>
      <span class="sdescdet">ROM Entries register 56</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99C0D6175AA0FD75" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) ROMEntry57</span><br/>
      <span class="sdescdet">ROM Entries register 57</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D6859F064F22656" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) ROMEntry58</span><br/>
      <span class="sdescdet">ROM Entries register 58</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59D7E9C201DFDB55" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) ROMEntry59</span><br/>
      <span class="sdescdet">ROM Entries register 59</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_010ED5786A4A83CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) ROMEntry60</span><br/>
      <span class="sdescdet">ROM Entries register 60</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D8830F8E7DCCCDA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) ROMEntry61</span><br/>
      <span class="sdescdet">ROM Entries register 61</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E43165C8E1221080" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) ROMEntry62</span><br/>
      <span class="sdescdet">ROM Entries register 62</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_611DFD8FC3C28564" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) ROMEntry63</span><br/>
      <span class="sdescdet">ROM Entries register 63</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8000fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A4CC7E563C3C335" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) ROMEntry64</span><br/>
      <span class="sdescdet">ROM Entries register 64</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800100</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD9C7427CECEBDC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) ROMEntry65</span><br/>
      <span class="sdescdet">ROM Entries register 65</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800104</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_48F4CE5147AB9AFD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) ROMEntry66</span><br/>
      <span class="sdescdet">ROM Entries register 66</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800108</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5BA62B6D1ED57C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) ROMEntry67</span><br/>
      <span class="sdescdet">ROM Entries register 67</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80010c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13F1F3AF5D28CC80" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) ROMEntry68</span><br/>
      <span class="sdescdet">ROM Entries register 68</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800110</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C2D5C77BE5D04350" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) ROMEntry69</span><br/>
      <span class="sdescdet">ROM Entries register 69</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800114</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EB3E26AF9488A324" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) ROMEntry70</span><br/>
      <span class="sdescdet">ROM Entries register 70</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800118</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9107E1829F49CAD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) ROMEntry71</span><br/>
      <span class="sdescdet">ROM Entries register 71</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80011c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C6603B0BBAB9364" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) ROMEntry72</span><br/>
      <span class="sdescdet">ROM Entries register 72</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800120</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1B6D4EF4FD4F755" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) ROMEntry73</span><br/>
      <span class="sdescdet">ROM Entries register 73</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800124</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_49EAAC707A68AC56" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) ROMEntry74</span><br/>
      <span class="sdescdet">ROM Entries register 74</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800128</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22BF6B9BF0868091" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) ROMEntry75</span><br/>
      <span class="sdescdet">ROM Entries register 75</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80012c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8007A9F1D4727A5D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) ROMEntry76</span><br/>
      <span class="sdescdet">ROM Entries register 76</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800130</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A96186617393A445" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) ROMEntry77</span><br/>
      <span class="sdescdet">ROM Entries register 77</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800134</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AF286D20B6D38BDA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) ROMEntry78</span><br/>
      <span class="sdescdet">ROM Entries register 78</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800138</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE3D4BC632409A14" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000013c</span> Register(32 bit) ROMEntry79</span><br/>
      <span class="sdescdet">ROM Entries register 79</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80013c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_066ADB16293CB80A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) ROMEntry80</span><br/>
      <span class="sdescdet">ROM Entries register 80</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800140</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19068AABC106A3C1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) ROMEntry81</span><br/>
      <span class="sdescdet">ROM Entries register 81</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800144</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13646C69796ACD7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) ROMEntry82</span><br/>
      <span class="sdescdet">ROM Entries register 82</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800148</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_242FEE1C977641EC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) ROMEntry83</span><br/>
      <span class="sdescdet">ROM Entries register 83</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80014c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14F614BED1498362" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) ROMEntry84</span><br/>
      <span class="sdescdet">ROM Entries register 84</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800150</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F2CAB1E36ECB445" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) ROMEntry85</span><br/>
      <span class="sdescdet">ROM Entries register 85</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800154</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_49D0D5C0603AC9F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) ROMEntry86</span><br/>
      <span class="sdescdet">ROM Entries register 86</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800158</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4541617670D9D7C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) ROMEntry87</span><br/>
      <span class="sdescdet">ROM Entries register 87</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80015c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9814A3F79E525853" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) ROMEntry88</span><br/>
      <span class="sdescdet">ROM Entries register 88</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800160</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_018D5A985DE7329B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) ROMEntry89</span><br/>
      <span class="sdescdet">ROM Entries register 89</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800164</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36764A0A924ECEE2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) ROMEntry90</span><br/>
      <span class="sdescdet">ROM Entries register 90</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800168</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B86B540E971FB5D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) ROMEntry91</span><br/>
      <span class="sdescdet">ROM Entries register 91</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80016c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C30E1C4D73AA067" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) ROMEntry92</span><br/>
      <span class="sdescdet">ROM Entries register 92</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800170</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5DF94A13F5EB08CB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000174</span> Register(32 bit) ROMEntry93</span><br/>
      <span class="sdescdet">ROM Entries register 93</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800174</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8D3C62E4C9E220F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000178</span> Register(32 bit) ROMEntry94</span><br/>
      <span class="sdescdet">ROM Entries register 94</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800178</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_34F247DB776A8EC3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000017c</span> Register(32 bit) ROMEntry95</span><br/>
      <span class="sdescdet">ROM Entries register 95</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80017c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88FDA2DAC1BCAD00" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000180</span> Register(32 bit) ROMEntry96</span><br/>
      <span class="sdescdet">ROM Entries register 96</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800180</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EC430F2C6247AA7E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000184</span> Register(32 bit) ROMEntry97</span><br/>
      <span class="sdescdet">ROM Entries register 97</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800184</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5186F3053F5B6577" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000188</span> Register(32 bit) ROMEntry98</span><br/>
      <span class="sdescdet">ROM Entries register 98</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800188</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BA1434CA0C804761" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000018c</span> Register(32 bit) ROMEntry99</span><br/>
      <span class="sdescdet">ROM Entries register 99</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80018c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94DC956EC2D2EFEA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000190</span> Register(32 bit) ROMEntry100</span><br/>
      <span class="sdescdet">ROM Entries register 100</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800190</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_217727B76E51B29A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000194</span> Register(32 bit) ROMEntry101</span><br/>
      <span class="sdescdet">ROM Entries register 101</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800194</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C5637AC6B368AFB9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000198</span> Register(32 bit) ROMEntry102</span><br/>
      <span class="sdescdet">ROM Entries register 102</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800198</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A168509889D3704E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000019c</span> Register(32 bit) ROMEntry103</span><br/>
      <span class="sdescdet">ROM Entries register 103</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80019c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_30E54A6EF2FF669E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a0</span> Register(32 bit) ROMEntry104</span><br/>
      <span class="sdescdet">ROM Entries register 104</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8AAE87549C347334" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a4</span> Register(32 bit) ROMEntry105</span><br/>
      <span class="sdescdet">ROM Entries register 105</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_877247A628C66190" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a8</span> Register(32 bit) ROMEntry106</span><br/>
      <span class="sdescdet">ROM Entries register 106</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4DA836E53F5A4DFF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ac</span> Register(32 bit) ROMEntry107</span><br/>
      <span class="sdescdet">ROM Entries register 107</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FC60811A2E209F1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b0</span> Register(32 bit) ROMEntry108</span><br/>
      <span class="sdescdet">ROM Entries register 108</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_762E377ABE1576B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b4</span> Register(32 bit) ROMEntry109</span><br/>
      <span class="sdescdet">ROM Entries register 109</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B418FEAE805121A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b8</span> Register(32 bit) ROMEntry110</span><br/>
      <span class="sdescdet">ROM Entries register 110</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_44E948C84360DA53" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001bc</span> Register(32 bit) ROMEntry111</span><br/>
      <span class="sdescdet">ROM Entries register 111</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1508933A8325969" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c0</span> Register(32 bit) ROMEntry112</span><br/>
      <span class="sdescdet">ROM Entries register 112</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0AC2AA0462E23257" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c4</span> Register(32 bit) ROMEntry113</span><br/>
      <span class="sdescdet">ROM Entries register 113</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67472AE90BBB75B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c8</span> Register(32 bit) ROMEntry114</span><br/>
      <span class="sdescdet">ROM Entries register 114</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA0363CFDCD6A697" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001cc</span> Register(32 bit) ROMEntry115</span><br/>
      <span class="sdescdet">ROM Entries register 115</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C2205F6BA4FEB131" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d0</span> Register(32 bit) ROMEntry116</span><br/>
      <span class="sdescdet">ROM Entries register 116</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_089A5B55200A026C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d4</span> Register(32 bit) ROMEntry117</span><br/>
      <span class="sdescdet">ROM Entries register 117</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F91346EE495A57D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d8</span> Register(32 bit) ROMEntry118</span><br/>
      <span class="sdescdet">ROM Entries register 118</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F3DA2D2247903CF1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001dc</span> Register(32 bit) ROMEntry119</span><br/>
      <span class="sdescdet">ROM Entries register 119</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7935FACECB298080" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e0</span> Register(32 bit) ROMEntry120</span><br/>
      <span class="sdescdet">ROM Entries register 120</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13507038FC6DE6CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e4</span> Register(32 bit) ROMEntry121</span><br/>
      <span class="sdescdet">ROM Entries register 121</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A45F60B8FE1EA26" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e8</span> Register(32 bit) ROMEntry122</span><br/>
      <span class="sdescdet">ROM Entries register 122</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4E32F6A1500C4CE7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ec</span> Register(32 bit) ROMEntry123</span><br/>
      <span class="sdescdet">ROM Entries register 123</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6332699BA8A11F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f0</span> Register(32 bit) ROMEntry124</span><br/>
      <span class="sdescdet">ROM Entries register 124</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54041C2A8E278409" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f4</span> Register(32 bit) ROMEntry125</span><br/>
      <span class="sdescdet">ROM Entries register 125</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D4B991641156421" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f8</span> Register(32 bit) ROMEntry126</span><br/>
      <span class="sdescdet">ROM Entries register 126</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F81FB6D6D528551D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001fc</span> Register(32 bit) ROMEntry127</span><br/>
      <span class="sdescdet">ROM Entries register 127</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8001fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F58E06E86F960039" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) ROMEntry128</span><br/>
      <span class="sdescdet">ROM Entries register 128</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800200</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_374295AB32D4E94F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) ROMEntry129</span><br/>
      <span class="sdescdet">ROM Entries register 129</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800204</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BA042D3E7416B9F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000208</span> Register(32 bit) ROMEntry130</span><br/>
      <span class="sdescdet">ROM Entries register 130</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800208</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E5AAD4A7801498B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) ROMEntry131</span><br/>
      <span class="sdescdet">ROM Entries register 131</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80020c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFA2B4B08E27FD01" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000210</span> Register(32 bit) ROMEntry132</span><br/>
      <span class="sdescdet">ROM Entries register 132</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800210</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4CAE326472DCCCF2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000214</span> Register(32 bit) ROMEntry133</span><br/>
      <span class="sdescdet">ROM Entries register 133</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800214</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2039F5B0B4F943F5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000218</span> Register(32 bit) ROMEntry134</span><br/>
      <span class="sdescdet">ROM Entries register 134</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800218</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_00A14ADC593F836C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000021c</span> Register(32 bit) ROMEntry135</span><br/>
      <span class="sdescdet">ROM Entries register 135</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80021c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD25B6BCB788CD0E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000220</span> Register(32 bit) ROMEntry136</span><br/>
      <span class="sdescdet">ROM Entries register 136</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800220</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19E5A73A4D22C307" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000224</span> Register(32 bit) ROMEntry137</span><br/>
      <span class="sdescdet">ROM Entries register 137</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800224</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_698CEF94E49EB334" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000228</span> Register(32 bit) ROMEntry138</span><br/>
      <span class="sdescdet">ROM Entries register 138</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800228</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6DDC0B3A837CEF5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000022c</span> Register(32 bit) ROMEntry139</span><br/>
      <span class="sdescdet">ROM Entries register 139</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80022c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_29FA8F7E9EC5BBC3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000230</span> Register(32 bit) ROMEntry140</span><br/>
      <span class="sdescdet">ROM Entries register 140</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800230</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B1F46ABF577FCC4B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000234</span> Register(32 bit) ROMEntry141</span><br/>
      <span class="sdescdet">ROM Entries register 141</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800234</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A72E20820973FDB3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000238</span> Register(32 bit) ROMEntry142</span><br/>
      <span class="sdescdet">ROM Entries register 142</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800238</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A0AF28804649711" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000023c</span> Register(32 bit) ROMEntry143</span><br/>
      <span class="sdescdet">ROM Entries register 143</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80023c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8DBBB3B4E0715433" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000240</span> Register(32 bit) ROMEntry144</span><br/>
      <span class="sdescdet">ROM Entries register 144</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800240</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AEEF7E5782EA9E51" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000244</span> Register(32 bit) ROMEntry145</span><br/>
      <span class="sdescdet">ROM Entries register 145</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800244</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B2E051C2918F359" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000248</span> Register(32 bit) ROMEntry146</span><br/>
      <span class="sdescdet">ROM Entries register 146</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800248</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B21AF5600C132DC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000024c</span> Register(32 bit) ROMEntry147</span><br/>
      <span class="sdescdet">ROM Entries register 147</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80024c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18B7032615E1DE5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000250</span> Register(32 bit) ROMEntry148</span><br/>
      <span class="sdescdet">ROM Entries register 148</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800250</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FB3BBE6FBF613DC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000254</span> Register(32 bit) ROMEntry149</span><br/>
      <span class="sdescdet">ROM Entries register 149</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800254</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CE863217D6C7F568" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000258</span> Register(32 bit) ROMEntry150</span><br/>
      <span class="sdescdet">ROM Entries register 150</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800258</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64FADF3F2DE7C0A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000025c</span> Register(32 bit) ROMEntry151</span><br/>
      <span class="sdescdet">ROM Entries register 151</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80025c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B840916BFDFCB50" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000260</span> Register(32 bit) ROMEntry152</span><br/>
      <span class="sdescdet">ROM Entries register 152</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800260</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A32B241B391E2B23" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000264</span> Register(32 bit) ROMEntry153</span><br/>
      <span class="sdescdet">ROM Entries register 153</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800264</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BBAC296D2E8C3F57" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000268</span> Register(32 bit) ROMEntry154</span><br/>
      <span class="sdescdet">ROM Entries register 154</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800268</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0519ABF772D10339" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000026c</span> Register(32 bit) ROMEntry155</span><br/>
      <span class="sdescdet">ROM Entries register 155</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80026c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87018C2F15E39B9C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000270</span> Register(32 bit) ROMEntry156</span><br/>
      <span class="sdescdet">ROM Entries register 156</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800270</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_56B2BFDD913D185C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000274</span> Register(32 bit) ROMEntry157</span><br/>
      <span class="sdescdet">ROM Entries register 157</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800274</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_822514B0106F14CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000278</span> Register(32 bit) ROMEntry158</span><br/>
      <span class="sdescdet">ROM Entries register 158</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800278</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_966F737E85DC34AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000027c</span> Register(32 bit) ROMEntry159</span><br/>
      <span class="sdescdet">ROM Entries register 159</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80027c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A337536E79EBA7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000280</span> Register(32 bit) ROMEntry160</span><br/>
      <span class="sdescdet">ROM Entries register 160</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800280</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F677BBE8D19FBF75" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000284</span> Register(32 bit) ROMEntry161</span><br/>
      <span class="sdescdet">ROM Entries register 161</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800284</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DDFE0A3001A5BAED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000288</span> Register(32 bit) ROMEntry162</span><br/>
      <span class="sdescdet">ROM Entries register 162</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800288</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F953F5453308AAB9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000028c</span> Register(32 bit) ROMEntry163</span><br/>
      <span class="sdescdet">ROM Entries register 163</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80028c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87F73A56716662C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000290</span> Register(32 bit) ROMEntry164</span><br/>
      <span class="sdescdet">ROM Entries register 164</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800290</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6DD6B3019F50DF3F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000294</span> Register(32 bit) ROMEntry165</span><br/>
      <span class="sdescdet">ROM Entries register 165</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800294</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_105DA6DBE0971A17" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000298</span> Register(32 bit) ROMEntry166</span><br/>
      <span class="sdescdet">ROM Entries register 166</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800298</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E31BE36136C7C1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000029c</span> Register(32 bit) ROMEntry167</span><br/>
      <span class="sdescdet">ROM Entries register 167</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80029c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50DEDDCD8CE2F5F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a0</span> Register(32 bit) ROMEntry168</span><br/>
      <span class="sdescdet">ROM Entries register 168</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE5E600CDB241262" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a4</span> Register(32 bit) ROMEntry169</span><br/>
      <span class="sdescdet">ROM Entries register 169</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B66C041322E9CE66" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a8</span> Register(32 bit) ROMEntry170</span><br/>
      <span class="sdescdet">ROM Entries register 170</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70B77FA16B4B7DA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ac</span> Register(32 bit) ROMEntry171</span><br/>
      <span class="sdescdet">ROM Entries register 171</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0812541CA560B34" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b0</span> Register(32 bit) ROMEntry172</span><br/>
      <span class="sdescdet">ROM Entries register 172</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DE82B0DC36852768" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b4</span> Register(32 bit) ROMEntry173</span><br/>
      <span class="sdescdet">ROM Entries register 173</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4588CF7F91F5DD96" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b8</span> Register(32 bit) ROMEntry174</span><br/>
      <span class="sdescdet">ROM Entries register 174</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EBD86DF047391BAF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002bc</span> Register(32 bit) ROMEntry175</span><br/>
      <span class="sdescdet">ROM Entries register 175</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5DDA391335EF5327" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c0</span> Register(32 bit) ROMEntry176</span><br/>
      <span class="sdescdet">ROM Entries register 176</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_60C05086B671DF7E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c4</span> Register(32 bit) ROMEntry177</span><br/>
      <span class="sdescdet">ROM Entries register 177</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD28F5B68EF6A789" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c8</span> Register(32 bit) ROMEntry178</span><br/>
      <span class="sdescdet">ROM Entries register 178</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B34C986AFB80C32" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002cc</span> Register(32 bit) ROMEntry179</span><br/>
      <span class="sdescdet">ROM Entries register 179</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4DBC1FB8D769237" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d0</span> Register(32 bit) ROMEntry180</span><br/>
      <span class="sdescdet">ROM Entries register 180</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45E69093B5A690AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d4</span> Register(32 bit) ROMEntry181</span><br/>
      <span class="sdescdet">ROM Entries register 181</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70FCF23638EF40C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d8</span> Register(32 bit) ROMEntry182</span><br/>
      <span class="sdescdet">ROM Entries register 182</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E0D0AAF42B33BAA3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002dc</span> Register(32 bit) ROMEntry183</span><br/>
      <span class="sdescdet">ROM Entries register 183</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB1B7D53837355C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e0</span> Register(32 bit) ROMEntry184</span><br/>
      <span class="sdescdet">ROM Entries register 184</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1C30E29407FA82A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e4</span> Register(32 bit) ROMEntry185</span><br/>
      <span class="sdescdet">ROM Entries register 185</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAF512C0ECF32C03" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e8</span> Register(32 bit) ROMEntry186</span><br/>
      <span class="sdescdet">ROM Entries register 186</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B43FFEFD0AC40A6E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ec</span> Register(32 bit) ROMEntry187</span><br/>
      <span class="sdescdet">ROM Entries register 187</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EC50F576DCF9631F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f0</span> Register(32 bit) ROMEntry188</span><br/>
      <span class="sdescdet">ROM Entries register 188</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_104924C57E2212BB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f4</span> Register(32 bit) ROMEntry189</span><br/>
      <span class="sdescdet">ROM Entries register 189</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1DC2DB5ABAC39581" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f8</span> Register(32 bit) ROMEntry190</span><br/>
      <span class="sdescdet">ROM Entries register 190</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_96D541CF26226B03" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002fc</span> Register(32 bit) ROMEntry191</span><br/>
      <span class="sdescdet">ROM Entries register 191</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8002fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CBAD48186F166B06" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000300</span> Register(32 bit) ROMEntry192</span><br/>
      <span class="sdescdet">ROM Entries register 192</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800300</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFC2129047845084" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000304</span> Register(32 bit) ROMEntry193</span><br/>
      <span class="sdescdet">ROM Entries register 193</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800304</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3CFF61EBA155730E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000308</span> Register(32 bit) ROMEntry194</span><br/>
      <span class="sdescdet">ROM Entries register 194</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800308</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2DEAF4EED88C15C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000030c</span> Register(32 bit) ROMEntry195</span><br/>
      <span class="sdescdet">ROM Entries register 195</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80030c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D6F23DB7B09FC004" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000310</span> Register(32 bit) ROMEntry196</span><br/>
      <span class="sdescdet">ROM Entries register 196</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800310</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D86ECE1EA25901BD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000314</span> Register(32 bit) ROMEntry197</span><br/>
      <span class="sdescdet">ROM Entries register 197</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800314</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_91E90BB98303CAA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000318</span> Register(32 bit) ROMEntry198</span><br/>
      <span class="sdescdet">ROM Entries register 198</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800318</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_612B15DBD7537D65" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000031c</span> Register(32 bit) ROMEntry199</span><br/>
      <span class="sdescdet">ROM Entries register 199</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80031c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6D79FD10CB762C14" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000320</span> Register(32 bit) ROMEntry200</span><br/>
      <span class="sdescdet">ROM Entries register 200</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800320</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50A794BC65486DF0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000324</span> Register(32 bit) ROMEntry201</span><br/>
      <span class="sdescdet">ROM Entries register 201</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800324</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EB2732BF4F50C85" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000328</span> Register(32 bit) ROMEntry202</span><br/>
      <span class="sdescdet">ROM Entries register 202</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800328</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1FA8164478680381" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000032c</span> Register(32 bit) ROMEntry203</span><br/>
      <span class="sdescdet">ROM Entries register 203</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80032c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81BA7A48FF97389B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000330</span> Register(32 bit) ROMEntry204</span><br/>
      <span class="sdescdet">ROM Entries register 204</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800330</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC1418854AA15C28" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000334</span> Register(32 bit) ROMEntry205</span><br/>
      <span class="sdescdet">ROM Entries register 205</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800334</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0470106CDF10D92" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000338</span> Register(32 bit) ROMEntry206</span><br/>
      <span class="sdescdet">ROM Entries register 206</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800338</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B525E87934BF9FF9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000033c</span> Register(32 bit) ROMEntry207</span><br/>
      <span class="sdescdet">ROM Entries register 207</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80033c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C26CF02839938EF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000340</span> Register(32 bit) ROMEntry208</span><br/>
      <span class="sdescdet">ROM Entries register 208</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800340</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F0FC5C041DCCF21D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000344</span> Register(32 bit) ROMEntry209</span><br/>
      <span class="sdescdet">ROM Entries register 209</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800344</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0076971190EEB0FA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000348</span> Register(32 bit) ROMEntry210</span><br/>
      <span class="sdescdet">ROM Entries register 210</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800348</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_917AC3A86BDF5D1A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000034c</span> Register(32 bit) ROMEntry211</span><br/>
      <span class="sdescdet">ROM Entries register 211</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80034c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C48DCE19052D8F29" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000350</span> Register(32 bit) ROMEntry212</span><br/>
      <span class="sdescdet">ROM Entries register 212</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800350</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E63711276B776ECA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000354</span> Register(32 bit) ROMEntry213</span><br/>
      <span class="sdescdet">ROM Entries register 213</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800354</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFA630A7F3508B39" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000358</span> Register(32 bit) ROMEntry214</span><br/>
      <span class="sdescdet">ROM Entries register 214</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800358</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E600C56A68FF9A0D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000035c</span> Register(32 bit) ROMEntry215</span><br/>
      <span class="sdescdet">ROM Entries register 215</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80035c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_21A7785382905F2E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000360</span> Register(32 bit) ROMEntry216</span><br/>
      <span class="sdescdet">ROM Entries register 216</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800360</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02F62AEDC207671F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000364</span> Register(32 bit) ROMEntry217</span><br/>
      <span class="sdescdet">ROM Entries register 217</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800364</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4FE8766BDA419311" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000368</span> Register(32 bit) ROMEntry218</span><br/>
      <span class="sdescdet">ROM Entries register 218</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800368</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BCA64A578AE45F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000036c</span> Register(32 bit) ROMEntry219</span><br/>
      <span class="sdescdet">ROM Entries register 219</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80036c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D37B3703829DFB2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000370</span> Register(32 bit) ROMEntry220</span><br/>
      <span class="sdescdet">ROM Entries register 220</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800370</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_42287ABB9B7F39F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000374</span> Register(32 bit) ROMEntry221</span><br/>
      <span class="sdescdet">ROM Entries register 221</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800374</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_604929BBF6DEE0C5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000378</span> Register(32 bit) ROMEntry222</span><br/>
      <span class="sdescdet">ROM Entries register 222</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800378</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F2E7FA040207DDCC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000037c</span> Register(32 bit) ROMEntry223</span><br/>
      <span class="sdescdet">ROM Entries register 223</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80037c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB7530925F6B9011" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000380</span> Register(32 bit) ROMEntry224</span><br/>
      <span class="sdescdet">ROM Entries register 224</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800380</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51B81FF74807F997" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000384</span> Register(32 bit) ROMEntry225</span><br/>
      <span class="sdescdet">ROM Entries register 225</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800384</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_16D8137419B4556D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000388</span> Register(32 bit) ROMEntry226</span><br/>
      <span class="sdescdet">ROM Entries register 226</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800388</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D0B5DDEC6010E896" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000038c</span> Register(32 bit) ROMEntry227</span><br/>
      <span class="sdescdet">ROM Entries register 227</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80038c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7810724C24F6734B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000390</span> Register(32 bit) ROMEntry228</span><br/>
      <span class="sdescdet">ROM Entries register 228</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800390</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7A8B53760A770C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000394</span> Register(32 bit) ROMEntry229</span><br/>
      <span class="sdescdet">ROM Entries register 229</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800394</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2B9EED582A00FA67" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000398</span> Register(32 bit) ROMEntry230</span><br/>
      <span class="sdescdet">ROM Entries register 230</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800398</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_76E6E54AAA4B999A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000039c</span> Register(32 bit) ROMEntry231</span><br/>
      <span class="sdescdet">ROM Entries register 231</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80039c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3BA56A8B7991E3E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a0</span> Register(32 bit) ROMEntry232</span><br/>
      <span class="sdescdet">ROM Entries register 232</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_989207849DF31437" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a4</span> Register(32 bit) ROMEntry233</span><br/>
      <span class="sdescdet">ROM Entries register 233</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A7513E6236E94DF1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a8</span> Register(32 bit) ROMEntry234</span><br/>
      <span class="sdescdet">ROM Entries register 234</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C4499C5752738C70" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ac</span> Register(32 bit) ROMEntry235</span><br/>
      <span class="sdescdet">ROM Entries register 235</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_27AB821F40E03E4F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b0</span> Register(32 bit) ROMEntry236</span><br/>
      <span class="sdescdet">ROM Entries register 236</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_159CCDFEA6F149DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b4</span> Register(32 bit) ROMEntry237</span><br/>
      <span class="sdescdet">ROM Entries register 237</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E998BC3890CBEDF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b8</span> Register(32 bit) ROMEntry238</span><br/>
      <span class="sdescdet">ROM Entries register 238</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4EDD40EA5A351BF3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003bc</span> Register(32 bit) ROMEntry239</span><br/>
      <span class="sdescdet">ROM Entries register 239</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1FFF27A5CABB519C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c0</span> Register(32 bit) ROMEntry240</span><br/>
      <span class="sdescdet">ROM Entries register 240</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_09B4770A259D7ABC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c4</span> Register(32 bit) ROMEntry241</span><br/>
      <span class="sdescdet">ROM Entries register 241</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D2A6AEEF3059142F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c8</span> Register(32 bit) ROMEntry242</span><br/>
      <span class="sdescdet">ROM Entries register 242</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_68921FB326E448E1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003cc</span> Register(32 bit) ROMEntry243</span><br/>
      <span class="sdescdet">ROM Entries register 243</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83DE3B2F8983F53B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d0</span> Register(32 bit) ROMEntry244</span><br/>
      <span class="sdescdet">ROM Entries register 244</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74AA70FD36BD06E3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d4</span> Register(32 bit) ROMEntry245</span><br/>
      <span class="sdescdet">ROM Entries register 245</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8EE49A9067CBAD6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d8</span> Register(32 bit) ROMEntry246</span><br/>
      <span class="sdescdet">ROM Entries register 246</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_762F41857096B469" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003dc</span> Register(32 bit) ROMEntry247</span><br/>
      <span class="sdescdet">ROM Entries register 247</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_637C8FBBA663EA68" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e0</span> Register(32 bit) ROMEntry248</span><br/>
      <span class="sdescdet">ROM Entries register 248</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_87B4CDECA28FF284" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e4</span> Register(32 bit) ROMEntry249</span><br/>
      <span class="sdescdet">ROM Entries register 249</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E3FDD149886E4987" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e8</span> Register(32 bit) ROMEntry250</span><br/>
      <span class="sdescdet">ROM Entries register 250</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D226760CFCE62382" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ec</span> Register(32 bit) ROMEntry251</span><br/>
      <span class="sdescdet">ROM Entries register 251</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1654BEF5A244112C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f0</span> Register(32 bit) ROMEntry252</span><br/>
      <span class="sdescdet">ROM Entries register 252</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BA50E8ABAB56722" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f4</span> Register(32 bit) ROMEntry253</span><br/>
      <span class="sdescdet">ROM Entries register 253</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A26FA94A4A329D84" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f8</span> Register(32 bit) ROMEntry254</span><br/>
      <span class="sdescdet">ROM Entries register 254</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D71E67A291D52681" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003fc</span> Register(32 bit) ROMEntry255</span><br/>
      <span class="sdescdet">ROM Entries register 255</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8003fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E36696FDFB8E7AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000400</span> Register(32 bit) ROMEntry256</span><br/>
      <span class="sdescdet">ROM Entries register 256</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800400</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_879B4751748F6E58" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000404</span> Register(32 bit) ROMEntry257</span><br/>
      <span class="sdescdet">ROM Entries register 257</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800404</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E58218115146B8EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000408</span> Register(32 bit) ROMEntry258</span><br/>
      <span class="sdescdet">ROM Entries register 258</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800408</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_285A3B98560975B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000040c</span> Register(32 bit) ROMEntry259</span><br/>
      <span class="sdescdet">ROM Entries register 259</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80040c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED16F038598614D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000410</span> Register(32 bit) ROMEntry260</span><br/>
      <span class="sdescdet">ROM Entries register 260</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800410</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A36B0FAF323E9BFF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000414</span> Register(32 bit) ROMEntry261</span><br/>
      <span class="sdescdet">ROM Entries register 261</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800414</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5677F2943AFC4CE7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000418</span> Register(32 bit) ROMEntry262</span><br/>
      <span class="sdescdet">ROM Entries register 262</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800418</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E44BF70B43F55945" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000041c</span> Register(32 bit) ROMEntry263</span><br/>
      <span class="sdescdet">ROM Entries register 263</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80041c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1C602344C604E469" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000420</span> Register(32 bit) ROMEntry264</span><br/>
      <span class="sdescdet">ROM Entries register 264</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800420</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23FC05E07F1CCCED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000424</span> Register(32 bit) ROMEntry265</span><br/>
      <span class="sdescdet">ROM Entries register 265</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800424</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B8551693BD20F6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000428</span> Register(32 bit) ROMEntry266</span><br/>
      <span class="sdescdet">ROM Entries register 266</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800428</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BEA1E88E30FAB333" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000042c</span> Register(32 bit) ROMEntry267</span><br/>
      <span class="sdescdet">ROM Entries register 267</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80042c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB58CBC8E87AD454" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000430</span> Register(32 bit) ROMEntry268</span><br/>
      <span class="sdescdet">ROM Entries register 268</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800430</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BDDBB7B1B6311D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000434</span> Register(32 bit) ROMEntry269</span><br/>
      <span class="sdescdet">ROM Entries register 269</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800434</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C27103FC3422222" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000438</span> Register(32 bit) ROMEntry270</span><br/>
      <span class="sdescdet">ROM Entries register 270</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800438</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C3EDA0133E3A47A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000043c</span> Register(32 bit) ROMEntry271</span><br/>
      <span class="sdescdet">ROM Entries register 271</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80043c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAB2DE907E6F15BF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000440</span> Register(32 bit) ROMEntry272</span><br/>
      <span class="sdescdet">ROM Entries register 272</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800440</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8063689451E61634" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000444</span> Register(32 bit) ROMEntry273</span><br/>
      <span class="sdescdet">ROM Entries register 273</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800444</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93D7D9B840D8925E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000448</span> Register(32 bit) ROMEntry274</span><br/>
      <span class="sdescdet">ROM Entries register 274</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800448</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A903CC674CBCD3F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000044c</span> Register(32 bit) ROMEntry275</span><br/>
      <span class="sdescdet">ROM Entries register 275</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80044c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5EB3E9135AC2E70A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000450</span> Register(32 bit) ROMEntry276</span><br/>
      <span class="sdescdet">ROM Entries register 276</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800450</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B70CB0EC3D994E4E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000454</span> Register(32 bit) ROMEntry277</span><br/>
      <span class="sdescdet">ROM Entries register 277</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800454</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1ED45570A31661C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000458</span> Register(32 bit) ROMEntry278</span><br/>
      <span class="sdescdet">ROM Entries register 278</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800458</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_216AB34B6C8A70B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000045c</span> Register(32 bit) ROMEntry279</span><br/>
      <span class="sdescdet">ROM Entries register 279</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80045c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2969FEFEEDB414A2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000460</span> Register(32 bit) ROMEntry280</span><br/>
      <span class="sdescdet">ROM Entries register 280</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800460</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A675E58A1EC4716B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000464</span> Register(32 bit) ROMEntry281</span><br/>
      <span class="sdescdet">ROM Entries register 281</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800464</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F98D5D80E2B4B4B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000468</span> Register(32 bit) ROMEntry282</span><br/>
      <span class="sdescdet">ROM Entries register 282</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800468</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_013C5BE3DBC328F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000046c</span> Register(32 bit) ROMEntry283</span><br/>
      <span class="sdescdet">ROM Entries register 283</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80046c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1370B9C466655324" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000470</span> Register(32 bit) ROMEntry284</span><br/>
      <span class="sdescdet">ROM Entries register 284</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800470</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E38CF1BB857DC37" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000474</span> Register(32 bit) ROMEntry285</span><br/>
      <span class="sdescdet">ROM Entries register 285</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800474</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D7AA7A225253409" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000478</span> Register(32 bit) ROMEntry286</span><br/>
      <span class="sdescdet">ROM Entries register 286</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800478</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C9B1F37FF53AFA58" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000047c</span> Register(32 bit) ROMEntry287</span><br/>
      <span class="sdescdet">ROM Entries register 287</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80047c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F8CC5D993EE07B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000480</span> Register(32 bit) ROMEntry288</span><br/>
      <span class="sdescdet">ROM Entries register 288</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800480</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0BDEE88AA76FCB9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000484</span> Register(32 bit) ROMEntry289</span><br/>
      <span class="sdescdet">ROM Entries register 289</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800484</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C9647760845A661" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000488</span> Register(32 bit) ROMEntry290</span><br/>
      <span class="sdescdet">ROM Entries register 290</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800488</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D76EB274F77AD6E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000048c</span> Register(32 bit) ROMEntry291</span><br/>
      <span class="sdescdet">ROM Entries register 291</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80048c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C9055BCB4AC4B009" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000490</span> Register(32 bit) ROMEntry292</span><br/>
      <span class="sdescdet">ROM Entries register 292</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800490</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D7C98D04E12F18D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000494</span> Register(32 bit) ROMEntry293</span><br/>
      <span class="sdescdet">ROM Entries register 293</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800494</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C25BA2A568CDB2C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000498</span> Register(32 bit) ROMEntry294</span><br/>
      <span class="sdescdet">ROM Entries register 294</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800498</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F70F5FB8622166AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000049c</span> Register(32 bit) ROMEntry295</span><br/>
      <span class="sdescdet">ROM Entries register 295</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80049c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01CAFF9186A8DB94" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a0</span> Register(32 bit) ROMEntry296</span><br/>
      <span class="sdescdet">ROM Entries register 296</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7C699AB8ADFEBA0A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a4</span> Register(32 bit) ROMEntry297</span><br/>
      <span class="sdescdet">ROM Entries register 297</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_287DDC55A10CE651" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a8</span> Register(32 bit) ROMEntry298</span><br/>
      <span class="sdescdet">ROM Entries register 298</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1C2313B98406E0F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ac</span> Register(32 bit) ROMEntry299</span><br/>
      <span class="sdescdet">ROM Entries register 299</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D97BB1C3EC77F909" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b0</span> Register(32 bit) ROMEntry300</span><br/>
      <span class="sdescdet">ROM Entries register 300</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ADAA42F9804FCFBF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b4</span> Register(32 bit) ROMEntry301</span><br/>
      <span class="sdescdet">ROM Entries register 301</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E23DB49AC3F26FD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b8</span> Register(32 bit) ROMEntry302</span><br/>
      <span class="sdescdet">ROM Entries register 302</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A2F2548AAD7B8A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004bc</span> Register(32 bit) ROMEntry303</span><br/>
      <span class="sdescdet">ROM Entries register 303</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E32D4E4DB3F2C00" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c0</span> Register(32 bit) ROMEntry304</span><br/>
      <span class="sdescdet">ROM Entries register 304</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EC7D9C05180C40CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c4</span> Register(32 bit) ROMEntry305</span><br/>
      <span class="sdescdet">ROM Entries register 305</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E5988C0F5FAB2A0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c8</span> Register(32 bit) ROMEntry306</span><br/>
      <span class="sdescdet">ROM Entries register 306</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C95C87803D9E11F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004cc</span> Register(32 bit) ROMEntry307</span><br/>
      <span class="sdescdet">ROM Entries register 307</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62C69014613F46A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d0</span> Register(32 bit) ROMEntry308</span><br/>
      <span class="sdescdet">ROM Entries register 308</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50DE6AF8C9D201EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d4</span> Register(32 bit) ROMEntry309</span><br/>
      <span class="sdescdet">ROM Entries register 309</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_39D4574E5A73B7F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d8</span> Register(32 bit) ROMEntry310</span><br/>
      <span class="sdescdet">ROM Entries register 310</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E66765C65ED56CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004dc</span> Register(32 bit) ROMEntry311</span><br/>
      <span class="sdescdet">ROM Entries register 311</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3890D2C6BD00BBDF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e0</span> Register(32 bit) ROMEntry312</span><br/>
      <span class="sdescdet">ROM Entries register 312</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F7EBFDF4BD07906E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e4</span> Register(32 bit) ROMEntry313</span><br/>
      <span class="sdescdet">ROM Entries register 313</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02C1A2EC819B8C4C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e8</span> Register(32 bit) ROMEntry314</span><br/>
      <span class="sdescdet">ROM Entries register 314</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F01D788D96E753C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ec</span> Register(32 bit) ROMEntry315</span><br/>
      <span class="sdescdet">ROM Entries register 315</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4E96811A13B33CD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f0</span> Register(32 bit) ROMEntry316</span><br/>
      <span class="sdescdet">ROM Entries register 316</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_113CE4C49F7635A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f4</span> Register(32 bit) ROMEntry317</span><br/>
      <span class="sdescdet">ROM Entries register 317</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70C97609DD50E462" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f8</span> Register(32 bit) ROMEntry318</span><br/>
      <span class="sdescdet">ROM Entries register 318</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C903B73A369B36EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004fc</span> Register(32 bit) ROMEntry319</span><br/>
      <span class="sdescdet">ROM Entries register 319</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8004fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C6CB8D5A74128B90" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) ROMEntry320</span><br/>
      <span class="sdescdet">ROM Entries register 320</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800500</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_314F5D424896E7B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000504</span> Register(32 bit) ROMEntry321</span><br/>
      <span class="sdescdet">ROM Entries register 321</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800504</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_510EC53E71085F09" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000508</span> Register(32 bit) ROMEntry322</span><br/>
      <span class="sdescdet">ROM Entries register 322</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800508</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2559DF95FAC5F975" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000050c</span> Register(32 bit) ROMEntry323</span><br/>
      <span class="sdescdet">ROM Entries register 323</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80050c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DC6D28589AE7E116" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000510</span> Register(32 bit) ROMEntry324</span><br/>
      <span class="sdescdet">ROM Entries register 324</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800510</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E051C5522B5BC196" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000514</span> Register(32 bit) ROMEntry325</span><br/>
      <span class="sdescdet">ROM Entries register 325</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800514</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C601F27811FD29C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000518</span> Register(32 bit) ROMEntry326</span><br/>
      <span class="sdescdet">ROM Entries register 326</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800518</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6495F6D69685482A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000051c</span> Register(32 bit) ROMEntry327</span><br/>
      <span class="sdescdet">ROM Entries register 327</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80051c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_15D6A048837E8D2B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000520</span> Register(32 bit) ROMEntry328</span><br/>
      <span class="sdescdet">ROM Entries register 328</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800520</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F25AB8B34ADA1EE0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000524</span> Register(32 bit) ROMEntry329</span><br/>
      <span class="sdescdet">ROM Entries register 329</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800524</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E85EBF7031B347B1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000528</span> Register(32 bit) ROMEntry330</span><br/>
      <span class="sdescdet">ROM Entries register 330</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800528</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C879DC1E1D07A4B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000052c</span> Register(32 bit) ROMEntry331</span><br/>
      <span class="sdescdet">ROM Entries register 331</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80052c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DBBA62E9004BC2FA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000530</span> Register(32 bit) ROMEntry332</span><br/>
      <span class="sdescdet">ROM Entries register 332</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800530</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB85E68A658BFA07" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000534</span> Register(32 bit) ROMEntry333</span><br/>
      <span class="sdescdet">ROM Entries register 333</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800534</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EB6462CEF7256143" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000538</span> Register(32 bit) ROMEntry334</span><br/>
      <span class="sdescdet">ROM Entries register 334</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800538</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A56B194AD47FC6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000053c</span> Register(32 bit) ROMEntry335</span><br/>
      <span class="sdescdet">ROM Entries register 335</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80053c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_752C0E34BF92B5B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000540</span> Register(32 bit) ROMEntry336</span><br/>
      <span class="sdescdet">ROM Entries register 336</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800540</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B297E62D9283E78D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000544</span> Register(32 bit) ROMEntry337</span><br/>
      <span class="sdescdet">ROM Entries register 337</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800544</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_05619F1F242FEB7E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000548</span> Register(32 bit) ROMEntry338</span><br/>
      <span class="sdescdet">ROM Entries register 338</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800548</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A3B7F2CB6929C83" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000054c</span> Register(32 bit) ROMEntry339</span><br/>
      <span class="sdescdet">ROM Entries register 339</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80054c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E53B96B88B129123" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000550</span> Register(32 bit) ROMEntry340</span><br/>
      <span class="sdescdet">ROM Entries register 340</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800550</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51D2720607FDE19D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000554</span> Register(32 bit) ROMEntry341</span><br/>
      <span class="sdescdet">ROM Entries register 341</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800554</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83CBBA775D4CAB7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000558</span> Register(32 bit) ROMEntry342</span><br/>
      <span class="sdescdet">ROM Entries register 342</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800558</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F9F379BAD39033F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000055c</span> Register(32 bit) ROMEntry343</span><br/>
      <span class="sdescdet">ROM Entries register 343</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80055c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6CB2891F8E3058CB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000560</span> Register(32 bit) ROMEntry344</span><br/>
      <span class="sdescdet">ROM Entries register 344</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800560</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4CA75D0CF69718A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000564</span> Register(32 bit) ROMEntry345</span><br/>
      <span class="sdescdet">ROM Entries register 345</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800564</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F010E6022EEA6CEA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000568</span> Register(32 bit) ROMEntry346</span><br/>
      <span class="sdescdet">ROM Entries register 346</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800568</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_72E0C079CD12489D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000056c</span> Register(32 bit) ROMEntry347</span><br/>
      <span class="sdescdet">ROM Entries register 347</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80056c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F62D1E1DF504668" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000570</span> Register(32 bit) ROMEntry348</span><br/>
      <span class="sdescdet">ROM Entries register 348</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800570</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5AC226E3B824C314" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000574</span> Register(32 bit) ROMEntry349</span><br/>
      <span class="sdescdet">ROM Entries register 349</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800574</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3A333F7282CEB12" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000578</span> Register(32 bit) ROMEntry350</span><br/>
      <span class="sdescdet">ROM Entries register 350</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800578</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AF3CD0BD3F25975C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000057c</span> Register(32 bit) ROMEntry351</span><br/>
      <span class="sdescdet">ROM Entries register 351</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80057c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11594286C9501637" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000580</span> Register(32 bit) ROMEntry352</span><br/>
      <span class="sdescdet">ROM Entries register 352</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800580</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36173E12BE8F0238" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000584</span> Register(32 bit) ROMEntry353</span><br/>
      <span class="sdescdet">ROM Entries register 353</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800584</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_660F2865585FBA5F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000588</span> Register(32 bit) ROMEntry354</span><br/>
      <span class="sdescdet">ROM Entries register 354</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800588</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2FFBA249E25A0FF9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000058c</span> Register(32 bit) ROMEntry355</span><br/>
      <span class="sdescdet">ROM Entries register 355</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80058c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7D3AAE87C9CBD742" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000590</span> Register(32 bit) ROMEntry356</span><br/>
      <span class="sdescdet">ROM Entries register 356</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800590</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01D1D22227DFE9DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000594</span> Register(32 bit) ROMEntry357</span><br/>
      <span class="sdescdet">ROM Entries register 357</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800594</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83EDBA8388FF8703" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000598</span> Register(32 bit) ROMEntry358</span><br/>
      <span class="sdescdet">ROM Entries register 358</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800598</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0CB2A3A372F2C1BD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000059c</span> Register(32 bit) ROMEntry359</span><br/>
      <span class="sdescdet">ROM Entries register 359</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80059c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F1B3539012442D84" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a0</span> Register(32 bit) ROMEntry360</span><br/>
      <span class="sdescdet">ROM Entries register 360</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0C0CA255F36316E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a4</span> Register(32 bit) ROMEntry361</span><br/>
      <span class="sdescdet">ROM Entries register 361</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_542D270B29478EB3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a8</span> Register(32 bit) ROMEntry362</span><br/>
      <span class="sdescdet">ROM Entries register 362</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70771ECC09F76716" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ac</span> Register(32 bit) ROMEntry363</span><br/>
      <span class="sdescdet">ROM Entries register 363</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06095A2A09D36726" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b0</span> Register(32 bit) ROMEntry364</span><br/>
      <span class="sdescdet">ROM Entries register 364</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26E2B0649B7C9379" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b4</span> Register(32 bit) ROMEntry365</span><br/>
      <span class="sdescdet">ROM Entries register 365</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D8C61D6FE499FCCA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b8</span> Register(32 bit) ROMEntry366</span><br/>
      <span class="sdescdet">ROM Entries register 366</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_067EAA063896CA74" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005bc</span> Register(32 bit) ROMEntry367</span><br/>
      <span class="sdescdet">ROM Entries register 367</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D53EE48E7C03C9E1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c0</span> Register(32 bit) ROMEntry368</span><br/>
      <span class="sdescdet">ROM Entries register 368</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AF5DCD54C6462FEF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c4</span> Register(32 bit) ROMEntry369</span><br/>
      <span class="sdescdet">ROM Entries register 369</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0AA920B99BEA3E2D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c8</span> Register(32 bit) ROMEntry370</span><br/>
      <span class="sdescdet">ROM Entries register 370</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A08CE979D84A8CE6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005cc</span> Register(32 bit) ROMEntry371</span><br/>
      <span class="sdescdet">ROM Entries register 371</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7B379B27EEAEBF6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d0</span> Register(32 bit) ROMEntry372</span><br/>
      <span class="sdescdet">ROM Entries register 372</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A356C8DB1E35525" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d4</span> Register(32 bit) ROMEntry373</span><br/>
      <span class="sdescdet">ROM Entries register 373</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4842095F224008D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d8</span> Register(32 bit) ROMEntry374</span><br/>
      <span class="sdescdet">ROM Entries register 374</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EB46D193F0ACB162" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005dc</span> Register(32 bit) ROMEntry375</span><br/>
      <span class="sdescdet">ROM Entries register 375</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5EBF8BD256454B7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e0</span> Register(32 bit) ROMEntry376</span><br/>
      <span class="sdescdet">ROM Entries register 376</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B9E35D282E8C1FE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e4</span> Register(32 bit) ROMEntry377</span><br/>
      <span class="sdescdet">ROM Entries register 377</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B36FE1E756BD89D3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e8</span> Register(32 bit) ROMEntry378</span><br/>
      <span class="sdescdet">ROM Entries register 378</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4EA553C35BF5D27" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ec</span> Register(32 bit) ROMEntry379</span><br/>
      <span class="sdescdet">ROM Entries register 379</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_252E41A6A8518EBB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f0</span> Register(32 bit) ROMEntry380</span><br/>
      <span class="sdescdet">ROM Entries register 380</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2DDF7008BDE5F9B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f4</span> Register(32 bit) ROMEntry381</span><br/>
      <span class="sdescdet">ROM Entries register 381</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_60D57AA506CC5612" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f8</span> Register(32 bit) ROMEntry382</span><br/>
      <span class="sdescdet">ROM Entries register 382</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D3FA441AA04B0B50" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005fc</span> Register(32 bit) ROMEntry383</span><br/>
      <span class="sdescdet">ROM Entries register 383</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8005fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23927C39FD877E21" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000600</span> Register(32 bit) ROMEntry384</span><br/>
      <span class="sdescdet">ROM Entries register 384</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800600</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AD96A3089F001DD2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000604</span> Register(32 bit) ROMEntry385</span><br/>
      <span class="sdescdet">ROM Entries register 385</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800604</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BBCE6522935C89DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000608</span> Register(32 bit) ROMEntry386</span><br/>
      <span class="sdescdet">ROM Entries register 386</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800608</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_060DE68ABB9FCB4E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000060c</span> Register(32 bit) ROMEntry387</span><br/>
      <span class="sdescdet">ROM Entries register 387</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80060c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7035AC31EFD166F0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000610</span> Register(32 bit) ROMEntry388</span><br/>
      <span class="sdescdet">ROM Entries register 388</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800610</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_719C4559B07E2E4D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000614</span> Register(32 bit) ROMEntry389</span><br/>
      <span class="sdescdet">ROM Entries register 389</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800614</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_640614095966E3D3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000618</span> Register(32 bit) ROMEntry390</span><br/>
      <span class="sdescdet">ROM Entries register 390</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800618</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93081293462025BC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000061c</span> Register(32 bit) ROMEntry391</span><br/>
      <span class="sdescdet">ROM Entries register 391</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80061c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5CB0B03232E0A2F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000620</span> Register(32 bit) ROMEntry392</span><br/>
      <span class="sdescdet">ROM Entries register 392</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800620</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9500AF6E4B19011A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000624</span> Register(32 bit) ROMEntry393</span><br/>
      <span class="sdescdet">ROM Entries register 393</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800624</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD27D9753C7A0808" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000628</span> Register(32 bit) ROMEntry394</span><br/>
      <span class="sdescdet">ROM Entries register 394</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800628</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB034AEF9123CB49" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000062c</span> Register(32 bit) ROMEntry395</span><br/>
      <span class="sdescdet">ROM Entries register 395</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80062c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B5D15E8900CE18B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000630</span> Register(32 bit) ROMEntry396</span><br/>
      <span class="sdescdet">ROM Entries register 396</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800630</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3085189E4D9581C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000634</span> Register(32 bit) ROMEntry397</span><br/>
      <span class="sdescdet">ROM Entries register 397</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800634</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3356179D9633D009" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000638</span> Register(32 bit) ROMEntry398</span><br/>
      <span class="sdescdet">ROM Entries register 398</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800638</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17D29DBB79F52CD6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000063c</span> Register(32 bit) ROMEntry399</span><br/>
      <span class="sdescdet">ROM Entries register 399</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80063c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F70DA91F6C6A91C1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000640</span> Register(32 bit) ROMEntry400</span><br/>
      <span class="sdescdet">ROM Entries register 400</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800640</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_263C0411AD3AAB19" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000644</span> Register(32 bit) ROMEntry401</span><br/>
      <span class="sdescdet">ROM Entries register 401</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800644</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_602511EED3375A8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000648</span> Register(32 bit) ROMEntry402</span><br/>
      <span class="sdescdet">ROM Entries register 402</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800648</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D19EFDF06CF1ACCA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000064c</span> Register(32 bit) ROMEntry403</span><br/>
      <span class="sdescdet">ROM Entries register 403</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80064c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D433A2F7853E241" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000650</span> Register(32 bit) ROMEntry404</span><br/>
      <span class="sdescdet">ROM Entries register 404</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800650</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D545827EC6A5A57D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000654</span> Register(32 bit) ROMEntry405</span><br/>
      <span class="sdescdet">ROM Entries register 405</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800654</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFE1A0E58346A723" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000658</span> Register(32 bit) ROMEntry406</span><br/>
      <span class="sdescdet">ROM Entries register 406</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800658</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D407D194C64746F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000065c</span> Register(32 bit) ROMEntry407</span><br/>
      <span class="sdescdet">ROM Entries register 407</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80065c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7B7B424DBEF689FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000660</span> Register(32 bit) ROMEntry408</span><br/>
      <span class="sdescdet">ROM Entries register 408</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800660</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_570E173F669A49E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000664</span> Register(32 bit) ROMEntry409</span><br/>
      <span class="sdescdet">ROM Entries register 409</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800664</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5037AC0313E171D9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000668</span> Register(32 bit) ROMEntry410</span><br/>
      <span class="sdescdet">ROM Entries register 410</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800668</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ECE9891F0EA1A054" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000066c</span> Register(32 bit) ROMEntry411</span><br/>
      <span class="sdescdet">ROM Entries register 411</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80066c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B4111CBCBB38826E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000670</span> Register(32 bit) ROMEntry412</span><br/>
      <span class="sdescdet">ROM Entries register 412</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800670</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_903BA70E4E787B87" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000674</span> Register(32 bit) ROMEntry413</span><br/>
      <span class="sdescdet">ROM Entries register 413</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800674</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E779140393642AA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000678</span> Register(32 bit) ROMEntry414</span><br/>
      <span class="sdescdet">ROM Entries register 414</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800678</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E776E9111F0E3427" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000067c</span> Register(32 bit) ROMEntry415</span><br/>
      <span class="sdescdet">ROM Entries register 415</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80067c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_373119379D507DB6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000680</span> Register(32 bit) ROMEntry416</span><br/>
      <span class="sdescdet">ROM Entries register 416</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800680</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_125A96C57FD7BA02" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000684</span> Register(32 bit) ROMEntry417</span><br/>
      <span class="sdescdet">ROM Entries register 417</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800684</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_77E7FC00681F84DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000688</span> Register(32 bit) ROMEntry418</span><br/>
      <span class="sdescdet">ROM Entries register 418</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800688</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C7EB503DB7634C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000068c</span> Register(32 bit) ROMEntry419</span><br/>
      <span class="sdescdet">ROM Entries register 419</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80068c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9194F23D11D311C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000690</span> Register(32 bit) ROMEntry420</span><br/>
      <span class="sdescdet">ROM Entries register 420</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800690</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D47890A77443C493" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000694</span> Register(32 bit) ROMEntry421</span><br/>
      <span class="sdescdet">ROM Entries register 421</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800694</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2C83D8547000207" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000698</span> Register(32 bit) ROMEntry422</span><br/>
      <span class="sdescdet">ROM Entries register 422</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800698</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A771BE9E569C27DC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000069c</span> Register(32 bit) ROMEntry423</span><br/>
      <span class="sdescdet">ROM Entries register 423</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80069c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9916FC0E0331CD30" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a0</span> Register(32 bit) ROMEntry424</span><br/>
      <span class="sdescdet">ROM Entries register 424</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C8FA2DBB3772F0EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a4</span> Register(32 bit) ROMEntry425</span><br/>
      <span class="sdescdet">ROM Entries register 425</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A31E0EBEC4A51895" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a8</span> Register(32 bit) ROMEntry426</span><br/>
      <span class="sdescdet">ROM Entries register 426</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0FA5C47FFEFD5A72" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ac</span> Register(32 bit) ROMEntry427</span><br/>
      <span class="sdescdet">ROM Entries register 427</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EB54DC5A6F238A4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b0</span> Register(32 bit) ROMEntry428</span><br/>
      <span class="sdescdet">ROM Entries register 428</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_457455750F04CB05" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b4</span> Register(32 bit) ROMEntry429</span><br/>
      <span class="sdescdet">ROM Entries register 429</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D808915EE34149CA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b8</span> Register(32 bit) ROMEntry430</span><br/>
      <span class="sdescdet">ROM Entries register 430</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_009B6E40C98EF590" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006bc</span> Register(32 bit) ROMEntry431</span><br/>
      <span class="sdescdet">ROM Entries register 431</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F196F6048D9AB614" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c0</span> Register(32 bit) ROMEntry432</span><br/>
      <span class="sdescdet">ROM Entries register 432</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ACF7DAB085238E67" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c4</span> Register(32 bit) ROMEntry433</span><br/>
      <span class="sdescdet">ROM Entries register 433</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E45191118D1B129F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c8</span> Register(32 bit) ROMEntry434</span><br/>
      <span class="sdescdet">ROM Entries register 434</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DA926D0AC0BA81D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006cc</span> Register(32 bit) ROMEntry435</span><br/>
      <span class="sdescdet">ROM Entries register 435</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_40B9F123DE1555DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d0</span> Register(32 bit) ROMEntry436</span><br/>
      <span class="sdescdet">ROM Entries register 436</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A0340F8A427E7E1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d4</span> Register(32 bit) ROMEntry437</span><br/>
      <span class="sdescdet">ROM Entries register 437</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6033935B15960473" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d8</span> Register(32 bit) ROMEntry438</span><br/>
      <span class="sdescdet">ROM Entries register 438</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E880E84D152A686" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006dc</span> Register(32 bit) ROMEntry439</span><br/>
      <span class="sdescdet">ROM Entries register 439</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BE0BA504A38531B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e0</span> Register(32 bit) ROMEntry440</span><br/>
      <span class="sdescdet">ROM Entries register 440</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54EDC9E06BEF2A50" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e4</span> Register(32 bit) ROMEntry441</span><br/>
      <span class="sdescdet">ROM Entries register 441</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B3F450997621428" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e8</span> Register(32 bit) ROMEntry442</span><br/>
      <span class="sdescdet">ROM Entries register 442</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DE0B7C1594C5F277" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ec</span> Register(32 bit) ROMEntry443</span><br/>
      <span class="sdescdet">ROM Entries register 443</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3333EC7A10ABCDA2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f0</span> Register(32 bit) ROMEntry444</span><br/>
      <span class="sdescdet">ROM Entries register 444</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B38ACBC88035DC12" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f4</span> Register(32 bit) ROMEntry445</span><br/>
      <span class="sdescdet">ROM Entries register 445</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F8A66C07A054E47" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f8</span> Register(32 bit) ROMEntry446</span><br/>
      <span class="sdescdet">ROM Entries register 446</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D040BBB7D0A6172F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006fc</span> Register(32 bit) ROMEntry447</span><br/>
      <span class="sdescdet">ROM Entries register 447</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8006fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_47072E68DAE54E8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000700</span> Register(32 bit) ROMEntry448</span><br/>
      <span class="sdescdet">ROM Entries register 448</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800700</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C5DC03353449606D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000704</span> Register(32 bit) ROMEntry449</span><br/>
      <span class="sdescdet">ROM Entries register 449</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800704</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E08AD2E15DAEAF0D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000708</span> Register(32 bit) ROMEntry450</span><br/>
      <span class="sdescdet">ROM Entries register 450</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800708</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_494622EC6FCF6FE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000070c</span> Register(32 bit) ROMEntry451</span><br/>
      <span class="sdescdet">ROM Entries register 451</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80070c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_082483910FBE9DB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000710</span> Register(32 bit) ROMEntry452</span><br/>
      <span class="sdescdet">ROM Entries register 452</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800710</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C2F3D46983F1B552" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000714</span> Register(32 bit) ROMEntry453</span><br/>
      <span class="sdescdet">ROM Entries register 453</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800714</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_697CF97DAFE6CC28" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000718</span> Register(32 bit) ROMEntry454</span><br/>
      <span class="sdescdet">ROM Entries register 454</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800718</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF8D462E2249832E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000071c</span> Register(32 bit) ROMEntry455</span><br/>
      <span class="sdescdet">ROM Entries register 455</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80071c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BFDF10049D4F71F6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000720</span> Register(32 bit) ROMEntry456</span><br/>
      <span class="sdescdet">ROM Entries register 456</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800720</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E0377CB844E3C75" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000724</span> Register(32 bit) ROMEntry457</span><br/>
      <span class="sdescdet">ROM Entries register 457</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800724</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_35DBEFBBD8FD060F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000728</span> Register(32 bit) ROMEntry458</span><br/>
      <span class="sdescdet">ROM Entries register 458</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800728</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_070AF5FF84E4BB88" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000072c</span> Register(32 bit) ROMEntry459</span><br/>
      <span class="sdescdet">ROM Entries register 459</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80072c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_37EF671F756CB493" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000730</span> Register(32 bit) ROMEntry460</span><br/>
      <span class="sdescdet">ROM Entries register 460</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800730</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_00CF428FF84336A4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000734</span> Register(32 bit) ROMEntry461</span><br/>
      <span class="sdescdet">ROM Entries register 461</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800734</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB82D3200E53D88B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000738</span> Register(32 bit) ROMEntry462</span><br/>
      <span class="sdescdet">ROM Entries register 462</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800738</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2D5236E7EBB879E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000073c</span> Register(32 bit) ROMEntry463</span><br/>
      <span class="sdescdet">ROM Entries register 463</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80073c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A23155A57B58FB8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000740</span> Register(32 bit) ROMEntry464</span><br/>
      <span class="sdescdet">ROM Entries register 464</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800740</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A6537477DAC9859F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000744</span> Register(32 bit) ROMEntry465</span><br/>
      <span class="sdescdet">ROM Entries register 465</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800744</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2FC389DB239C85E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000748</span> Register(32 bit) ROMEntry466</span><br/>
      <span class="sdescdet">ROM Entries register 466</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800748</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2600BB3A3E0A6935" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000074c</span> Register(32 bit) ROMEntry467</span><br/>
      <span class="sdescdet">ROM Entries register 467</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80074c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1046B477E2F93009" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000750</span> Register(32 bit) ROMEntry468</span><br/>
      <span class="sdescdet">ROM Entries register 468</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800750</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9586D4F2ED2FED7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000754</span> Register(32 bit) ROMEntry469</span><br/>
      <span class="sdescdet">ROM Entries register 469</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800754</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_082236038C5A761B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000758</span> Register(32 bit) ROMEntry470</span><br/>
      <span class="sdescdet">ROM Entries register 470</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800758</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFBFECA9B8113127" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000075c</span> Register(32 bit) ROMEntry471</span><br/>
      <span class="sdescdet">ROM Entries register 471</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80075c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9606D8AC4DFA474F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000760</span> Register(32 bit) ROMEntry472</span><br/>
      <span class="sdescdet">ROM Entries register 472</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800760</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_90254E30621895EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000764</span> Register(32 bit) ROMEntry473</span><br/>
      <span class="sdescdet">ROM Entries register 473</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800764</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4086A5D36F221B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000768</span> Register(32 bit) ROMEntry474</span><br/>
      <span class="sdescdet">ROM Entries register 474</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800768</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B1CE796E100EA00" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000076c</span> Register(32 bit) ROMEntry475</span><br/>
      <span class="sdescdet">ROM Entries register 475</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80076c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D80D2E0FE65400C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000770</span> Register(32 bit) ROMEntry476</span><br/>
      <span class="sdescdet">ROM Entries register 476</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800770</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DA06AEDBA3774BD3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000774</span> Register(32 bit) ROMEntry477</span><br/>
      <span class="sdescdet">ROM Entries register 477</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800774</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D4F90C2313A634D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000778</span> Register(32 bit) ROMEntry478</span><br/>
      <span class="sdescdet">ROM Entries register 478</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800778</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_839383AD1BD09969" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000077c</span> Register(32 bit) ROMEntry479</span><br/>
      <span class="sdescdet">ROM Entries register 479</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80077c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0ED28740B039AC13" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000780</span> Register(32 bit) ROMEntry480</span><br/>
      <span class="sdescdet">ROM Entries register 480</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800780</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AC1D364ED2201523" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000784</span> Register(32 bit) ROMEntry481</span><br/>
      <span class="sdescdet">ROM Entries register 481</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800784</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DDF732AD0223276F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000788</span> Register(32 bit) ROMEntry482</span><br/>
      <span class="sdescdet">ROM Entries register 482</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800788</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FC71696211DC3383" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000078c</span> Register(32 bit) ROMEntry483</span><br/>
      <span class="sdescdet">ROM Entries register 483</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80078c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11C4275238AF5172" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000790</span> Register(32 bit) ROMEntry484</span><br/>
      <span class="sdescdet">ROM Entries register 484</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800790</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D8BFC5B4216B50C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000794</span> Register(32 bit) ROMEntry485</span><br/>
      <span class="sdescdet">ROM Entries register 485</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800794</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_648947F1EFEB0608" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000798</span> Register(32 bit) ROMEntry486</span><br/>
      <span class="sdescdet">ROM Entries register 486</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800798</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_45F0197F97E7AB39" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000079c</span> Register(32 bit) ROMEntry487</span><br/>
      <span class="sdescdet">ROM Entries register 487</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a80079c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65A59525EB261CF2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a0</span> Register(32 bit) ROMEntry488</span><br/>
      <span class="sdescdet">ROM Entries register 488</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4BF5F8EDB1E7F5B2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a4</span> Register(32 bit) ROMEntry489</span><br/>
      <span class="sdescdet">ROM Entries register 489</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2BCD32C07E06708A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a8</span> Register(32 bit) ROMEntry490</span><br/>
      <span class="sdescdet">ROM Entries register 490</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_94668D6B7D33DA7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007ac</span> Register(32 bit) ROMEntry491</span><br/>
      <span class="sdescdet">ROM Entries register 491</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DB2A4ABFA29C6D12" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b0</span> Register(32 bit) ROMEntry492</span><br/>
      <span class="sdescdet">ROM Entries register 492</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_388AE13779BB4644" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b4</span> Register(32 bit) ROMEntry493</span><br/>
      <span class="sdescdet">ROM Entries register 493</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_291BBDBCA67EBA0A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b8</span> Register(32 bit) ROMEntry494</span><br/>
      <span class="sdescdet">ROM Entries register 494</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA2342090F90EDE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007bc</span> Register(32 bit) ROMEntry495</span><br/>
      <span class="sdescdet">ROM Entries register 495</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4671BC0BCBA8A18D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c0</span> Register(32 bit) ROMEntry496</span><br/>
      <span class="sdescdet">ROM Entries register 496</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17EF9ABD0E150459" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c4</span> Register(32 bit) ROMEntry497</span><br/>
      <span class="sdescdet">ROM Entries register 497</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CEF3F822D36352CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c8</span> Register(32 bit) ROMEntry498</span><br/>
      <span class="sdescdet">ROM Entries register 498</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0303956475AB4054" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007cc</span> Register(32 bit) ROMEntry499</span><br/>
      <span class="sdescdet">ROM Entries register 499</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA8BD8B75869C00F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d0</span> Register(32 bit) ROMEntry500</span><br/>
      <span class="sdescdet">ROM Entries register 500</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CFBB3B0BEB5FF6B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d4</span> Register(32 bit) ROMEntry501</span><br/>
      <span class="sdescdet">ROM Entries register 501</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E89D41088D6796FA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d8</span> Register(32 bit) ROMEntry502</span><br/>
      <span class="sdescdet">ROM Entries register 502</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB69E34E8B06D0DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007dc</span> Register(32 bit) ROMEntry503</span><br/>
      <span class="sdescdet">ROM Entries register 503</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6E74A2C195A26DB4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e0</span> Register(32 bit) ROMEntry504</span><br/>
      <span class="sdescdet">ROM Entries register 504</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D88072A326C15476" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e4</span> Register(32 bit) ROMEntry505</span><br/>
      <span class="sdescdet">ROM Entries register 505</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_593B16AAF1D2538A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e8</span> Register(32 bit) ROMEntry506</span><br/>
      <span class="sdescdet">ROM Entries register 506</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59813803C4E9C8E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007ec</span> Register(32 bit) ROMEntry507</span><br/>
      <span class="sdescdet">ROM Entries register 507</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D089A5ADE1C26DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f0</span> Register(32 bit) ROMEntry508</span><br/>
      <span class="sdescdet">ROM Entries register 508</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D345CC213A5C81F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f4</span> Register(32 bit) ROMEntry509</span><br/>
      <span class="sdescdet">ROM Entries register 509</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D93C56ED03732A90" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f8</span> Register(32 bit) ROMEntry510</span><br/>
      <span class="sdescdet">ROM Entries register 510</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_188B1DD2E4F1782E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007fc</span> Register(32 bit) ROMEntry511</span><br/>
      <span class="sdescdet">ROM Entries register 511</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a8007fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3C137BDD02DAB85" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fb8</span> Register(32 bit) AUTHSTATUS</span><br/>
      <span class="sdescdet">Authentication Status Register</span><br/>
      <span class="ldescdet">Reports the current status of the authentication control signals.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fb8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">RES0_0</td>
        <td class="fldnorm" colspan="2">HNID</td>
        <td class="fldnorm" colspan="2">HID</td>
        <td class="fldnorm" colspan="2">SNID</td>
        <td class="fldnorm" colspan="2">SID</td>
        <td class="fldnorm" colspan="2">NSNID</td>
        <td class="fldnorm" colspan="2">NSID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5FBD8EFA333D7778" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fbc</span> Register(32 bit) DEVARCH</span><br/>
      <span class="sdescdet">Device Architecture Register</span><br/>
      <span class="ldescdet">Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fbc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x47700af7</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="11">ARCHITECT</td>
        <td class="fldnorm" colspan="1">PRESENT</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="16">ARCHID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHITECT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x23b, denoting Arm as architect of the component</span></p>
          <p><b>Reset: </b>hex:0x23b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 1, indicating that the DEVARCH register is present</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture ID. Returns 0x0af7, identifying ROM Table Architecture v0.</span></p>
          <p><b>Reset: </b>hex:0x0af7;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E19E369C706EA2A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fc8</span> Register(32 bit) DEVID</span><br/>
      <span class="sdescdet">Device Configuration Register</span><br/>
      <span class="ldescdet">This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fc8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RES0_1</td>
        <td class="fldnorm" colspan="1">PRR</td>
        <td class="fldnorm" colspan="1">SYSMEM</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="3">FORMAT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that power request functionality is included. Set by the GPR_PRESENT parameter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>GPR is not included (css600_apbrom)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>GPR is included (css600_apbrom_gpr)</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SYSMEM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether system memory is present on the bus. Set by the SYSMEM parameter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>System memory is not present and the bus is a dedicated debug bus</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Indicates that there is system memory on the bus</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORMAT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this is a 32-bit ROM table.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_356DB538CDE335AA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd0</span> Register(32 bit) PIDR4</span><br/>
      <span class="sdescdet">Peripheral Identification Register 4</span><br/>
      <span class="ldescdet">The PIDR4 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fd0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000000f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">SIZE</td>
        <td class="fldnorm" colspan="4">DES_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F62E89929039C2DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd4</span> Register(32 bit) PIDR5</span><br/>
      <span class="sdescdet">Peripheral Identification Register 5</span><br/>
      <span class="ldescdet">The PIDR5 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fd4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_639703889FA0F7B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd8</span> Register(32 bit) PIDR6</span><br/>
      <span class="sdescdet">Peripheral Identification Register 6</span><br/>
      <span class="ldescdet">The PIDR6 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fd8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61C27A8DDEA76056" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fdc</span> Register(32 bit) PIDR7</span><br/>
      <span class="sdescdet">Peripheral Identification Register 7</span><br/>
      <span class="ldescdet">The PIDR7 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fdc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9719149F601F082C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe0</span> Register(32 bit) PIDR0</span><br/>
      <span class="sdescdet">Peripheral Identification Register 0</span><br/>
      <span class="ldescdet">The PIDR0 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fe0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000016</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PART_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[7:0]. Set by the configuration inputs part_number[7:0]</span></p>
          <p><b>Reset: </b>hex:0x16;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B72F9B0319888C4E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe4</span> Register(32 bit) PIDR1</span><br/>
      <span class="sdescdet">Peripheral Identification Register 1</span><br/>
      <span class="ldescdet">The PIDR1 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fe4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">DES_0</td>
        <td class="fldnorm" colspan="4">PART_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[3:0]. Set by the configuration inputs jep106_id[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[11:8]. Set by the configuration inputs part_number[11:8].</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_097EA4971AD818FA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe8</span> Register(32 bit) PIDR2</span><br/>
      <span class="sdescdet">Peripheral Identification Register 2</span><br/>
      <span class="ldescdet">The PIDR2 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fe8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000078</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000f7</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td>1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="1">JEDEC</td>
        <td class="fldnorm" colspan="3">DES_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Revision. Set by the configuration inputs revision[3:0].</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1 - Always set. Indicates that a JEDEC assigned value is used.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[6:4]. Set by the configuration inputs jep106_id[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_884F495052CF3C76" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fec</span> Register(32 bit) PIDR3</span><br/>
      <span class="sdescdet">Peripheral Identification Register 3</span><br/>
      <span class="ldescdet">The PIDR3 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800fec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVAND</td>
        <td class="fldnorm" colspan="4">CMOD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVAND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMOD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8A8A96C25C345530" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff0</span> Register(32 bit) CIDR0</span><br/>
      <span class="sdescdet">Component Identification Register 0</span><br/>
      <span class="ldescdet">The CIDR0 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800ff0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000d</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0D.</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B96024D5DB24422" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff4</span> Register(32 bit) CIDR1</span><br/>
      <span class="sdescdet">Component Identification Register 1</span><br/>
      <span class="ldescdet">The CIDR1 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800ff4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">CLASS</td>
        <td class="fldnorm" colspan="4">PRMBL_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLASS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Component class. Returns 0x9, indicating this is a CoreSight component.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FA7EA892E144C09C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff8</span> Register(32 bit) CIDR2</span><br/>
      <span class="sdescdet">Component Identification Register 2</span><br/>
      <span class="ldescdet">The CIDR2 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800ff8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x05.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD2BA3BA1CE2B564" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ffc</span> Register(32 bit) CIDR3</span><br/>
      <span class="sdescdet">Component Identification Register 3</span><br/>
      <span class="ldescdet">The CIDR3 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a800ffc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000b1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0xB1.</span></p>
          <p><b>Reset: </b>hex:0xb1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs8_0_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
