#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: byte_controller.bit_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[16].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n345.in[1] (.names)                                                                            0.454     0.620
$abc$3685$new_n345.out[0] (.names)                                                                           0.235     0.855
$abc$3685$new_n369.in[1] (.names)                                                                            0.392     1.247
$abc$3685$new_n369.out[0] (.names)                                                                           0.261     1.508
$abc$3685$new_n367.in[1] (.names)                                                                            0.337     1.844
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     2.105
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16].in[5] (.names)                        0.438     2.543
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][16].out[0] (.names)                       0.261     2.804
byte_controller.bit_controller.c_state[16].D[0] (dffrn)                                                      0.647     3.452
data arrival time                                                                                                      3.452

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[16].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -3.452
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -3.475


#Path 2
Startpoint: byte_controller.bit_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[9].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n345.in[1] (.names)                                                                           0.454     0.620
$abc$3685$new_n345.out[0] (.names)                                                                          0.235     0.855
$abc$3685$new_n369.in[1] (.names)                                                                           0.392     1.247
$abc$3685$new_n369.out[0] (.names)                                                                          0.261     1.508
$abc$3685$new_n367.in[1] (.names)                                                                           0.337     1.844
$abc$3685$new_n367.out[0] (.names)                                                                          0.261     2.105
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][9].in[3] (.names)                        0.438     2.543
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][9].out[0] (.names)                       0.235     2.778
byte_controller.bit_controller.c_state[9].D[0] (dffrn)                                                      0.548     3.326
data arrival time                                                                                                     3.326

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[9].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -3.326
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.350


#Path 3
Startpoint: byte_controller.bit_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n345.in[1] (.names)                                                                           0.454     0.620
$abc$3685$new_n345.out[0] (.names)                                                                          0.235     0.855
$abc$3685$new_n369.in[1] (.names)                                                                           0.392     1.247
$abc$3685$new_n369.out[0] (.names)                                                                          0.261     1.508
$abc$3685$new_n367.in[1] (.names)                                                                           0.337     1.844
$abc$3685$new_n367.out[0] (.names)                                                                          0.261     2.105
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4].in[3] (.names)                        0.417     2.522
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][4].out[0] (.names)                       0.235     2.757
byte_controller.bit_controller.c_state[4].D[0] (dffrn)                                                      0.526     3.283
data arrival time                                                                                                     3.283

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -3.283
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.307


#Path 4
Startpoint: byte_controller.bit_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[7].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n346.in[3] (.names)                                                                           0.480     0.647
$abc$3685$new_n346.out[0] (.names)                                                                          0.235     0.882
$abc$3685$new_n375.in[2] (.names)                                                                           0.434     1.315
$abc$3685$new_n375.out[0] (.names)                                                                          0.235     1.550
$abc$3685$new_n386.in[3] (.names)                                                                           0.439     1.989
$abc$3685$new_n386.out[0] (.names)                                                                          0.235     2.224
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7].in[3] (.names)                        0.410     2.635
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][7].out[0] (.names)                       0.235     2.870
byte_controller.bit_controller.c_state[7].D[0] (dffrn)                                                      0.335     3.205
data arrival time                                                                                                     3.205

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[7].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -3.205
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -3.228


#Path 5
Startpoint: byte_controller.bit_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[12].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n345.in[1] (.names)                                                                            0.454     0.620
$abc$3685$new_n345.out[0] (.names)                                                                           0.235     0.855
$abc$3685$new_n369.in[1] (.names)                                                                            0.392     1.247
$abc$3685$new_n369.out[0] (.names)                                                                           0.261     1.508
$abc$3685$new_n367.in[1] (.names)                                                                            0.337     1.844
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     2.105
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12].in[3] (.names)                        0.438     2.543
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][12].out[0] (.names)                       0.235     2.778
byte_controller.bit_controller.c_state[12].D[0] (dffrn)                                                      0.335     3.113
data arrival time                                                                                                      3.113

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[12].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -3.113
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -3.137


#Path 6
Startpoint: byte_controller.bit_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[14].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n346.in[3] (.names)                                                                            0.480     0.647
$abc$3685$new_n346.out[0] (.names)                                                                           0.235     0.882
$abc$3685$new_n375.in[2] (.names)                                                                            0.434     1.315
$abc$3685$new_n375.out[0] (.names)                                                                           0.235     1.550
$abc$3685$new_n386.in[3] (.names)                                                                            0.439     1.989
$abc$3685$new_n386.out[0] (.names)                                                                           0.235     2.224
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][14].in[4] (.names)                        0.312     2.536
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][14].out[0] (.names)                       0.235     2.771
byte_controller.bit_controller.c_state[14].D[0] (dffrn)                                                      0.335     3.106
data arrival time                                                                                                      3.106

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[14].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -3.106
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -3.130


#Path 7
Startpoint: byte_controller.bit_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[15].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n346.in[3] (.names)                                                                            0.480     0.647
$abc$3685$new_n346.out[0] (.names)                                                                           0.235     0.882
$abc$3685$new_n375.in[2] (.names)                                                                            0.434     1.315
$abc$3685$new_n375.out[0] (.names)                                                                           0.235     1.550
$abc$3685$new_n386.in[3] (.names)                                                                            0.439     1.989
$abc$3685$new_n386.out[0] (.names)                                                                           0.235     2.224
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][15].in[3] (.names)                        0.100     2.324
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][15].out[0] (.names)                       0.235     2.559
byte_controller.bit_controller.c_state[15].D[0] (dffrn)                                                      0.547     3.106
data arrival time                                                                                                      3.106

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[15].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -3.106
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -3.130


#Path 8
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_en.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                   0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                             0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                     0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                      0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                     0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                      0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                     0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                      0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                     0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\clk_en[0:0].in[3] (.names)                        0.438     2.122
$abc$3685$flatten\byte_controller.\bit_controller.$0\clk_en[0:0].out[0] (.names)                       0.235     2.357
byte_controller.bit_controller.clk_en.D[0] (dffsn)                                                     0.656     3.014
data arrival time                                                                                                3.014

clock wb_clk_i (rise edge)                                                                             0.000     0.000
clock source latency                                                                                   0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                             0.000     0.000
byte_controller.bit_controller.clk_en.C[0] (dffsn)                                                     0.042     0.042
clock uncertainty                                                                                      0.000     0.042
cell setup time                                                                                       -0.066    -0.024
data required time                                                                                              -0.024
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                              -0.024
data arrival time                                                                                               -3.014
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -3.037


#Path 9
Startpoint: byte_controller.bit_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[10].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n345.in[1] (.names)                                                                            0.454     0.620
$abc$3685$new_n345.out[0] (.names)                                                                           0.235     0.855
$abc$3685$new_n369.in[1] (.names)                                                                            0.392     1.247
$abc$3685$new_n369.out[0] (.names)                                                                           0.261     1.508
$abc$3685$new_n367.in[1] (.names)                                                                            0.337     1.844
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     2.105
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][10].in[4] (.names)                        0.319     2.424
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][10].out[0] (.names)                       0.235     2.659
byte_controller.bit_controller.c_state[10].D[0] (dffrn)                                                      0.335     2.994
data arrival time                                                                                                      2.994

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[10].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -2.994
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -3.018


#Path 10
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                       0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                       0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1].in[4] (.names)                        0.611     2.296
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][1].out[0] (.names)                       0.261     2.557
byte_controller.bit_controller.cnt[1].D[0] (dffrn)                                                      0.335     2.892
data arrival time                                                                                                 2.892

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[1].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.892
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.916


#Path 11
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                       0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                       0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2].in[4] (.names)                        0.611     2.296
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][2].out[0] (.names)                       0.261     2.557
byte_controller.bit_controller.cnt[2].D[0] (dffrn)                                                      0.335     2.892
data arrival time                                                                                                 2.892

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[2].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.892
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.916


#Path 12
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                       0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                       0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3].in[4] (.names)                        0.611     2.296
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][3].out[0] (.names)                       0.261     2.557
byte_controller.bit_controller.cnt[3].D[0] (dffrn)                                                      0.335     2.892
data arrival time                                                                                                 2.892

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[3].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.892
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.916


#Path 13
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                       0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                       0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4].in[4] (.names)                        0.611     2.296
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][4].out[0] (.names)                       0.261     2.557
byte_controller.bit_controller.cnt[4].D[0] (dffrn)                                                      0.335     2.892
data arrival time                                                                                                 2.892

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[4].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.892
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.916


#Path 14
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                       0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                       0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5].in[4] (.names)                        0.611     2.296
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][5].out[0] (.names)                       0.261     2.557
byte_controller.bit_controller.cnt[5].D[0] (dffrn)                                                      0.335     2.892
data arrival time                                                                                                 2.892

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.892
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.916


#Path 15
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                       0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                       0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0].in[4] (.names)                        0.611     2.296
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][0].out[0] (.names)                       0.261     2.557
byte_controller.bit_controller.cnt[0].D[0] (dffrn)                                                      0.335     2.892
data arrival time                                                                                                 2.892

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[0].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.892
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.916


#Path 16
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3685$new_n501.in[1] (.names)                                                          0.354     0.520
$abc$3685$new_n501.out[0] (.names)                                                         0.235     0.755
$abc$3685$new_n525.in[0] (.names)                                                          0.436     1.191
$abc$3685$new_n525.out[0] (.names)                                                         0.235     1.426
$abc$3685$flatten\byte_controller.$0\c_state[4:0][1].in[5] (.names)                        0.556     1.982
$abc$3685$flatten\byte_controller.$0\c_state[4:0][1].out[0] (.names)                       0.261     2.243
byte_controller.c_state[1].D[0] (dffrn)                                                    0.648     2.890
data arrival time                                                                                    2.890

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[1].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.890
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.914


#Path 17
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3685$new_n501.in[1] (.names)                                                          0.354     0.520
$abc$3685$new_n501.out[0] (.names)                                                         0.235     0.755
$abc$3685$new_n525.in[0] (.names)                                                          0.436     1.191
$abc$3685$new_n525.out[0] (.names)                                                         0.235     1.426
$abc$3685$new_n532.in[1] (.names)                                                          0.554     1.979
$abc$3685$new_n532.out[0] (.names)                                                         0.235     2.214
$abc$3685$flatten\byte_controller.$0\c_state[4:0][4].in[3] (.names)                        0.100     2.314
$abc$3685$flatten\byte_controller.$0\c_state[4:0][4].out[0] (.names)                       0.235     2.549
byte_controller.c_state[4].D[0] (dffrn)                                                    0.335     2.884
data arrival time                                                                                    2.884

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[4].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.884
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.908


#Path 18
Startpoint: byte_controller.bit_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n346.in[3] (.names)                                                                           0.480     0.647
$abc$3685$new_n346.out[0] (.names)                                                                          0.235     0.882
$abc$3685$new_n358.in[0] (.names)                                                                           0.372     1.253
$abc$3685$new_n358.out[0] (.names)                                                                          0.235     1.488
$abc$3685$new_n389.in[2] (.names)                                                                           0.425     1.913
$abc$3685$new_n389.out[0] (.names)                                                                          0.261     2.174
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][5].in[1] (.names)                        0.100     2.274
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][5].out[0] (.names)                       0.235     2.509
byte_controller.bit_controller.c_state[5].D[0] (dffrn)                                                      0.335     2.844
data arrival time                                                                                                     2.844

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[5].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.844
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.868


#Path 19
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                     0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3685$new_n501.in[1] (.names)                                                           0.354     0.520
$abc$3685$new_n501.out[0] (.names)                                                          0.235     0.755
$abc$3685$new_n500.in[1] (.names)                                                           0.436     1.191
$abc$3685$new_n500.out[0] (.names)                                                          0.235     1.426
$abc$3685$new_n511.in[1] (.names)                                                           0.483     1.909
$abc$3685$new_n511.out[0] (.names)                                                          0.261     2.170
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][2].in[1] (.names)                        0.410     2.580
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][2].out[0] (.names)                       0.261     2.841
byte_controller.bit_controller.cmd[2].D[0] (dffrn)                                          0.000     2.841
data arrival time                                                                                     2.841

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[2].C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -2.841
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.865


#Path 20
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[10].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                             0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                            0.235     0.841
$abc$3685$new_n283.in[1] (.names)                                             0.436     1.277
$abc$3685$new_n283.out[0] (.names)                                            0.235     1.512
$0\prer[15:0][10].in[0] (.names)                                              0.414     1.926
$0\prer[15:0][10].out[0] (.names)                                             0.235     2.161
byte_controller.bit_controller.clk_cnt[10].D[0] (dffsn)                       0.677     2.838
data arrival time                                                                       2.838

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[10].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.838
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.861


#Path 21
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[14].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                             0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                            0.235     0.841
$abc$3685$new_n283.in[1] (.names)                                             0.436     1.277
$abc$3685$new_n283.out[0] (.names)                                            0.235     1.512
$0\prer[15:0][14].in[0] (.names)                                              0.414     1.926
$0\prer[15:0][14].out[0] (.names)                                             0.235     2.161
byte_controller.bit_controller.clk_cnt[14].D[0] (dffsn)                       0.671     2.831
data arrival time                                                                       2.831

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[14].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.831
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.855


#Path 22
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3685$new_n501.in[1] (.names)                                                          0.354     0.520
$abc$3685$new_n501.out[0] (.names)                                                         0.235     0.755
$abc$3685$new_n500.in[1] (.names)                                                          0.436     1.191
$abc$3685$new_n500.out[0] (.names)                                                         0.235     1.426
$abc$3685$flatten\byte_controller.$0\c_state[4:0][0].in[2] (.names)                        0.436     1.862
$abc$3685$flatten\byte_controller.$0\c_state[4:0][0].out[0] (.names)                       0.261     2.123
byte_controller.c_state[0].D[0] (dffrn)                                                    0.689     2.811
data arrival time                                                                                    2.811

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[0].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.811
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.835


#Path 23
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[10].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                        0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                        0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                        0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                       0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10].in[4] (.names)                        0.339     2.024
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][10].out[0] (.names)                       0.261     2.285
byte_controller.bit_controller.cnt[10].D[0] (dffrn)                                                      0.524     2.809
data arrival time                                                                                                  2.809

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[10].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.809
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.833


#Path 24
Startpoint: byte_controller.bit_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[13].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n345.in[1] (.names)                                                                            0.454     0.620
$abc$3685$new_n345.out[0] (.names)                                                                           0.235     0.855
$abc$3685$new_n369.in[1] (.names)                                                                            0.392     1.247
$abc$3685$new_n369.out[0] (.names)                                                                           0.261     1.508
$abc$3685$new_n367.in[1] (.names)                                                                            0.337     1.844
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     2.105
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][13].in[3] (.names)                        0.438     2.543
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][13].out[0] (.names)                       0.235     2.778
byte_controller.bit_controller.c_state[13].D[0] (dffrn)                                                      0.000     2.778
data arrival time                                                                                                      2.778

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[13].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -2.778
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.802


#Path 25
Startpoint: byte_controller.bit_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n346.in[3] (.names)                                                                           0.480     0.647
$abc$3685$new_n346.out[0] (.names)                                                                          0.235     0.882
$abc$3685$new_n361.in[1] (.names)                                                                           0.372     1.253
$abc$3685$new_n361.out[0] (.names)                                                                          0.235     1.488
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2].in[4] (.names)                        0.466     1.954
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][2].out[0] (.names)                       0.235     2.189
byte_controller.bit_controller.c_state[2].D[0] (dffrn)                                                      0.572     2.761
data arrival time                                                                                                     2.761

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[2].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.761
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.785


#Path 26
Startpoint: byte_controller.bit_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n346.in[3] (.names)                                                                           0.480     0.647
$abc$3685$new_n346.out[0] (.names)                                                                          0.235     0.882
$abc$3685$new_n358.in[0] (.names)                                                                           0.372     1.253
$abc$3685$new_n358.out[0] (.names)                                                                          0.235     1.488
$abc$3685$new_n378.in[1] (.names)                                                                           0.318     1.806
$abc$3685$new_n378.out[0] (.names)                                                                          0.235     2.041
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0].in[5] (.names)                        0.100     2.141
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][0].out[0] (.names)                       0.261     2.402
byte_controller.bit_controller.c_state[0].D[0] (dffrn)                                                      0.335     2.737
data arrival time                                                                                                     2.737

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[0].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.737
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.761


#Path 27
Startpoint: byte_controller.dcnt[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.dcnt[1].C[0] (dffrn)                                                        0.042     0.042
byte_controller.dcnt[1].Q[0] (dffrn) [clock-to-output]                                      0.124     0.166
$abc$3685$new_n514.in[1] (.names)                                                           0.456     0.622
$abc$3685$new_n514.out[0] (.names)                                                          0.235     0.857
$abc$3685$new_n521.in[4] (.names)                                                           0.532     1.389
$abc$3685$new_n521.out[0] (.names)                                                          0.235     1.624
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][3].in[3] (.names)                        0.483     2.108
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][3].out[0] (.names)                       0.235     2.343
byte_controller.bit_controller.cmd[3].D[0] (dffrn)                                          0.335     2.678
data arrival time                                                                                     2.678

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[3].C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -2.678
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.701


#Path 28
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[2].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n292.in[0] (.names)                                            0.100     0.941
$abc$3685$new_n292.out[0] (.names)                                           0.235     1.176
$0\prer[15:0][2].in[0] (.names)                                              0.434     1.610
$0\prer[15:0][2].out[0] (.names)                                             0.235     1.845
byte_controller.bit_controller.clk_cnt[2].D[0] (dffsn)                       0.818     2.663
data arrival time                                                                      2.663

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[2].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.663
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.686


#Path 29
Startpoint: byte_controller.bit_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[8].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n345.in[1] (.names)                                                                           0.454     0.620
$abc$3685$new_n345.out[0] (.names)                                                                          0.235     0.855
$abc$3685$new_n369.in[1] (.names)                                                                           0.392     1.247
$abc$3685$new_n369.out[0] (.names)                                                                          0.261     1.508
$abc$3685$new_n367.in[1] (.names)                                                                           0.337     1.844
$abc$3685$new_n367.out[0] (.names)                                                                          0.261     2.105
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][8].in[4] (.names)                        0.319     2.424
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][8].out[0] (.names)                       0.235     2.659
byte_controller.bit_controller.c_state[8].D[0] (dffrn)                                                      0.000     2.659
data arrival time                                                                                                     2.659

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[8].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.659
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.683


#Path 30
Startpoint: byte_controller.bit_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.sda_chk.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                  0.042     0.042
byte_controller.bit_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                                0.124     0.166
$abc$3685$new_n345.in[1] (.names)                                                                       0.454     0.620
$abc$3685$new_n345.out[0] (.names)                                                                      0.235     0.855
$abc$3685$new_n369.in[1] (.names)                                                                       0.392     1.247
$abc$3685$new_n369.out[0] (.names)                                                                      0.261     1.508
$abc$3685$new_n367.in[1] (.names)                                                                       0.337     1.844
$abc$3685$new_n367.out[0] (.names)                                                                      0.261     2.105
$abc$3685$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0].in[4] (.names)                        0.319     2.424
$abc$3685$flatten\byte_controller.\bit_controller.$0\sda_chk[0:0].out[0] (.names)                       0.235     2.659
byte_controller.bit_controller.sda_chk.D[0] (dffrn)                                                     0.000     2.659
data arrival time                                                                                                 2.659

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.sda_chk.C[0] (dffrn)                                                     0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.659
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.683


#Path 31
Startpoint: byte_controller.bit_controller.c_state[1].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[11].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.c_state[1].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n345.in[1] (.names)                                                                            0.454     0.620
$abc$3685$new_n345.out[0] (.names)                                                                           0.235     0.855
$abc$3685$new_n369.in[1] (.names)                                                                            0.392     1.247
$abc$3685$new_n369.out[0] (.names)                                                                           0.261     1.508
$abc$3685$new_n367.in[1] (.names)                                                                            0.337     1.844
$abc$3685$new_n367.out[0] (.names)                                                                           0.261     2.105
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11].in[2] (.names)                        0.319     2.424
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][11].out[0] (.names)                       0.235     2.659
byte_controller.bit_controller.c_state[11].D[0] (dffrn)                                                      0.000     2.659
data arrival time                                                                                                      2.659

clock wb_clk_i (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                   0.000     0.000
byte_controller.bit_controller.c_state[11].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                            0.000     0.042
cell setup time                                                                                             -0.066    -0.024
data required time                                                                                                    -0.024
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.024
data arrival time                                                                                                     -2.659
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -2.683


#Path 32
Startpoint: byte_controller.bit_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : sda_padoen_o.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                  0.042     0.042
byte_controller.bit_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                0.124     0.166
$abc$3685$new_n346.in[3] (.names)                                                                       0.480     0.647
$abc$3685$new_n346.out[0] (.names)                                                                      0.235     0.882
$abc$3685$new_n407.in[3] (.names)                                                                       0.436     1.318
$abc$3685$new_n407.out[0] (.names)                                                                      0.261     1.579
$abc$3685$new_n415.in[0] (.names)                                                                       0.100     1.679
$abc$3685$new_n415.out[0] (.names)                                                                      0.261     1.940
$abc$3685$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0].in[1] (.names)                        0.433     2.372
$abc$3685$flatten\byte_controller.\bit_controller.$0\sda_oen[0:0].out[0] (.names)                       0.261     2.633
sda_padoen_o.D[0] (dffsn)                                                                               0.000     2.633
data arrival time                                                                                                 2.633

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
sda_padoen_o.C[0] (dffsn)                                                                               0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.633
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.657


#Path 33
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[11].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                             0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                            0.235     0.841
$abc$3685$new_n283.in[1] (.names)                                             0.436     1.277
$abc$3685$new_n283.out[0] (.names)                                            0.235     1.512
$0\prer[15:0][11].in[0] (.names)                                              0.548     2.060
$0\prer[15:0][11].out[0] (.names)                                             0.235     2.295
byte_controller.bit_controller.clk_cnt[11].D[0] (dffsn)                       0.335     2.630
data arrival time                                                                       2.630

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[11].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.630
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.653


#Path 34
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[9].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                       0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                       0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9].in[4] (.names)                        0.339     2.024
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][9].out[0] (.names)                       0.261     2.285
byte_controller.bit_controller.cnt[9].D[0] (dffrn)                                                      0.335     2.620
data arrival time                                                                                                 2.620

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[9].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.620
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.643


#Path 35
Startpoint: byte_controller.bit_controller.c_state[16].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : scl_padoen_o.D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[16].C[0] (dffrn)                                                 0.042     0.042
byte_controller.bit_controller.c_state[16].Q[0] (dffrn) [clock-to-output]                               0.124     0.166
$abc$3685$new_n350.in[3] (.names)                                                                       0.488     0.654
$abc$3685$new_n350.out[0] (.names)                                                                      0.235     0.889
$abc$3685$new_n362.in[0] (.names)                                                                       0.437     1.326
$abc$3685$new_n362.out[0] (.names)                                                                      0.235     1.561
$abc$3685$new_n422.in[1] (.names)                                                                       0.436     1.997
$abc$3685$new_n422.out[0] (.names)                                                                      0.235     2.232
$abc$3685$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0].in[5] (.names)                        0.100     2.332
$abc$3685$flatten\byte_controller.\bit_controller.$0\scl_oen[0:0].out[0] (.names)                       0.261     2.593
scl_padoen_o.D[0] (dffsn)                                                                               0.000     2.593
data arrival time                                                                                                 2.593

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
scl_padoen_o.C[0] (dffsn)                                                                               0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.593
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.616


#Path 36
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3685$new_n501.in[1] (.names)                                                          0.354     0.520
$abc$3685$new_n501.out[0] (.names)                                                         0.235     0.755
$abc$3685$new_n525.in[0] (.names)                                                          0.436     1.191
$abc$3685$new_n525.out[0] (.names)                                                         0.235     1.426
$abc$3685$new_n528.in[3] (.names)                                                          0.554     1.979
$abc$3685$new_n528.out[0] (.names)                                                         0.261     2.240
$abc$3685$flatten\byte_controller.$0\c_state[4:0][2].in[1] (.names)                        0.100     2.340
$abc$3685$flatten\byte_controller.$0\c_state[4:0][2].out[0] (.names)                       0.235     2.575
byte_controller.c_state[2].D[0] (dffrn)                                                    0.000     2.575
data arrival time                                                                                    2.575

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[2].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.575
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.599


#Path 37
Startpoint: byte_controller.bit_controller.c_state[9].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[9].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.c_state[9].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n353.in[0] (.names)                                                                           0.393     0.559
$abc$3685$new_n353.out[0] (.names)                                                                          0.261     0.820
$abc$3685$new_n391.in[2] (.names)                                                                           0.447     1.267
$abc$3685$new_n391.out[0] (.names)                                                                          0.235     1.502
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6].in[1] (.names)                        0.314     1.816
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][6].out[0] (.names)                       0.235     2.051
byte_controller.bit_controller.c_state[6].D[0] (dffrn)                                                      0.524     2.575
data arrival time                                                                                                     2.575

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[6].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.575
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.599


#Path 38
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[15].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                             0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                            0.235     0.841
$abc$3685$new_n283.in[1] (.names)                                             0.436     1.277
$abc$3685$new_n283.out[0] (.names)                                            0.235     1.512
$0\prer[15:0][15].in[0] (.names)                                              0.480     1.992
$0\prer[15:0][15].out[0] (.names)                                             0.235     2.227
byte_controller.bit_controller.clk_cnt[15].D[0] (dffsn)                       0.335     2.562
data arrival time                                                                       2.562

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[15].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.562
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.585


#Path 39
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[7].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n310.in[1] (.names)                                0.100     0.941
$abc$3685$new_n310.out[0] (.names)                               0.235     1.176
$0\txr[7:0][7].in[0] (.names)                                    0.339     1.515
$0\txr[7:0][7].out[0] (.names)                                   0.235     1.750
byte_controller.din[7].D[0] (dffrn)                              0.786     2.536
data arrival time                                                          2.536

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[7].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.536
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.559


#Path 40
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n310.in[1] (.names)                                0.100     0.941
$abc$3685$new_n310.out[0] (.names)                               0.235     1.176
$0\txr[7:0][6].in[0] (.names)                                    0.434     1.610
$0\txr[7:0][6].out[0] (.names)                                   0.235     1.845
byte_controller.din[6].D[0] (dffrn)                              0.679     2.524
data arrival time                                                          2.524

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[6].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.524
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.547


#Path 41
Startpoint: byte_controller.bit_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.al.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                             0.042     0.042
byte_controller.bit_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                           0.124     0.166
$abc$3685$new_n346.in[3] (.names)                                                                  0.480     0.647
$abc$3685$new_n346.out[0] (.names)                                                                 0.235     0.882
$abc$3685$new_n358.in[0] (.names)                                                                  0.372     1.253
$abc$3685$new_n358.out[0] (.names)                                                                 0.235     1.488
$abc$3685$new_n426.in[2] (.names)                                                                  0.439     1.927
$abc$3685$new_n426.out[0] (.names)                                                                 0.235     2.162
$abc$3685$flatten\byte_controller.\bit_controller.$0\al[0:0].in[1] (.names)                        0.100     2.262
$abc$3685$flatten\byte_controller.\bit_controller.$0\al[0:0].out[0] (.names)                       0.235     2.497
byte_controller.bit_controller.al.D[0] (dffrn)                                                     0.000     2.497
data arrival time                                                                                            2.497

clock wb_clk_i (rise edge)                                                                         0.000     0.000
clock source latency                                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                         0.000     0.000
byte_controller.bit_controller.al.C[0] (dffrn)                                                     0.042     0.042
clock uncertainty                                                                                  0.000     0.042
cell setup time                                                                                   -0.066    -0.024
data required time                                                                                          -0.024
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.024
data arrival time                                                                                           -2.497
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -2.521


#Path 42
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[9].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n283.in[1] (.names)                                            0.436     1.277
$abc$3685$new_n283.out[0] (.names)                                           0.235     1.512
$0\prer[15:0][9].in[0] (.names)                                              0.414     1.926
$0\prer[15:0][9].out[0] (.names)                                             0.235     2.161
byte_controller.bit_controller.clk_cnt[9].D[0] (dffsn)                       0.335     2.496
data arrival time                                                                      2.496

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[9].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.496
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.519


#Path 43
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                     0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3685$new_n501.in[1] (.names)                                                           0.354     0.520
$abc$3685$new_n501.out[0] (.names)                                                          0.235     0.755
$abc$3685$new_n500.in[1] (.names)                                                           0.436     1.191
$abc$3685$new_n500.out[0] (.names)                                                          0.235     1.426
$abc$3685$new_n508.in[0] (.names)                                                           0.436     1.862
$abc$3685$new_n508.out[0] (.names)                                                          0.261     2.123
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][1].in[1] (.names)                        0.100     2.223
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][1].out[0] (.names)                       0.261     2.484
byte_controller.bit_controller.cmd[1].D[0] (dffrn)                                          0.000     2.484
data arrival time                                                                                     2.484

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[1].C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -2.484
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.507


#Path 44
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[15].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                        0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                        0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                        0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                       0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15].in[5] (.names)                        0.483     2.168
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][15].out[0] (.names)                       0.261     2.429
byte_controller.bit_controller.cnt[15].D[0] (dffrn)                                                      0.000     2.429
data arrival time                                                                                                  2.429

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[15].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.429
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.453


#Path 45
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n301.in[1] (.names)                                0.100     0.941
$abc$3685$new_n301.out[0] (.names)                               0.235     1.176
$0\ctr[7:0][0].in[0] (.names)                                    0.680     1.856
$0\ctr[7:0][0].out[0] (.names)                                   0.235     2.091
ctr[0].D[0] (dffrn)                                              0.335     2.426
data arrival time                                                          2.426

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[0].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.426
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.449


#Path 46
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n301.in[1] (.names)                                0.100     0.941
$abc$3685$new_n301.out[0] (.names)                               0.235     1.176
$0\ctr[7:0][2].in[0] (.names)                                    0.672     1.848
$0\ctr[7:0][2].out[0] (.names)                                   0.235     2.083
ctr[2].D[0] (dffrn)                                              0.335     2.418
data arrival time                                                          2.418

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[2].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.418
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.441


#Path 47
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.ena.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
input external delay                                                  0.000     0.000
wb_cyc_i.inpad[0] (.input)                                            0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                     0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                    0.235     0.841
$abc$3685$new_n301.in[1] (.names)                                     0.100     0.941
$abc$3685$new_n301.out[0] (.names)                                    0.235     1.176
$0\ctr[7:0][7].in[0] (.names)                                         0.436     1.612
$0\ctr[7:0][7].out[0] (.names)                                        0.235     1.847
byte_controller.bit_controller.ena.D[0] (dffrn)                       0.547     2.393
data arrival time                                                               2.393

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -2.393
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -2.417


#Path 48
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[0].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n292.in[0] (.names)                                            0.100     0.941
$abc$3685$new_n292.out[0] (.names)                                           0.235     1.176
$0\prer[15:0][0].in[0] (.names)                                              0.632     1.808
$0\prer[15:0][0].out[0] (.names)                                             0.235     2.043
byte_controller.bit_controller.clk_cnt[0].D[0] (dffsn)                       0.335     2.378
data arrival time                                                                      2.378

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[0].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.378
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.402


#Path 49
Startpoint: byte_controller.bit_controller.c_state[4].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd_ack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.c_state[4].C[0] (dffrn)                                                  0.042     0.042
byte_controller.bit_controller.c_state[4].Q[0] (dffrn) [clock-to-output]                                0.124     0.166
$abc$3685$new_n346.in[3] (.names)                                                                       0.480     0.647
$abc$3685$new_n346.out[0] (.names)                                                                      0.235     0.882
$abc$3685$new_n348.in[4] (.names)                                                                       0.434     1.315
$abc$3685$new_n348.out[0] (.names)                                                                      0.261     1.576
$abc$3685$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0].in[4] (.names)                        0.480     2.057
$abc$3685$flatten\byte_controller.\bit_controller.$0\cmd_ack[0:0].out[0] (.names)                       0.235     2.292
byte_controller.bit_controller.cmd_ack.D[0] (dffrn)                                                     0.000     2.292
data arrival time                                                                                                 2.292

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cmd_ack.C[0] (dffrn)                                                     0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.292
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.315


#Path 50
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[7].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                       0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                      0.261     1.350
$abc$3685$new_n436.in[0] (.names)                                                                       0.100     1.450
$abc$3685$new_n436.out[0] (.names)                                                                      0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7].in[4] (.names)                        0.339     2.024
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][7].out[0] (.names)                       0.261     2.285
byte_controller.bit_controller.cnt[7].D[0] (dffrn)                                                      0.000     2.285
data arrival time                                                                                                 2.285

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[7].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.285
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.308


#Path 51
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n301.in[1] (.names)                                0.100     0.941
$abc$3685$new_n301.out[0] (.names)                               0.235     1.176
$0\ctr[7:0][1].in[0] (.names)                                    0.511     1.688
$0\ctr[7:0][1].out[0] (.names)                                   0.235     1.923
ctr[1].D[0] (dffrn)                                              0.335     2.258
data arrival time                                                          2.258

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[1].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.258
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.281


#Path 52
Startpoint: byte_controller.bit_controller.c_state[16].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[16].C[0] (dffrn)                                                     0.042     0.042
byte_controller.bit_controller.c_state[16].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3685$new_n350.in[3] (.names)                                                                           0.488     0.654
$abc$3685$new_n350.out[0] (.names)                                                                          0.235     0.889
$abc$3685$new_n362.in[0] (.names)                                                                           0.437     1.326
$abc$3685$new_n362.out[0] (.names)                                                                          0.235     1.561
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3].in[3] (.names)                        0.434     1.995
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][3].out[0] (.names)                       0.235     2.230
byte_controller.bit_controller.c_state[3].D[0] (dffrn)                                                      0.000     2.230
data arrival time                                                                                                     2.230

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[3].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.230
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.253


#Path 53
Startpoint: byte_controller.bit_controller.c_state[15].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.c_state[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[15].C[0] (dffrn)                                                     0.042     0.042
byte_controller.bit_controller.c_state[15].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3685$new_n354.in[2] (.names)                                                                           0.309     0.476
$abc$3685$new_n354.out[0] (.names)                                                                          0.261     0.737
$abc$3685$new_n380.in[0] (.names)                                                                           0.314     1.050
$abc$3685$new_n380.out[0] (.names)                                                                          0.235     1.285
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1].in[2] (.names)                        0.100     1.385
$abc$3685$flatten\byte_controller.\bit_controller.$0\c_state[16:0][1].out[0] (.names)                       0.235     1.620
byte_controller.bit_controller.c_state[1].D[0] (dffrn)                                                      0.601     2.222
data arrival time                                                                                                     2.222

clock wb_clk_i (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                                  0.000     0.000
byte_controller.bit_controller.c_state[1].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                           0.000     0.042
cell setup time                                                                                            -0.066    -0.024
data required time                                                                                                   -0.024
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.024
data arrival time                                                                                                    -2.222
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -2.245


#Path 54
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n310.in[1] (.names)                                0.100     0.941
$abc$3685$new_n310.out[0] (.names)                               0.235     1.176
$0\txr[7:0][5].in[0] (.names)                                    0.438     1.614
$0\txr[7:0][5].out[0] (.names)                                   0.235     1.849
byte_controller.din[5].D[0] (dffrn)                              0.335     2.184
data arrival time                                                          2.184

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[5].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.184
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.207


#Path 55
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[5].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n292.in[0] (.names)                                            0.100     0.941
$abc$3685$new_n292.out[0] (.names)                                           0.235     1.176
$0\prer[15:0][5].in[0] (.names)                                              0.438     1.614
$0\prer[15:0][5].out[0] (.names)                                             0.235     1.849
byte_controller.bit_controller.clk_cnt[5].D[0] (dffsn)                       0.335     2.184
data arrival time                                                                      2.184

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[5].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.184
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.207


#Path 56
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n310.in[1] (.names)                                0.100     0.941
$abc$3685$new_n310.out[0] (.names)                               0.235     1.176
$0\txr[7:0][1].in[0] (.names)                                    0.438     1.614
$0\txr[7:0][1].out[0] (.names)                                   0.235     1.849
byte_controller.din[1].D[0] (dffrn)                              0.335     2.184
data arrival time                                                          2.184

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[1].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.184
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.207


#Path 57
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[13].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                             0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                            0.235     0.841
$abc$3685$new_n283.in[1] (.names)                                             0.436     1.277
$abc$3685$new_n283.out[0] (.names)                                            0.235     1.512
$0\prer[15:0][13].in[0] (.names)                                              0.100     1.612
$0\prer[15:0][13].out[0] (.names)                                             0.235     1.847
byte_controller.bit_controller.clk_cnt[13].D[0] (dffsn)                       0.335     2.182
data arrival time                                                                       2.182

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[13].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.182
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.205


#Path 58
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n310.in[1] (.names)                                0.100     0.941
$abc$3685$new_n310.out[0] (.names)                               0.235     1.176
$0\txr[7:0][4].in[0] (.names)                                    0.434     1.610
$0\txr[7:0][4].out[0] (.names)                                   0.235     1.845
byte_controller.din[4].D[0] (dffrn)                              0.335     2.180
data arrival time                                                          2.180

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[4].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.203


#Path 59
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[4].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n292.in[0] (.names)                                            0.100     0.941
$abc$3685$new_n292.out[0] (.names)                                           0.235     1.176
$0\prer[15:0][4].in[0] (.names)                                              0.434     1.610
$0\prer[15:0][4].out[0] (.names)                                             0.235     1.845
byte_controller.bit_controller.clk_cnt[4].D[0] (dffsn)                       0.335     2.180
data arrival time                                                                      2.180

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[4].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.180
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.203


#Path 60
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[5].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n301.in[1] (.names)                                0.100     0.941
$abc$3685$new_n301.out[0] (.names)                               0.235     1.176
$0\ctr[7:0][5].in[0] (.names)                                    0.434     1.610
$0\ctr[7:0][5].out[0] (.names)                                   0.235     1.845
ctr[5].D[0] (dffrn)                                              0.335     2.180
data arrival time                                                          2.180

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[5].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.203


#Path 61
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[8].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n283.in[1] (.names)                                            0.436     1.277
$abc$3685$new_n283.out[0] (.names)                                           0.235     1.512
$0\prer[15:0][8].in[0] (.names)                                              0.414     1.926
$0\prer[15:0][8].out[0] (.names)                                             0.235     2.161
byte_controller.bit_controller.clk_cnt[8].D[0] (dffsn)                       0.000     2.161
data arrival time                                                                      2.161

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[8].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.161
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.184


#Path 62
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[8].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n464.in[1] (.names)                                                                       0.617     1.164
$abc$3685$new_n464.out[0] (.names)                                                                      0.235     1.399
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8].in[3] (.names)                        0.496     1.895
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][8].out[0] (.names)                       0.261     2.156
byte_controller.bit_controller.cnt[8].D[0] (dffrn)                                                      0.000     2.156
data arrival time                                                                                                 2.156

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[8].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.156
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.179


#Path 63
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.ld.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                         0.000     0.000
clock source latency                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                         0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                            0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                          0.124     0.166
$abc$3685$new_n501.in[1] (.names)                                                  0.354     0.520
$abc$3685$new_n501.out[0] (.names)                                                 0.235     0.755
$abc$3685$new_n500.in[1] (.names)                                                  0.436     1.191
$abc$3685$new_n500.out[0] (.names)                                                 0.235     1.426
$abc$3685$flatten\byte_controller.$0\ld[0:0].in[1] (.names)                        0.483     1.909
$abc$3685$flatten\byte_controller.$0\ld[0:0].out[0] (.names)                       0.235     2.144
byte_controller.ld.D[0] (dffrn)                                                    0.000     2.144
data arrival time                                                                            2.144

clock wb_clk_i (rise edge)                                                         0.000     0.000
clock source latency                                                               0.000     0.000
wb_clk_i.inpad[0] (.input)                                                         0.000     0.000
byte_controller.ld.C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                  0.000     0.042
cell setup time                                                                   -0.066    -0.024
data required time                                                                          -0.024
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.024
data arrival time                                                                           -2.144
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -2.168


#Path 64
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.c_state[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                  0.124     0.166
$abc$3685$new_n498.in[0] (.names)                                                          0.354     0.520
$abc$3685$new_n498.out[0] (.names)                                                         0.235     0.755
$abc$3685$new_n497.in[1] (.names)                                                          0.100     0.855
$abc$3685$new_n497.out[0] (.names)                                                         0.235     1.090
$abc$3685$new_n530.in[2] (.names)                                                          0.416     1.506
$abc$3685$new_n530.out[0] (.names)                                                         0.261     1.767
$abc$3685$flatten\byte_controller.$0\c_state[4:0][3].in[1] (.names)                        0.100     1.867
$abc$3685$flatten\byte_controller.$0\c_state[4:0][3].out[0] (.names)                       0.235     2.102
byte_controller.c_state[3].D[0] (dffrn)                                                    0.000     2.102
data arrival time                                                                                    2.102

clock wb_clk_i (rise edge)                                                                 0.000     0.000
clock source latency                                                                       0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                 0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.102
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.126


#Path 65
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ien.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n301.in[1] (.names)                                0.100     0.941
$abc$3685$new_n301.out[0] (.names)                               0.235     1.176
$0\ctr[7:0][6].in[0] (.names)                                    0.676     1.852
$0\ctr[7:0][6].out[0] (.names)                                   0.235     2.087
ien.D[0] (dffrn)                                                 0.000     2.087
data arrival time                                                          2.087

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ien.C[0] (dffrn)                                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.087
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.111


#Path 66
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[12].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                    0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                             0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                            0.235     0.841
$abc$3685$new_n283.in[1] (.names)                                             0.436     1.277
$abc$3685$new_n283.out[0] (.names)                                            0.235     1.512
$0\prer[15:0][12].in[0] (.names)                                              0.337     1.849
$0\prer[15:0][12].out[0] (.names)                                             0.235     2.084
byte_controller.bit_controller.clk_cnt[12].D[0] (dffsn)                       0.000     2.084
data arrival time                                                                       2.084

clock wb_clk_i (rise edge)                                                    0.000     0.000
clock source latency                                                          0.000     0.000
wb_clk_i.inpad[0] (.input)                                                    0.000     0.000
byte_controller.bit_controller.clk_cnt[12].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                             0.000     0.042
cell setup time                                                              -0.066    -0.024
data required time                                                                     -0.024
---------------------------------------------------------------------------------------------
data required time                                                                     -0.024
data arrival time                                                                      -2.084
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -2.107


#Path 67
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n301.in[1] (.names)                                0.100     0.941
$abc$3685$new_n301.out[0] (.names)                               0.235     1.176
$0\ctr[7:0][3].in[0] (.names)                                    0.672     1.848
$0\ctr[7:0][3].out[0] (.names)                                   0.235     2.083
ctr[3].D[0] (dffrn)                                              0.000     2.083
data arrival time                                                          2.083

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[3].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.083
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.106


#Path 68
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[6].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                      0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                    0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                       0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                      0.261     0.547
$abc$3685$new_n459.in[1] (.names)                                                                       0.617     1.164
$abc$3685$new_n459.out[0] (.names)                                                                      0.235     1.399
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6].in[3] (.names)                        0.410     1.809
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][6].out[0] (.names)                       0.261     2.070
byte_controller.bit_controller.cnt[6].D[0] (dffrn)                                                      0.000     2.070
data arrival time                                                                                                 2.070

clock wb_clk_i (rise edge)                                                                              0.000     0.000
clock source latency                                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                              0.000     0.000
byte_controller.bit_controller.cnt[6].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                       0.000     0.042
cell setup time                                                                                        -0.066    -0.024
data required time                                                                                               -0.024
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.024
data arrival time                                                                                                -2.070
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                 -2.094


#Path 69
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : iack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$0\cr[7:0][0].in[0] (.names)                                     0.639     1.480
$0\cr[7:0][0].out[0] (.names)                                    0.235     1.715
iack.D[0] (dffrn)                                                0.335     2.050
data arrival time                                                          2.050

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
iack.C[0] (dffrn)                                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.050
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.073


#Path 70
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[14].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                        0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                        0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     1.350
$abc$3685$new_n482.in[0] (.names)                                                                        0.100     1.450
$abc$3685$new_n482.out[0] (.names)                                                                       0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14].in[2] (.names)                        0.100     1.785
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][14].out[0] (.names)                       0.261     2.046
byte_controller.bit_controller.cnt[14].D[0] (dffrn)                                                      0.000     2.046
data arrival time                                                                                                  2.046

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[14].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.046
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.069


#Path 71
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[13].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                        0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                        0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     1.350
$abc$3685$new_n479.in[1] (.names)                                                                        0.100     1.450
$abc$3685$new_n479.out[0] (.names)                                                                       0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13].in[3] (.names)                        0.100     1.785
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][13].out[0] (.names)                       0.261     2.046
byte_controller.bit_controller.cnt[13].D[0] (dffrn)                                                      0.000     2.046
data arrival time                                                                                                  2.046

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[13].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.046
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.069


#Path 72
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[12].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                        0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                        0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     1.350
$abc$3685$new_n476.in[1] (.names)                                                                        0.100     1.450
$abc$3685$new_n476.out[0] (.names)                                                                       0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12].in[3] (.names)                        0.100     1.785
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][12].out[0] (.names)                       0.261     2.046
byte_controller.bit_controller.cnt[12].D[0] (dffrn)                                                      0.000     2.046
data arrival time                                                                                                  2.046

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[12].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.046
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.069


#Path 73
Startpoint: byte_controller.bit_controller.cnt[5].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cnt[11].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[5].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cnt[5].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n438.in[0] (.names)                                                                        0.120     0.286
$abc$3685$new_n438.out[0] (.names)                                                                       0.261     0.547
$abc$3685$new_n437.in[0] (.names)                                                                        0.541     1.089
$abc$3685$new_n437.out[0] (.names)                                                                       0.261     1.350
$abc$3685$new_n473.in[1] (.names)                                                                        0.100     1.450
$abc$3685$new_n473.out[0] (.names)                                                                       0.235     1.685
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11].in[3] (.names)                        0.100     1.785
$abc$3685$flatten\byte_controller.\bit_controller.$0\cnt[15:0][11].out[0] (.names)                       0.261     2.046
byte_controller.bit_controller.cnt[11].D[0] (dffrn)                                                      0.000     2.046
data arrival time                                                                                                  2.046

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cnt[11].C[0] (dffrn)                                                      0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -2.046
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -2.069


#Path 74
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[3].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n292.in[0] (.names)                                            0.100     0.941
$abc$3685$new_n292.out[0] (.names)                                           0.235     1.176
$0\prer[15:0][3].in[0] (.names)                                              0.632     1.808
$0\prer[15:0][3].out[0] (.names)                                             0.235     2.043
byte_controller.bit_controller.clk_cnt[3].D[0] (dffsn)                       0.000     2.043
data arrival time                                                                      2.043

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[3].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.043
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.067


#Path 75
Startpoint: wb_rst_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.cmd_ack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
wb_rst_i.inpad[0] (.input)                                                              0.000     0.000
$abc$3685$new_n355.in[1] (.names)                                                       0.505     0.505
$abc$3685$new_n355.out[0] (.names)                                                      0.235     0.740
$abc$3685$flatten\byte_controller.$0\cmd_ack[0:0].in[1] (.names)                        0.459     1.200
$abc$3685$flatten\byte_controller.$0\cmd_ack[0:0].out[0] (.names)                       0.261     1.461
byte_controller.cmd_ack.D[0] (dffrn)                                                    0.574     2.035
data arrival time                                                                                 2.035

clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.cmd_ack.C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -2.035
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.058


#Path 76
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                     0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                                   0.124     0.166
$abc$3685$new_n501.in[1] (.names)                                                           0.354     0.520
$abc$3685$new_n501.out[0] (.names)                                                          0.235     0.755
$abc$3685$new_n500.in[1] (.names)                                                           0.436     1.191
$abc$3685$new_n500.out[0] (.names)                                                          0.235     1.426
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][0].in[2] (.names)                        0.339     1.765
$abc$3685$flatten\byte_controller.$0\core_cmd[3:0][0].out[0] (.names)                       0.261     2.026
byte_controller.bit_controller.cmd[0].D[0] (dffrn)                                          0.000     2.026
data arrival time                                                                                     2.026

clock wb_clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                        0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                  0.000     0.000
byte_controller.bit_controller.cmd[0].C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                           0.000     0.042
cell setup time                                                                            -0.066    -0.024
data required time                                                                                   -0.024
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.024
data arrival time                                                                                    -2.026
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -2.049


#Path 77
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[6].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n292.in[0] (.names)                                            0.100     0.941
$abc$3685$new_n292.out[0] (.names)                                           0.235     1.176
$0\prer[15:0][6].in[0] (.names)                                              0.603     1.779
$0\prer[15:0][6].out[0] (.names)                                             0.235     2.014
byte_controller.bit_controller.clk_cnt[6].D[0] (dffsn)                       0.000     2.014
data arrival time                                                                      2.014

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[6].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -2.014
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -2.037


#Path 78
Startpoint: wb_rst_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.din.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                               0.000     0.000
clock source latency                                                                     0.000     0.000
input external delay                                                                     0.000     0.000
wb_rst_i.inpad[0] (.input)                                                               0.000     0.000
$abc$3685$new_n355.in[1] (.names)                                                        0.505     0.505
$abc$3685$new_n355.out[0] (.names)                                                       0.235     0.740
$abc$3685$flatten\byte_controller.$0\core_txd[0:0].in[0] (.names)                        0.438     1.178
$abc$3685$flatten\byte_controller.$0\core_txd[0:0].out[0] (.names)                       0.261     1.439
byte_controller.bit_controller.din.D[0] (dffrn)                                          0.524     1.963
data arrival time                                                                                  1.963

clock wb_clk_i (rise edge)                                                               0.000     0.000
clock source latency                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                               0.000     0.000
byte_controller.bit_controller.din.C[0] (dffrn)                                          0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -1.963
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.987


#Path 79
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ack.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n273.in[1] (.names)                                0.339     1.180
$abc$3685$new_n273.out[0] (.names)                               0.235     1.415
$0\cr[7:0][3].in[0] (.names)                                     0.312     1.727
$0\cr[7:0][3].out[0] (.names)                                    0.235     1.962
ack.D[0] (dffrn)                                                 0.000     1.962
data arrival time                                                          1.962

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ack.C[0] (dffrn)                                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.962
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.985


#Path 80
Startpoint: byte_controller.dout[2].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.dout[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.dout[2].C[0] (dffrn)                                                  0.042     0.042
byte_controller.dout[2].Q[0] (dffrn) [clock-to-output]                                0.124     0.166
$abc$3685$flatten\byte_controller.$0\sr[7:0][2].in[5] (.names)                        0.672     0.839
$abc$3685$flatten\byte_controller.$0\sr[7:0][2].out[0] (.names)                       0.261     1.100
byte_controller.dout[2].D[0] (dffrn)                                                  0.762     1.862
data arrival time                                                                               1.862

clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.dout[2].C[0] (dffrn)                                                  0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.066    -0.024
data required time                                                                             -0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.024
data arrival time                                                                              -1.862
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.886


#Path 81
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[1].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n292.in[0] (.names)                                            0.100     0.941
$abc$3685$new_n292.out[0] (.names)                                           0.235     1.176
$0\prer[15:0][1].in[0] (.names)                                              0.438     1.614
$0\prer[15:0][1].out[0] (.names)                                             0.235     1.849
byte_controller.bit_controller.clk_cnt[1].D[0] (dffsn)                       0.000     1.849
data arrival time                                                                      1.849

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[1].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -1.849
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.872


#Path 82
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[0].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n310.in[1] (.names)                                0.100     0.941
$abc$3685$new_n310.out[0] (.names)                               0.235     1.176
$0\txr[7:0][0].in[0] (.names)                                    0.436     1.612
$0\txr[7:0][0].out[0] (.names)                                   0.235     1.847
byte_controller.din[0].D[0] (dffrn)                              0.000     1.847
data arrival time                                                          1.847

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[0].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.847
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.870


#Path 83
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n310.in[1] (.names)                                0.100     0.941
$abc$3685$new_n310.out[0] (.names)                               0.235     1.176
$0\txr[7:0][2].in[0] (.names)                                    0.436     1.612
$0\txr[7:0][2].out[0] (.names)                                   0.235     1.847
byte_controller.din[2].D[0] (dffrn)                              0.000     1.847
data arrival time                                                          1.847

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[2].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.847
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.870


#Path 84
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.din[3].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n310.in[1] (.names)                                0.100     0.941
$abc$3685$new_n310.out[0] (.names)                               0.235     1.176
$0\txr[7:0][3].in[0] (.names)                                    0.436     1.612
$0\txr[7:0][3].out[0] (.names)                                   0.235     1.847
byte_controller.din[3].D[0] (dffrn)                              0.000     1.847
data arrival time                                                          1.847

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.din[3].C[0] (dffrn)                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.847
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.870


#Path 85
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.write.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n273.in[1] (.names)                                0.339     1.180
$abc$3685$new_n273.out[0] (.names)                               0.235     1.415
$0\cr[7:0][4].in[0] (.names)                                     0.100     1.515
$0\cr[7:0][4].out[0] (.names)                                    0.235     1.750
byte_controller.write.D[0] (dffrn)                               0.000     1.750
data arrival time                                                          1.750

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.write.C[0] (dffrn)                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.774


#Path 86
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.start.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n273.in[1] (.names)                                0.339     1.180
$abc$3685$new_n273.out[0] (.names)                               0.235     1.415
$0\cr[7:0][7].in[0] (.names)                                     0.100     1.515
$0\cr[7:0][7].out[0] (.names)                                    0.235     1.750
byte_controller.start.D[0] (dffrn)                               0.000     1.750
data arrival time                                                          1.750

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.start.C[0] (dffrn)                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.774


#Path 87
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.stop.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n273.in[1] (.names)                                0.339     1.180
$abc$3685$new_n273.out[0] (.names)                               0.235     1.415
$0\cr[7:0][6].in[0] (.names)                                     0.100     1.515
$0\cr[7:0][6].out[0] (.names)                                    0.235     1.750
byte_controller.stop.D[0] (dffrn)                                0.000     1.750
data arrival time                                                          1.750

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.stop.C[0] (dffrn)                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.774


#Path 88
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.read.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n273.in[1] (.names)                                0.339     1.180
$abc$3685$new_n273.out[0] (.names)                               0.235     1.415
$0\cr[7:0][5].in[0] (.names)                                     0.100     1.515
$0\cr[7:0][5].out[0] (.names)                                    0.235     1.750
byte_controller.read.D[0] (dffrn)                                0.000     1.750
data arrival time                                                          1.750

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
byte_controller.read.C[0] (dffrn)                                0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.774


#Path 89
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.clk_cnt[7].D[0] (dffsn clocked by wb_clk_i)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
wb_cyc_i.inpad[0] (.input)                                                   0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                            0.606     0.606
$abc$3685$new_n272.out[0] (.names)                                           0.235     0.841
$abc$3685$new_n292.in[0] (.names)                                            0.100     0.941
$abc$3685$new_n292.out[0] (.names)                                           0.235     1.176
$0\prer[15:0][7].in[0] (.names)                                              0.337     1.513
$0\prer[15:0][7].out[0] (.names)                                             0.235     1.748
byte_controller.bit_controller.clk_cnt[7].D[0] (dffsn)                       0.000     1.748
data arrival time                                                                      1.748

clock wb_clk_i (rise edge)                                                   0.000     0.000
clock source latency                                                         0.000     0.000
wb_clk_i.inpad[0] (.input)                                                   0.000     0.000
byte_controller.bit_controller.clk_cnt[7].C[0] (dffsn)                       0.042     0.042
clock uncertainty                                                            0.000     0.042
cell setup time                                                             -0.066    -0.024
data required time                                                                    -0.024
--------------------------------------------------------------------------------------------
data required time                                                                    -0.024
data arrival time                                                                     -1.748
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -1.771


#Path 90
Startpoint: wb_cyc_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : ctr[4].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_cyc_i.inpad[0] (.input)                                       0.000     0.000
$abc$3685$new_n272.in[2] (.names)                                0.606     0.606
$abc$3685$new_n272.out[0] (.names)                               0.235     0.841
$abc$3685$new_n301.in[1] (.names)                                0.100     0.941
$abc$3685$new_n301.out[0] (.names)                               0.235     1.176
$0\ctr[7:0][4].in[0] (.names)                                    0.289     1.465
$0\ctr[7:0][4].out[0] (.names)                                   0.235     1.700
ctr[4].D[0] (dffrn)                                              0.000     1.700
data arrival time                                                          1.700

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
ctr[4].C[0] (dffrn)                                              0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.700
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.724


#Path 91
Startpoint: byte_controller.bit_controller.ena.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : wb_dat_o[7].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
byte_controller.bit_controller.ena.C[0] (dffrn)                       0.042     0.042
byte_controller.bit_controller.ena.Q[0] (dffrn) [clock-to-output]     0.124     0.166
$abc$3685$new_n340.in[3] (.names)                                     0.454     0.620
$abc$3685$new_n340.out[0] (.names)                                    0.235     0.855
$0\wb_dat_o[7:0][7].in[1] (.names)                                    0.572     1.427
$0\wb_dat_o[7:0][7].out[0] (.names)                                   0.261     1.688
wb_dat_o[7].D[0] (dff)                                                0.000     1.688
data arrival time                                                               1.688

clock wb_clk_i (rise edge)                                            0.000     0.000
clock source latency                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                            0.000     0.000
wb_dat_o[7].C[0] (dff)                                                0.042     0.042
clock uncertainty                                                     0.000     0.042
cell setup time                                                      -0.066    -0.024
data required time                                                             -0.024
-------------------------------------------------------------------------------------
data required time                                                             -0.024
data arrival time                                                              -1.688
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -1.712


#Path 92
Startpoint: wb_rst_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.dcnt[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
wb_rst_i.inpad[0] (.input)                                                              0.000     0.000
$abc$3685$flatten\byte_controller.$0\dcnt[2:0][2].in[0] (.names)                        0.749     0.749
$abc$3685$flatten\byte_controller.$0\dcnt[2:0][2].out[0] (.names)                       0.261     1.010
byte_controller.dcnt[2].D[0] (dffrn)                                                    0.669     1.678
data arrival time                                                                                 1.678

clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.dcnt[2].C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -1.678
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.702


#Path 93
Startpoint: wb_rst_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : byte_controller.dout[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
input external delay                                                                  0.000     0.000
wb_rst_i.inpad[0] (.input)                                                            0.000     0.000
$abc$3685$flatten\byte_controller.$0\sr[7:0][1].in[1] (.names)                        0.749     0.749
$abc$3685$flatten\byte_controller.$0\sr[7:0][1].out[0] (.names)                       0.261     1.010
byte_controller.dout[1].D[0] (dffrn)                                                  0.651     1.661
data arrival time                                                                               1.661

clock wb_clk_i (rise edge)                                                            0.000     0.000
clock source latency                                                                  0.000     0.000
wb_clk_i.inpad[0] (.input)                                                            0.000     0.000
byte_controller.dout[1].C[0] (dffrn)                                                  0.042     0.042
clock uncertainty                                                                     0.000     0.042
cell setup time                                                                      -0.066    -0.024
data required time                                                                             -0.024
-----------------------------------------------------------------------------------------------------
data required time                                                                             -0.024
data arrival time                                                                              -1.661
-----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                               -1.684


#Path 94
Startpoint: byte_controller.c_state[3].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.ack_out.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.c_state[3].C[0] (dffrn)                                                 0.042     0.042
byte_controller.c_state[3].Q[0] (dffrn) [clock-to-output]                               0.124     0.166
$abc$3685$new_n498.in[0] (.names)                                                       0.354     0.520
$abc$3685$new_n498.out[0] (.names)                                                      0.235     0.755
$abc$3685$new_n497.in[1] (.names)                                                       0.100     0.855
$abc$3685$new_n497.out[0] (.names)                                                      0.235     1.090
$abc$3685$flatten\byte_controller.$0\ack_out[0:0].in[1] (.names)                        0.313     1.403
$abc$3685$flatten\byte_controller.$0\ack_out[0:0].out[0] (.names)                       0.235     1.638
byte_controller.ack_out.D[0] (dffrn)                                                    0.000     1.638
data arrival time                                                                                 1.638

clock wb_clk_i (rise edge)                                                              0.000     0.000
clock source latency                                                                    0.000     0.000
wb_clk_i.inpad[0] (.input)                                                              0.000     0.000
byte_controller.ack_out.C[0] (dffrn)                                                    0.042     0.042
clock uncertainty                                                                       0.000     0.042
cell setup time                                                                        -0.066    -0.024
data required time                                                                               -0.024
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.024
data arrival time                                                                                -1.638
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -1.661


#Path 95
Startpoint: wb_adr_i[2].inpad[0] (.input clocked by wb_clk_i)
Endpoint  : cr[1].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_i[2].inpad[0] (.input)                                    0.000     0.000
$abc$3685$new_n274.in[1] (.names)                                0.586     0.586
$abc$3685$new_n274.out[0] (.names)                               0.235     0.821
$0\cr[7:0][1].in[1] (.names)                                     0.580     1.401
$0\cr[7:0][1].out[0] (.names)                                    0.235     1.636
cr[1].D[0] (dffrn)                                               0.000     1.636
data arrival time                                                          1.636

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
cr[1].C[0] (dffrn)                                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.636
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.660


#Path 96
Startpoint: wb_adr_i[2].inpad[0] (.input clocked by wb_clk_i)
Endpoint  : cr[2].D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_adr_i[2].inpad[0] (.input)                                    0.000     0.000
$abc$3685$new_n274.in[1] (.names)                                0.586     0.586
$abc$3685$new_n274.out[0] (.names)                               0.235     0.821
$0\cr[7:0][2].in[1] (.names)                                     0.580     1.401
$0\cr[7:0][2].out[0] (.names)                                    0.235     1.636
cr[2].D[0] (dffrn)                                               0.000     1.636
data arrival time                                                          1.636

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
cr[2].C[0] (dffrn)                                               0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.636
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.660


#Path 97
Startpoint: wb_rst_i.inpad[0] (.input clocked by wb_clk_i)
Endpoint  : tip.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
wb_rst_i.inpad[0] (.input)                                       0.000     0.000
$0\tip[0:0].in[0] (.names)                                       0.749     0.749
$0\tip[0:0].out[0] (.names)                                      0.235     0.984
tip.D[0] (dffrn)                                                 0.649     1.633
data arrival time                                                          1.633

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
tip.C[0] (dffrn)                                                 0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.656


#Path 98
Startpoint: irq_flag.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : wb_dat_o[0].D[0] (dff clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
irq_flag.C[0] (dffrn)                                            0.042     0.042
irq_flag.Q[0] (dffrn) [clock-to-output]                          0.124     0.166
$abc$3685$new_n320.in[5] (.names)                                0.849     1.016
$abc$3685$new_n320.out[0] (.names)                               0.261     1.277
$0\wb_dat_o[7:0][0].in[0] (.names)                               0.100     1.377
$0\wb_dat_o[7:0][0].out[0] (.names)                              0.235     1.612
wb_dat_o[0].D[0] (dff)                                           0.000     1.612
data arrival time                                                          1.612

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
wb_dat_o[0].C[0] (dff)                                           0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.635


#Path 99
Startpoint: byte_controller.bit_controller.cmd[2].Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : byte_controller.bit_controller.cmd_stop.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cmd[2].C[0] (dffrn)                                                       0.042     0.042
byte_controller.bit_controller.cmd[2].Q[0] (dffrn) [clock-to-output]                                     0.124     0.166
$abc$3685$new_n379.in[0] (.names)                                                                        0.477     0.643
$abc$3685$new_n379.out[0] (.names)                                                                       0.235     0.878
$abc$3685$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0].in[3] (.names)                        0.460     1.339
$abc$3685$flatten\byte_controller.\bit_controller.$0\cmd_stop[0:0].out[0] (.names)                       0.261     1.600
byte_controller.bit_controller.cmd_stop.D[0] (dffrn)                                                     0.000     1.600
data arrival time                                                                                                  1.600

clock wb_clk_i (rise edge)                                                                               0.000     0.000
clock source latency                                                                                     0.000     0.000
wb_clk_i.inpad[0] (.input)                                                                               0.000     0.000
byte_controller.bit_controller.cmd_stop.C[0] (dffrn)                                                     0.042     0.042
clock uncertainty                                                                                        0.000     0.042
cell setup time                                                                                         -0.066    -0.024
data required time                                                                                                -0.024
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -0.024
data arrival time                                                                                                 -1.600
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -1.623


#Path 100
Startpoint: iack.Q[0] (dffrn clocked by wb_clk_i)
Endpoint  : irq_flag.D[0] (dffrn clocked by wb_clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
iack.C[0] (dffrn)                                                0.042     0.042
iack.Q[0] (dffrn) [clock-to-output]                              0.124     0.166
$0\irq_flag[0:0].in[0] (.names)                                  0.832     0.998
$0\irq_flag[0:0].out[0] (.names)                                 0.235     1.233
irq_flag.D[0] (dffrn)                                            0.335     1.568
data arrival time                                                          1.568

clock wb_clk_i (rise edge)                                       0.000     0.000
clock source latency                                             0.000     0.000
wb_clk_i.inpad[0] (.input)                                       0.000     0.000
irq_flag.C[0] (dffrn)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -1.568
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.592


#End of timing report
