#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14a605bb0 .scope module, "sync_fifo_tb" "sync_fifo_tb" 2 1;
 .timescale 0 0;
v0x600003555d40_0 .var "clk", 0 0;
v0x600003555dd0_0 .net "fifo_empty", 0 0, L_0x6000036501e0;  1 drivers
v0x600003555e60_0 .net "fifo_full", 0 0, L_0x6000036500a0;  1 drivers
v0x600003555ef0_0 .net "fifo_rd_data", 15 0, L_0x6000036505a0;  1 drivers
v0x600003555f80_0 .var "fifo_rd_en", 0 0;
v0x600003556010_0 .net "fifo_rd_err", 0 0, L_0x600002c55340;  1 drivers
v0x6000035560a0_0 .var "fifo_wr_data", 15 0;
v0x600003556130_0 .var "fifo_wr_en", 0 0;
v0x6000035561c0_0 .net "fifo_wr_err", 0 0, L_0x600002c552d0;  1 drivers
v0x600003556250_0 .var "rst_n", 0 0;
S_0x14a605d20 .scope module, "sync_fifo_u1" "sync_fifo" 2 15, 3 2 0, S_0x14a605bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "fifo_wr_en";
    .port_info 3 /OUTPUT 1 "fifo_full";
    .port_info 4 /INPUT 16 "fifo_wr_data";
    .port_info 5 /INPUT 1 "fifo_rd_en";
    .port_info 6 /OUTPUT 16 "fifo_rd_data";
    .port_info 7 /OUTPUT 1 "fifo_empty";
    .port_info 8 /OUTPUT 1 "fifo_wr_err";
    .port_info 9 /OUTPUT 1 "fifo_rd_err";
P_0x600003255e00 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000001001>;
P_0x600003255e40 .param/l "COUNT_WIDTH" 0 3 6, +C4<000000000000000000000000000001010>;
P_0x600003255e80 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
L_0x600002c552d0 .functor AND 1, L_0x600003650320, v0x600003556130_0, C4<1>, C4<1>;
L_0x600002c55340 .functor AND 1, L_0x600003650460, v0x600003555f80_0, C4<1>, C4<1>;
L_0x600002c55420 .functor NOT 1, v0x600003556250_0, C4<0>, C4<0>, C4<0>;
v0x600003554e10_0 .net *"_ivl_0", 31 0, L_0x600003650000;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003554ea0_0 .net *"_ivl_11", 21 0, L_0x1500780a0;  1 drivers
L_0x1500780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003554f30_0 .net/2u *"_ivl_12", 31 0, L_0x1500780e8;  1 drivers
v0x600003554fc0_0 .net *"_ivl_16", 31 0, L_0x600003650280;  1 drivers
L_0x150078130 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003555050_0 .net *"_ivl_19", 21 0, L_0x150078130;  1 drivers
L_0x150078178 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035550e0_0 .net/2u *"_ivl_20", 31 0, L_0x150078178;  1 drivers
v0x600003555170_0 .net *"_ivl_22", 0 0, L_0x600003650320;  1 drivers
v0x600003555200_0 .net *"_ivl_26", 31 0, L_0x6000036503c0;  1 drivers
L_0x1500781c0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003555290_0 .net *"_ivl_29", 21 0, L_0x1500781c0;  1 drivers
L_0x150078010 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003555320_0 .net *"_ivl_3", 21 0, L_0x150078010;  1 drivers
L_0x150078208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035553b0_0 .net/2u *"_ivl_30", 31 0, L_0x150078208;  1 drivers
v0x600003555440_0 .net *"_ivl_32", 0 0, L_0x600003650460;  1 drivers
L_0x150078058 .functor BUFT 1, C4<00000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0x6000035554d0_0 .net/2u *"_ivl_4", 31 0, L_0x150078058;  1 drivers
v0x600003555560_0 .net *"_ivl_8", 31 0, L_0x600003650140;  1 drivers
v0x6000035555f0_0 .net "clk", 0 0, v0x600003555d40_0;  1 drivers
v0x600003555680_0 .var "data_cnt", 9 0;
v0x600003555710_0 .net "fifo_empty", 0 0, L_0x6000036501e0;  alias, 1 drivers
v0x6000035557a0_0 .net "fifo_full", 0 0, L_0x6000036500a0;  alias, 1 drivers
v0x600003555830_0 .net "fifo_rd_data", 15 0, L_0x6000036505a0;  alias, 1 drivers
v0x6000035558c0_0 .net "fifo_rd_en", 0 0, v0x600003555f80_0;  1 drivers
v0x600003555950_0 .net "fifo_rd_err", 0 0, L_0x600002c55340;  alias, 1 drivers
v0x6000035559e0_0 .net "fifo_wr_data", 15 0, v0x6000035560a0_0;  1 drivers
v0x600003555a70_0 .net "fifo_wr_en", 0 0, v0x600003556130_0;  1 drivers
v0x600003555b00_0 .net "fifo_wr_err", 0 0, L_0x600002c552d0;  alias, 1 drivers
v0x600003555b90_0 .var "rdaddress", 8 0;
v0x600003555c20_0 .net "rst_n", 0 0, v0x600003556250_0;  1 drivers
v0x600003555cb0_0 .var "wraddress", 8 0;
E_0x60000095c090/0 .event negedge, v0x600003555c20_0;
E_0x60000095c090/1 .event posedge, v0x6000035546c0_0;
E_0x60000095c090 .event/or E_0x60000095c090/0, E_0x60000095c090/1;
L_0x600003650000 .concat [ 10 22 0 0], v0x600003555680_0, L_0x150078010;
L_0x6000036500a0 .cmp/eq 32, L_0x600003650000, L_0x150078058;
L_0x600003650140 .concat [ 10 22 0 0], v0x600003555680_0, L_0x1500780a0;
L_0x6000036501e0 .cmp/eq 32, L_0x600003650140, L_0x1500780e8;
L_0x600003650280 .concat [ 10 22 0 0], v0x600003555680_0, L_0x150078130;
L_0x600003650320 .cmp/eq 32, L_0x600003650280, L_0x150078178;
L_0x6000036503c0 .concat [ 10 22 0 0], v0x600003555680_0, L_0x1500781c0;
L_0x600003650460 .cmp/eq 32, L_0x6000036503c0, L_0x150078208;
S_0x14a6054f0 .scope module, "ram" "dpram_sclk" 3 55, 4 17 0, S_0x14a605d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 9 "raddr";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 9 "waddr";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /INPUT 16 "din";
    .port_info 7 /OUTPUT 16 "dout";
P_0x600003b50000 .param/l "ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000001001>;
P_0x600003b50040 .param/l "CLEAR_ON_INIT" 0 4 21, +C4<00000000000000000000000000000001>;
P_0x600003b50080 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x600003b500c0 .param/l "ENABLE_BYPASS" 0 4 22, +C4<00000000000000000000000000000001>;
v0x600003554990_200 .array/port v0x600003554990, 200;
L_0x600002c553b0 .functor BUFZ 16, v0x600003554990_200, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x150078250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003554630_0 .net/2u *"_ivl_0", 15 0, L_0x150078250;  1 drivers
v0x6000035546c0_0 .net "clk", 0 0, v0x600003555d40_0;  alias, 1 drivers
v0x600003554750_0 .net "data_watch", 15 0, L_0x600002c553b0;  1 drivers
v0x6000035547e0_0 .net "din", 15 0, v0x6000035560a0_0;  alias, 1 drivers
v0x600003554870_0 .net "dout", 15 0, L_0x6000036505a0;  alias, 1 drivers
v0x600003554900_0 .net "dout_w", 15 0, L_0x600003650500;  1 drivers
v0x600003554990 .array "mem", 0 511, 15 0;
v0x600003554a20_0 .net "raddr", 8 0, v0x600003555b90_0;  1 drivers
v0x600003554ab0_0 .var "rdata", 15 0;
L_0x150078298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600003554b40_0 .net "re", 0 0, L_0x150078298;  1 drivers
v0x600003554bd0_0 .var "re_r", 0 0;
v0x600003554c60_0 .net "rst", 0 0, L_0x600002c55420;  1 drivers
v0x600003554cf0_0 .net "waddr", 8 0, v0x600003555cb0_0;  1 drivers
v0x600003554d80_0 .net "we", 0 0, v0x600003556130_0;  alias, 1 drivers
L_0x6000036505a0 .functor MUXZ 16, L_0x150078250, L_0x600003650500, v0x600003554bd0_0, C4<>;
S_0x14a605660 .scope generate, "bypass_gen" "bypass_gen" 4 72, 4 72 0, S_0x14a6054f0;
 .timescale 0 0;
v0x600003554480_0 .var "bypass", 0 0;
v0x600003554510_0 .var "din_r", 15 0;
E_0x60000095c0f0 .event posedge, v0x6000035546c0_0;
L_0x600003650500 .functor MUXZ 16, v0x600003554ab0_0, v0x600003554510_0, v0x600003554480_0, C4<>;
S_0x14a6046e0 .scope generate, "clear_on_init" "clear_on_init" 4 60, 4 60 0, S_0x14a6054f0;
 .timescale 0 0;
v0x6000035545a0_0 .var/i "idx", 31 0;
    .scope S_0x14a6046e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000035545a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000035545a0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x6000035545a0_0;
    %store/vec4a v0x600003554990, 4, 0;
    %load/vec4 v0x6000035545a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000035545a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x14a605660;
T_1 ;
    %wait E_0x60000095c0f0;
    %load/vec4 v0x600003554b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x6000035547e0_0;
    %assign/vec4 v0x600003554510_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14a605660;
T_2 ;
    %wait E_0x60000095c0f0;
    %load/vec4 v0x600003554cf0_0;
    %load/vec4 v0x600003554a20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x600003554d80_0;
    %and;
    %load/vec4 v0x600003554b40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003554480_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003554480_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14a6054f0;
T_3 ;
    %wait E_0x60000095c0f0;
    %load/vec4 v0x600003554c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003554bd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003554b40_0;
    %assign/vec4 v0x600003554bd0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14a6054f0;
T_4 ;
    %wait E_0x60000095c0f0;
    %load/vec4 v0x600003554d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000035547e0_0;
    %load/vec4 v0x600003554cf0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003554990, 0, 4;
T_4.0 ;
    %load/vec4 v0x600003554b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600003554a20_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600003554990, 4;
    %assign/vec4 v0x600003554ab0_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14a605d20;
T_5 ;
    %wait E_0x60000095c090;
    %load/vec4 v0x600003555c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600003555b90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000035558c0_0;
    %load/vec4 v0x600003555710_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x600003555b90_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x600003555b90_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14a605d20;
T_6 ;
    %wait E_0x60000095c090;
    %load/vec4 v0x600003555c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x600003555cb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003555a70_0;
    %load/vec4 v0x6000035557a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600003555cb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x600003555cb0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14a605d20;
T_7 ;
    %wait E_0x60000095c090;
    %load/vec4 v0x600003555c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x600003555680_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600003555a70_0;
    %load/vec4 v0x6000035558c0_0;
    %inv;
    %and;
    %load/vec4 v0x6000035557a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x600003555680_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x600003555680_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x6000035558c0_0;
    %load/vec4 v0x600003555a70_0;
    %inv;
    %and;
    %load/vec4 v0x600003555710_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x600003555680_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x600003555680_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x600003555680_0;
    %assign/vec4 v0x600003555680_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14a605bb0;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0x600003555d40_0;
    %inv;
    %store/vec4 v0x600003555d40_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14a605bb0;
T_9 ;
    %vpi_call 2 32 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14a605bb0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x14a605bb0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003556250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003555d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003556130_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003556250_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003556130_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003556130_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600003556130_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600003556130_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x14a605bb0;
T_11 ;
    %wait E_0x60000095c090;
    %load/vec4 v0x600003556250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000035560a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600003556130_0;
    %load/vec4 v0x600003555e60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000035560a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000035560a0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14a605bb0;
T_12 ;
    %wait E_0x60000095c090;
    %load/vec4 v0x600003556250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003555f80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600003555dd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003555f80_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003555f80_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./FIFO/SYNC_FIFO/tb/sync_fifo_tb.v";
    "./FIFO/SYNC_FIFO/src//sync_fifo.v";
    "./FIFO/SYNC_FIFO/src//dpram_sclk.v";
