;redcode
;assert 1
	SPL 0, <-50
	SUB #10, <462
	MOV -7, <-20
	MOV -7, <-20
	SLT 502, 620
	MOV -17, <-20
	DJN -1, @-20
	DJN <121, 106
	ADD #-530, 99
	SLT 502, 620
	ADD 214, 60
	ADD 214, 60
	DJN 71, @-960
	DJN 71, @-960
	SUB @127, 106
	ADD @121, @106
	ADD @121, @106
	ADD @121, @106
	SUB <6, 5
	SUB <6, 5
	SUB <6, 5
	ADD 12, @10
	ADD 12, @10
	SUB @2, -1
	MOV -41, <-20
	SUB @-121, @603
	SUB @-121, @603
	SPL @50, @62
	SUB -0, 904
	ADD 270, 60
	ADD 270, 60
	MOV -7, <-20
	DJN 21, @-960
	MOV -17, <-20
	SUB <6, 5
	SUB -13, 0
	SUB <6, 5
	ADD 270, 60
	SUB @127, 106
	SLT 502, 620
	SUB @127, 106
	SLT 502, 620
	MOV -7, <-20
	MOV -7, <-20
	SLT -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
