
---------- Begin Simulation Statistics ----------
final_tick                               412084720500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   8477                       # Simulator instruction rate (inst/s)
host_mem_usage                                7369064                       # Number of bytes of host memory used
host_op_rate                                     8631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7076.17                       # Real time elapsed on the host
host_tick_rate                                1683234                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    59985182                       # Number of instructions simulated
sim_ops                                      61074109                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011911                       # Number of seconds simulated
sim_ticks                                 11910853000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.419549                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   67842                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                69639                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1048                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             78043                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                278                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               40                       # Number of indirect misses.
system.cpu.branchPred.lookups                   81813                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     860                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5674860                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   142550                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1023                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      62184                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1307                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           50150                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               264752                       # Number of instructions committed
system.cpu.commit.committedOps                 272182                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     21647458                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.012573                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.159262                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21441195     99.05%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       175008      0.81%     99.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14599      0.07%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9430      0.04%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2834      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1091      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1519      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          475      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1307      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21647458                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  688                       # Number of function calls committed.
system.cpu.commit.int_insts                    211614                       # Number of committed integer instructions.
system.cpu.commit.loads                         82628                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           166553     61.19%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             240      0.09%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           82628     30.36%     91.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          22761      8.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            272182                       # Class of committed instruction
system.cpu.commit.refs                         105389                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      264752                       # Number of Instructions Simulated
system.cpu.committedOps                        272182                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              89.977435                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        89.977435                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              21151657                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    25                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                62661                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 327617                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   455524                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17091                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1023                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                    61                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 28990                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       81813                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     23753                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      20654443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   520                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         342998                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2096                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003434                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             998794                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              68980                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.014399                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21654285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.016280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.275466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 21550543     99.52%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15575      0.07%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    16403      0.08%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    48337      0.22%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3216      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1912      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3652      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2364      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    12283      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21654285                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         2167421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1028                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    65335                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.075962                       # Inst execution rate
system.cpu.iew.exec_refs                      1636253                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      24025                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                19669463                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 97527                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 5                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                25799                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              322315                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1612228                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               112                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1809552                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1787                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                583421                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1023                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                593840                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1529600                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        14905                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3050                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          449                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            579                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    260778                       # num instructions consuming a value
system.cpu.iew.wb_count                        279952                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.640668                       # average fanout of values written-back
system.cpu.iew.wb_producers                    167072                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.011752                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1809552                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1836600                       # number of integer regfile reads
system.cpu.int_regfile_writes                  132639                       # number of integer regfile writes
system.cpu.ipc                               0.011114                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011114                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                173070      9.56%      9.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  254      0.01%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1612247     89.09%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               24093      1.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1809664                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      341879                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.188918                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     150      0.04%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 338711     99.07%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3018      0.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2151543                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25615544                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       279952                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            372444                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     322293                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1809664                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  22                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           50129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                52                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       182650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21654285                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.083571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.536081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21009834     97.02%     97.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              218131      1.01%     98.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               53438      0.25%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               15501      0.07%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              351467      1.62%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3936      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1362      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 494      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 122      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21654285                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.075967                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                97527                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               25799                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                23422001                       # number of misc regfile reads
system.cpu.numCycles                         23821706                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                20492080                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                268224                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 431545                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   464095                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 455077                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               1396205                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 324108                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              322218                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     32467                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 115533                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1023                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                664620                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    53944                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           299876                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    211011                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     21968483                       # The number of ROB reads
system.cpu.rob.rob_writes                      651489                       # The number of ROB writes
system.cpu.timesIdled                           29140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             105935                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            105935                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             22284                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            22284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        47506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       208932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                256438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1520192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       224022                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1744214                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 129555    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           76583170                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93324000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          35629500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              526800                       # Transaction distribution
system.membus.trans_dist::ReadResp             526799                       # Transaction distribution
system.membus.trans_dist::WriteReq             252684                       # Transaction distribution
system.membus.trans_dist::WriteResp            252684                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port        48161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        80700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave       127578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       256439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1302528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1302528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1558967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      1521500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       158925                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave        63789                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1744214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23764310                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            903077                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  903077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              903077                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1542603209                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           104871498                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            27776794                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy         1816502000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization             15.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          305710000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.6                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       299637                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       299637                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       452280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       452280                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6972                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        84934                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2652                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        30080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       127578                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1503834                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3486                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        42467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         1326                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        63789                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22083885                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.respLayer10.occupancy    868352000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          7.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer12.occupancy    311296000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer12.utilization          2.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer6.occupancy       345000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer6.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer0.occupancy       345000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       345000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer9.occupancy       345000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer18.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer18.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer16.occupancy    487841664                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer16.utilization          4.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer17.occupancy     24420000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer17.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy     68938502                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer15.occupancy      2545000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer15.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      6761000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   1381500576                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization         11.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    117666000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer21.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer21.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       420864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       420864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       230400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[4]       960512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[4]       342016                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1302528                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[4]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[4]      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1195880                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1195880    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1195880                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1896440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer5.occupancy    447488000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer5.utilization          3.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy   1266688000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization         10.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     10485760                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485760                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2621440                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2801664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1441792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1769472                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    880353405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    484194373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1364547778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    484194373                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    880353405                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1364547778                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1364547778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1364547778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2729095557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3670016                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       114688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    308123692                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    176070681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total    484194373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    176070681                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    308123692                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total    484194373                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1    484194373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    484194373                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total    968388746                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1520256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1308                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1521564                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1520256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1520256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        23754                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          327                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        24081                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    127636199                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       109816                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      127746014                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    127636199                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    127636199                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    127636199                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       109816                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     127746014                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        23753                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data       104466                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       128219                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   1203544993                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   8817291000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  10020835993                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50669.178335                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 84403.451841                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 78154.064476                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        23753                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        82182                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       105935                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   1203544993                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   8817291000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  10020835993                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50669.178335                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 107289.807987                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 94594.194487                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        22284                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        22284                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10485760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3670016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         110583                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14266359                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        48342                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7912662                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       311296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       109568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           27978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              448842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       168960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        61440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          12372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             242772                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    880353405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    308123692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9284222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1197761319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    484194373                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    176070681                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data          4058651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            664323705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1364547778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    484194373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         13342873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1862085024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    654090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    232116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     28577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000324268000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              726032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             247977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      448842                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     242772                       # Number of write requests accepted
system.mem_ctrls.readBursts                    670267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   365652                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2804                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                118332                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             95135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             80899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             80893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             80728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             80898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             80990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             80592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30751                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70124556500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3337315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             83473816500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    105061.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               125061.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    123394                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   618483                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  231030                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                  3347                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 65943                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                 94097                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 86016                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                420864                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                  382                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                42710                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                30720                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                61440                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               230400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   27182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   11444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  45755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 121989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 140994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  80934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  34531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  34549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  34734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  36474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  23236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   9666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 141999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  84477                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    448.410288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   376.539286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.231197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          4831      7.40%      7.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1926      2.95%     10.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          833      1.28%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          922      1.41%     13.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          872      1.34%     14.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          413      0.63%     15.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          681      1.04%     16.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          992      1.52%     17.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        53811     82.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5296.563492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3522.256301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2772.306308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            14     11.11%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      2.38%     13.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           21     16.67%     30.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      2.38%     32.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           10      7.94%     40.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           67     53.17%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      1.59%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            6      4.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1962.968254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1644.255211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    436.611222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63              6      4.76%      4.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111          120     95.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21358816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   89728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7914688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14266359                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7912662                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1793.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       664.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1197.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    664.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11910853000                       # Total gap between requests
system.mem_ctrls.avgGap                      17221.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10453444                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3661184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       106583                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4505984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      1638848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         5396                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 877640249.611006021500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 307382183.291154682636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8948393.536550236866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 378309093.395745873451                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 137592832.352141350508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 453032.205166162283                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       475136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       166912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        28219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        94208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        12372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  61111261000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  21537835500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    824720000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 199968128513                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  58810422500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data  95563278993                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma    128618.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma    129037.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29225.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    771863.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    624261.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   7724157.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy            116533725                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61417305.599999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           784955304                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          231504624                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         74184240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        456501264                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     53233392.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1778329854.599992                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.303316                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1359457500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10152597000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    412084720500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        23753                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        23753                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   1572718500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   1572718500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66211.362775                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66211.362775                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        23753                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        23753                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   1572718500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   1572718500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66211.362775                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66211.362775                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       104466                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       104466                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   9844626500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   9844626500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94237.613195                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94237.613195                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        82182                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        82182                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   9844626500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   9844626500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 119790.544158                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 119790.544158                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        22284                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        22284                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 412084720500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               412084723500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   8477                       # Simulator instruction rate (inst/s)
host_mem_usage                                7369064                       # Number of bytes of host memory used
host_op_rate                                     8631                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7076.30                       # Real time elapsed on the host
host_tick_rate                                1683204                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    59985184                       # Number of instructions simulated
sim_ops                                      61074111                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011911                       # Number of seconds simulated
sim_ticks                                 11910856000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.419549                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   67842                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                69639                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1048                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             78043                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                278                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             318                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               40                       # Number of indirect misses.
system.cpu.branchPred.lookups                   81813                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     860                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5674863                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   142550                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1023                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      62184                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1307                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           50150                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               264754                       # Number of instructions committed
system.cpu.commit.committedOps                 272184                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     21647464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.012573                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.159263                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21441200     99.05%     99.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       175008      0.81%     99.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14600      0.07%     99.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9430      0.04%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2834      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1091      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1519      0.01%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          475      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         1307      0.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21647464                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  688                       # Number of function calls committed.
system.cpu.commit.int_insts                    211616                       # Number of committed integer instructions.
system.cpu.commit.loads                         82628                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           166555     61.19%     61.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             240      0.09%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           82628     30.36%     91.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          22761      8.36%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            272184                       # Class of committed instruction
system.cpu.commit.refs                         105389                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      264754                       # Number of Instructions Simulated
system.cpu.committedOps                        272184                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              89.976778                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        89.976778                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              21151663                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    25                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                62661                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 327617                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   455524                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17091                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1023                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                    61                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 28990                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       81813                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     23753                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      20654443                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   520                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         342998                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2096                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.003434                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             998800                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              68980                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.014399                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21654291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.016280                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.275466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 21550549     99.52%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15575      0.07%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    16403      0.08%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    48337      0.22%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3216      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1912      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3652      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2364      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    12283      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21654291                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         2167421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1028                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    65335                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.075962                       # Inst execution rate
system.cpu.iew.exec_refs                      1636253                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      24025                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                19669465                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 97527                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 5                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                25799                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              322317                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1612228                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               112                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1809553                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1787                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                583421                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1023                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                593840                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1529600                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        14905                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3050                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          449                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            579                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    260778                       # num instructions consuming a value
system.cpu.iew.wb_count                        279953                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.640668                       # average fanout of values written-back
system.cpu.iew.wb_producers                    167072                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.011752                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1809553                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1836602                       # number of integer regfile reads
system.cpu.int_regfile_writes                  132639                       # number of integer regfile writes
system.cpu.ipc                               0.011114                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.011114                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                173070      9.56%      9.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  254      0.01%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%      9.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1612247     89.09%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               24093      1.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1809665                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      341879                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.188918                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     150      0.04%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 338711     99.07%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3018      0.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2151543                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           25615552                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       279953                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            372446                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     322295                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1809665                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  22                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           50129                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                52                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       182650                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21654291                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.083571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.536081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21009839     97.02%     97.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              218132      1.01%     98.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               53438      0.25%     98.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               15501      0.07%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              351467      1.62%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3936      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1362      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 494      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 122      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21654291                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.075967                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                97527                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               25799                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                23422007                       # number of misc regfile reads
system.cpu.numCycles                         23821712                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                20492084                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                268225                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 431547                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   464095                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 455077                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               1396216                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 324110                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              322220                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     32467                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 115533                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1023                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                664622                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    53944                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           299881                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    211011                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     21968491                       # The number of ROB reads
system.cpu.rob.rob_writes                      651493                       # The number of ROB writes
system.cpu.timesIdled                           29140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             105935                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            105935                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             22284                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            22284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        47506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       208932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                256438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1520192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       224022                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1744214                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 129555    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           76583170                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          93324000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          35629500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              526800                       # Transaction distribution
system.membus.trans_dist::ReadResp             526799                       # Transaction distribution
system.membus.trans_dist::WriteReq             252684                       # Transaction distribution
system.membus.trans_dist::WriteResp            252684                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port        48161                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        80700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave       127578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       256439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1302528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1302528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1558967                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      1521500                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       158925                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave        63789                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1744214                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23764310                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            903077                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  903077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              903077                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1542603209                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              13.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy           104871498                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            27776794                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy         1816502000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization             15.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          305710000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.6                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       299637                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       299637                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       452280                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       452280                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6972                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        84934                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2652                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        30080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          220                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total       127578                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1015808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       360448                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1503834                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3486                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        42467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         1326                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio        15040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        63789                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22083885                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.respLayer10.occupancy    868352000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer10.utilization          7.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer12.occupancy    311296000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer12.utilization          2.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer6.occupancy       345000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer6.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer0.occupancy       345000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy       345000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer9.occupancy       345000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer9.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer30.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer30.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer18.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer18.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer16.occupancy    487841664                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer16.utilization          4.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer17.occupancy     24420000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer17.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer14.occupancy     68938502                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer14.utilization          0.6                       # Layer utilization (%)
system.acctest.local_bus.reqLayer15.occupancy      2545000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer15.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer12.occupancy      6761000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer12.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.reqLayer13.occupancy   1381500576                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer13.utilization         11.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    117666000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer27.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer27.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer24.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer24.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer21.occupancy       165000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer21.utilization          0.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       420864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       420864                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       230400                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       230400                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[4]       960512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[4]       342016                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1302528                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[4]     16252928                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[4]      5767168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22020096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1195880                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1195880    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1195880                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1896440000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         15.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer5.occupancy    447488000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer5.utilization          3.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer4.occupancy   1266688000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer4.utilization         10.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     10485760                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10485760                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     16252928                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      2621440                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       180224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      2801664                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1441792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       327680                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      1769472                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    880353184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    484194251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1364547435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    484194251                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    880353184                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1364547435                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1364547435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1364547435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2729094869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      3670016                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      2097152                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5767168                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2097152                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      3670016                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      5767168                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1       917504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        65536                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       524288                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       114688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       638976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    308123614                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    176070637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total    484194251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    176070637                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    308123614                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total    484194251                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1    484194251                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    484194251                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total    968388502                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1520256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1308                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1521564                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1520256                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1520256                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        23754                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          327                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        24081                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    127636167                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       109816                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      127745982                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    127636167                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    127636167                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    127636167                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       109816                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     127745982                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        23753                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data       104466                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       128219                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   1203544993                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   8817291000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  10020835993                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50669.178335                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 84403.451841                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 78154.064476                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        23753                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        82182                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       105935                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   1203544993                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   8817291000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total  10020835993                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50669.178335                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 107289.807987                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 94594.194487                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        22284                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        22284                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10485760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      3670016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         110583                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14266359                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5767168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      2097152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        48342                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7912662                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       311296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       109568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           27978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              448842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       168960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        61440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          12372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             242772                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    880353184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    308123614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9284219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1197761017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    484194251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    176070637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data          4058650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            664323538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1364547435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    484194251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         13342870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1862084555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    654090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    232116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     28577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000324268000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              726032                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             247977                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      448842                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     242772                       # Number of write requests accepted
system.mem_ctrls.readBursts                    670267                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   365652                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2804                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                118332                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             95135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             80899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             80893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             80728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             80898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             80990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             80592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30751                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70124556500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3337315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             83473816500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    105061.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               125061.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    123394                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   618483                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  231030                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                  3347                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 65943                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                 94097                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 86016                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                420864                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                  382                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                42710                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                30720                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                61440                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               230400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   27182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   11444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   10600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  45755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 121989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 140994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  80934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  34483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  34531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  34549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  34734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                  36474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                  23236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   9666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 141999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  84477                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    448.410288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   376.539286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.231197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          4831      7.40%      7.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         1926      2.95%     10.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          833      1.28%     11.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255          922      1.41%     13.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319          872      1.34%     14.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383          413      0.63%     15.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447          681      1.04%     16.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          992      1.52%     17.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        53811     82.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5296.563492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3522.256301                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2772.306308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            14     11.11%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            3      2.38%     13.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           21     16.67%     30.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      2.38%     32.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           10      7.94%     40.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655           67     53.17%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      1.59%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            6      4.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1962.968254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1644.255211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    436.611222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63              6      4.76%      4.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111          120     95.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21358816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   89728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7914688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14266359                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7912662                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1793.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       664.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1197.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    664.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    28.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11910853000                       # Total gap between requests
system.mem_ctrls.avgGap                      17221.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10453444                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      3661184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       106583                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4505984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      1638848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data         5396                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 877640028.558820724487                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 307382105.870476484299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8948391.282708816230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 378308998.110631227493                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 137592797.696487993002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 453032.091060457809                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       475136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       166912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        28219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       259072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        94208                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        12372                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  61111261000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  21537835500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    824720000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 199968128513                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  58810422500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data  95563278993                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma    128618.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma    129037.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29225.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    771863.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    624261.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   7724157.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy            116533725                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         61417305.599999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           784955304                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          231504624                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         74184240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        456501375                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     53233392.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1778329965.599992                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.303288                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1359457500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10152600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    412084723500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        23753                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        23753                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   1572718500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   1572718500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66211.362775                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66211.362775                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        23753                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        23753                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   1572718500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   1572718500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66211.362775                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66211.362775                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data       104466                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       104466                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   9844626500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   9844626500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 94237.613195                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 94237.613195                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        82182                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        82182                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   9844626500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   9844626500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 119790.544158                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 119790.544158                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        22284                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        22284                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 412084723500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
