Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/HDL/workspace/file_handling/tb_isim_beh.exe -prj Z:/HDL/workspace/file_handling/tb_beh.prj work.tb 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/HDL/workspace/file_handling/top.vhd" into library work
Parsing VHDL file "Z:/HDL/workspace/file_handling/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 65576 KB
Fuse CPU Usage: 546 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable Z:/HDL/workspace/file_handling/tb_isim_beh.exe
Fuse Memory Usage: 80996 KB
Fuse CPU Usage: 812 ms
