

================================================================
== Synthesis Summary Report of 'lab4_z1'
================================================================
+ General Information: 
    * Date:           Sat Oct 21 15:48:10 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab4_z1
    * Solution:       sol1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |  Modules  | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |           |          |     |
    |  & Loops  | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ lab4_z1  |     -|  0.53|       77|  770.000|         -|       78|     -|        no|     -|  3 (7%)|  150 (~0%)|  160 (2%)|    -|
    | o L2      |     -|  9.00|       76|  760.000|        19|        -|     4|        no|     -|       -|          -|         -|    -|
    |  o L1     |     -|  9.00|       16|  160.000|         4|        -|     4|        no|     -|       -|          -|         -|    -|
    +-----------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| in_a_address0 | 2        |
| in_a_q0       | 32       |
| in_b_address0 | 2        |
| in_b_q0       | 32       |
| res_address0  | 2        |
| res_d0        | 32       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in_a     | in        | int*     |
| in_b     | in        | int*     |
| res      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| in_a     | in_a_address0 | port    | offset   |
| in_a     | in_a_ce0      | port    |          |
| in_a     | in_a_q0       | port    |          |
| in_b     | in_b_address0 | port    | offset   |
| in_b     | in_b_ce0      | port    |          |
| in_b     | in_b_q0       | port    |          |
| res      | res_address0  | port    | offset   |
| res      | res_ce0       | port    |          |
| res      | res_we0       | port    |          |
| res      | res_d0        | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------+-----+--------+-----------+-----+--------+---------+
| + lab4_z1               | 3   |        |           |     |        |         |
|   add_ln6_fu_128_p2     | -   |        | add_ln6   | add | fabric | 0       |
|   add_ln9_fu_145_p2     | -   |        | add_ln9   | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U1 | 3   |        | mul_ln10  | mul | auto   | 0       |
|   product_1_fu_159_p2   | -   |        | product_1 | add | fabric | 0       |
+-------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------+
| Type     | Options | Location             |
+----------+---------+----------------------+
| pipeline | off     | DIRECTIVE in lab4_z1 |
+----------+---------+----------------------+


