{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612916614024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612916614024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb  9 21:23:33 2021 " "Processing started: Tue Feb  9 21:23:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612916614024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612916614024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612916614024 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1612916614054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1612916614346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612916614346 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916614407 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916614407 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1612916615652 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916615652 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unit_control:unit_control\|estado.Output unit_control:unit_control\|estado.Output " "create_clock -period 1.000 -name unit_control:unit_control\|estado.Output unit_control:unit_control\|estado.Output" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612916615743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612916615743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bios_controll bios_controll " "create_clock -period 1.000 -name bios_controll bios_controll" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612916615743 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " "create_clock -period 1.000 -name unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1612916615743 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612916615743 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datab  to: combout " "Cell: rtl~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout " "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~1  from: datad  to: combout " "Cell: unit_process\|in_out_module\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~2  from: datac  to: combout " "Cell: unit_process\|in_out_module\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[23\]  from: datac  to: combout " "Cell: unit_process\|instruction\[23\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[24\]  from: datac  to: combout " "Cell: unit_process\|instruction\[24\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[25\]  from: datad  to: combout " "Cell: unit_process\|instruction\[25\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[26\]  from: datad  to: combout " "Cell: unit_process\|instruction\[26\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[27\]  from: datab  to: combout " "Cell: unit_process\|instruction\[27\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[28\]  from: dataa  to: combout " "Cell: unit_process\|instruction\[28\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[29\]  from: datac  to: combout " "Cell: unit_process\|instruction\[29\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[30\]  from: datac  to: combout " "Cell: unit_process\|instruction\[30\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[31\]  from: datac  to: combout " "Cell: unit_process\|instruction\[31\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916615803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612916615803 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1612916615857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612916615858 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612916615863 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612916615874 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612916619605 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612916619605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -126.725 " "Worst-case setup slack is -126.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916619605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916619605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -126.725         -208152.925 clk  " " -126.725         -208152.925 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916619605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.590            -361.801 bios_controll  " "  -12.590            -361.801 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916619605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.714            -734.898 unit_control:unit_control\|estado.Output  " "   -6.714            -734.898 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916619605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.223            -144.128 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high  " "   -5.223            -144.128 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916619605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916619605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.712 " "Worst-case hold slack is -8.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.712            -196.869 bios_controll  " "   -8.712            -196.869 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 clk  " "    0.122               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 unit_control:unit_control\|estado.Output  " "    0.157               0.000 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high  " "    0.424               0.000 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916620006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612916620008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612916620009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.093 " "Worst-case minimum pulse width slack is -4.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.093            -896.802 bios_controll  " "   -4.093            -896.802 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -11531.555 clk  " "   -3.000          -11531.555 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -51.769 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high  " "   -2.693             -51.769 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 unit_control:unit_control\|estado.Output  " "   -1.285            -164.480 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916620019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916620019 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612916625973 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612916625973 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612916625980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612916626021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612916628219 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datab  to: combout " "Cell: rtl~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout " "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~1  from: datad  to: combout " "Cell: unit_process\|in_out_module\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~2  from: datac  to: combout " "Cell: unit_process\|in_out_module\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[23\]  from: datac  to: combout " "Cell: unit_process\|instruction\[23\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[24\]  from: datac  to: combout " "Cell: unit_process\|instruction\[24\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[25\]  from: datad  to: combout " "Cell: unit_process\|instruction\[25\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[26\]  from: datad  to: combout " "Cell: unit_process\|instruction\[26\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[27\]  from: datab  to: combout " "Cell: unit_process\|instruction\[27\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[28\]  from: dataa  to: combout " "Cell: unit_process\|instruction\[28\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[29\]  from: datac  to: combout " "Cell: unit_process\|instruction\[29\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[30\]  from: datac  to: combout " "Cell: unit_process\|instruction\[30\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[31\]  from: datac  to: combout " "Cell: unit_process\|instruction\[31\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916628797 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612916628797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612916628798 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612916629672 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612916629672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -114.437 " "Worst-case setup slack is -114.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916629675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916629675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -114.437         -191167.845 clk  " " -114.437         -191167.845 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916629675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.807            -337.853 bios_controll  " "  -11.807            -337.853 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916629675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.262            -689.550 unit_control:unit_control\|estado.Output  " "   -6.262            -689.550 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916629675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.844            -133.856 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high  " "   -4.844            -133.856 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916629675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916629675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.928 " "Worst-case hold slack is -7.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.928            -179.878 bios_controll  " "   -7.928            -179.878 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 clk  " "    0.132               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 unit_control:unit_control\|estado.Output  " "    0.181               0.000 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high  " "    0.429               0.000 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916630070 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612916630073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612916630076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.724 " "Worst-case minimum pulse width slack is -3.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.724            -814.774 bios_controll  " "   -3.724            -814.774 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -11528.695 clk  " "   -3.000          -11528.695 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649             -51.637 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high  " "   -2.649             -51.637 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -164.480 unit_control:unit_control\|estado.Output  " "   -1.285            -164.480 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916630086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916630086 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612916631907 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612916631907 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612916631916 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: rtl~0  from: datab  to: combout " "Cell: rtl~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout " "Cell: unit_process\|in_out_module\|Mux0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~1  from: datad  to: combout " "Cell: unit_process\|in_out_module\|Mux0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|in_out_module\|Mux0~2  from: datac  to: combout " "Cell: unit_process\|in_out_module\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[23\]  from: datac  to: combout " "Cell: unit_process\|instruction\[23\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[24\]  from: datac  to: combout " "Cell: unit_process\|instruction\[24\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[25\]  from: datad  to: combout " "Cell: unit_process\|instruction\[25\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[26\]  from: datad  to: combout " "Cell: unit_process\|instruction\[26\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[27\]  from: datab  to: combout " "Cell: unit_process\|instruction\[27\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[28\]  from: dataa  to: combout " "Cell: unit_process\|instruction\[28\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[29\]  from: datac  to: combout " "Cell: unit_process\|instruction\[29\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[30\]  from: datac  to: combout " "Cell: unit_process\|instruction\[30\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: unit_process\|instruction\[31\]  from: datac  to: combout " "Cell: unit_process\|instruction\[31\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1612916632288 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1612916632288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612916632289 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1612916632662 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1612916632662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -62.880 " "Worst-case setup slack is -62.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916632667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916632667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -62.880         -105547.130 clk  " "  -62.880         -105547.130 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916632667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.827            -201.203 bios_controll  " "   -6.827            -201.203 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916632667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.648            -399.455 unit_control:unit_control\|estado.Output  " "   -3.648            -399.455 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916632667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.679             -63.917 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high  " "   -2.679             -63.917 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916632667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916632667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.538 " "Worst-case hold slack is -4.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.538            -105.532 bios_controll  " "   -4.538            -105.532 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.119 unit_control:unit_control\|estado.Output  " "   -0.078              -0.119 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.053 clk  " "   -0.053              -0.053 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high  " "    0.590               0.000 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916633051 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612916633056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612916633060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -9430.841 clk  " "   -3.000           -9430.841 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -427.502 bios_controll  " "   -3.000            -427.502 bios_controll " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -128.000 unit_control:unit_control\|estado.Output  " "   -1.000            -128.000 unit_control:unit_control\|estado.Output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high  " "   -1.000             -37.000 unit_process:unit_process\|in_out_module:in_out_module\|clk_divisor:clk_divisor\|high " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612916633070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612916633070 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1612916639231 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612916639231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612916640817 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612916641970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1349 " "Peak virtual memory: 1349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612916642231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb  9 21:24:02 2021 " "Processing ended: Tue Feb  9 21:24:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612916642231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612916642231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612916642231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612916642231 ""}
