/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:53 2017
 *                 Full Compile MD5 Checksum  7d7ecd2f231e57c2cad54acc68aba7d0
 *                     (minus title and desc)
 *                 MD5 Checksum               abfa74885d525b3b66c0de72b0e964ec
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_T2_BICM_CORE_1_H__
#define BCHP_T2_BICM_CORE_1_H__

/***************************************************************************
 *T2_BICM_CORE_1 - BICM Datapath Register Set
 ***************************************************************************/
#define BCHP_T2_BICM_CORE_1_MODE                 0x04500400 /* [RW][32] BICM General Configuration and Mode Selection */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_77        0x04500404 /* [RW][32] BICM General Configuration Register for MODCOD_77 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_76        0x04500408 /* [RW][32] BICM General Configuration Register for MODCOD_76 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_75        0x0450040c /* [RW][32] BICM General Configuration Register for MODCOD_75 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_74        0x04500410 /* [RW][32] BICM General Configuration Register for MODCOD_74 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_73        0x04500414 /* [RW][32] BICM General Configuration Register for MODCOD_73 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_72        0x04500418 /* [RW][32] BICM General Configuration Register for MODCOD_72 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_71        0x0450041c /* [RW][32] BICM General Configuration Register for MODCOD_71 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_70        0x04500420 /* [RW][32] BICM General Configuration Register for MODCOD_70 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_69        0x04500424 /* [RW][32] BICM General Configuration Register for MODCOD_69 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_68        0x04500428 /* [RW][32] BICM General Configuration Register for MODCOD_68 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_67        0x0450042c /* [RW][32] BICM General Configuration Register for MODCOD_67 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_66        0x04500430 /* [RW][32] BICM General Configuration Register for MODCOD_66 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_65        0x04500434 /* [RW][32] BICM General Configuration Register for MODCOD_65 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_64        0x04500438 /* [RW][32] BICM General Configuration Register for MODCOD_64 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_63        0x0450043c /* [RW][32] BICM General Configuration Register for MODCOD_63 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_62        0x04500440 /* [RW][32] BICM General Configuration Register for MODCOD_62 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_61        0x04500444 /* [RW][32] BICM General Configuration Register for MODCOD_61 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_60        0x04500448 /* [RW][32] BICM General Configuration Register for MODCOD_60 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_59        0x0450044c /* [RW][32] BICM General Configuration Register for MODCOD_59 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_58        0x04500450 /* [RW][32] BICM General Configuration Register for MODCOD_58 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_57        0x04500454 /* [RW][32] BICM General Configuration Register for MODCOD_57 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_56        0x04500458 /* [RW][32] BICM General Configuration Register for MODCOD_56 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_55        0x0450045c /* [RW][32] BICM General Configuration Register for MODCOD_55 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_54        0x04500460 /* [RW][32] BICM General Configuration Register for MODCOD_54 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_53        0x04500464 /* [RW][32] BICM General Configuration Register for MODCOD_53 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_52        0x04500468 /* [RW][32] BICM General Configuration Register for MODCOD_52 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_51        0x0450046c /* [RW][32] BICM General Configuration Register for MODCOD_51 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_50        0x04500470 /* [RW][32] BICM General Configuration Register for MODCOD_50 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_49        0x04500474 /* [RW][32] BICM General Configuration Register for MODCOD_49 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_48        0x04500478 /* [RW][32] BICM General Configuration Register for MODCOD_48 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_47        0x0450047c /* [RW][32] BICM General Configuration Register for MODCOD_47 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_46        0x04500480 /* [RW][32] BICM General Configuration Register for MODCOD_46 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_45        0x04500484 /* [RW][32] BICM General Configuration Register for MODCOD_45 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_44        0x04500488 /* [RW][32] BICM General Configuration Register for MODCOD_44 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_43        0x0450048c /* [RW][32] BICM General Configuration Register for MODCOD_43 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_42        0x04500490 /* [RW][32] BICM General Configuration Register for MODCOD_42 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_41        0x04500494 /* [RW][32] BICM General Configuration Register for MODCOD_41 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_40        0x04500498 /* [RW][32] BICM General Configuration Register for MODCOD_40 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_39        0x0450049c /* [RW][32] BICM General Configuration Register for MODCOD_39 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_38        0x045004a0 /* [RW][32] BICM General Configuration Register for MODCOD_38 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_37        0x045004a4 /* [RW][32] BICM General Configuration Register for MODCOD_37 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_36        0x045004a8 /* [RW][32] BICM General Configuration Register for MODCOD_36 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_35        0x045004ac /* [RW][32] BICM General Configuration Register for MODCOD_35 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_34        0x045004b0 /* [RW][32] BICM General Configuration Register for MODCOD_34 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_33        0x045004b4 /* [RW][32] BICM General Configuration Register for MODCOD_33 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_32        0x045004b8 /* [RW][32] BICM General Configuration Register for MODCOD_32 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_31        0x045004bc /* [RW][32] BICM General Configuration Register for MODCOD_31 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_30        0x045004c0 /* [RW][32] BICM General Configuration Register for MODCOD_30 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_29        0x045004c4 /* [RW][32] BICM General Configuration Register for MODCOD_29 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_28        0x045004c8 /* [RW][32] BICM General Configuration Register for MODCOD_28 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_27        0x045004cc /* [RW][32] BICM General Configuration Register for MODCOD_27 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_26        0x045004d0 /* [RW][32] BICM General Configuration Register for MODCOD_26 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_25        0x045004d4 /* [RW][32] BICM General Configuration Register for MODCOD_25 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_24        0x045004d8 /* [RW][32] BICM General Configuration Register for MODCOD_24 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_23        0x045004dc /* [RW][32] BICM General Configuration Register for MODCOD_23 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_22        0x045004e0 /* [RW][32] BICM General Configuration Register for MODCOD_22 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_21        0x045004e4 /* [RW][32] BICM General Configuration Register for MODCOD_21 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_20        0x045004e8 /* [RW][32] BICM General Configuration Register for MODCOD_20 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_19        0x045004ec /* [RW][32] BICM General Configuration Register for MODCOD_19 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_18        0x045004f0 /* [RW][32] BICM General Configuration Register for MODCOD_18 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_17        0x045004f4 /* [RW][32] BICM General Configuration Register for MODCOD_17 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_16        0x045004f8 /* [RW][32] BICM General Configuration Register for MODCOD_16 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_15        0x045004fc /* [RW][32] BICM General Configuration Register for MODCOD_15 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_14        0x04500500 /* [RW][32] BICM General Configuration Register for MODCOD_14 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_13        0x04500504 /* [RW][32] BICM General Configuration Register for MODCOD_13 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_12        0x04500508 /* [RW][32] BICM General Configuration Register for MODCOD_12 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_11        0x0450050c /* [RW][32] BICM General Configuration Register for MODCOD_11 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_10        0x04500510 /* [RW][32] BICM General Configuration Register for MODCOD_10 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_9         0x04500514 /* [RW][32] BICM General Configuration Register for MODCOD_9 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_8         0x04500518 /* [RW][32] BICM General Configuration Register for MODCOD_8 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_7         0x0450051c /* [RW][32] BICM General Configuration Register for MODCOD_7 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_6         0x04500520 /* [RW][32] BICM General Configuration Register for MODCOD_6 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_5         0x04500524 /* [RW][32] BICM General Configuration Register for MODCOD_5 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_4         0x04500528 /* [RW][32] BICM General Configuration Register for MODCOD_4 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_3         0x0450052c /* [RW][32] BICM General Configuration Register for MODCOD_3 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_2         0x04500530 /* [RW][32] BICM General Configuration Register for MODCOD_2 */
#define BCHP_T2_BICM_CORE_1_CFG_MODCOD_1         0x04500534 /* [RW][32] BICM General Configuration Register for MODCOD_1 */
#define BCHP_T2_BICM_CORE_1_EN_ITER_DMAP_0       0x04500538 /* [RW][32] BICM Iterative Demapping Enable Register */
#define BCHP_T2_BICM_CORE_1_EN_ITER_DMAP_1       0x0450053c /* [RW][32] BICM Iterative Demapping Enable Register */
#define BCHP_T2_BICM_CORE_1_OVR_CFG              0x04500540 /* [RW][32] BICM Configuration Override Register */
#define BCHP_T2_BICM_CORE_1_OVR_CFG2             0x04500544 /* [RW][32] Override control for the CSI inputs and OFDM frame index */
#define BCHP_T2_BICM_CORE_1_LLR_SCL_0            0x04500548 /* [RW][32] DMAP LLR Feedback Saclers */
#define BCHP_T2_BICM_CORE_1_LLR_SCL_1            0x0450054c /* [RW][32] DMAP LLR Feedback Saclers */
#define BCHP_T2_BICM_CORE_1_BYP_CTRL             0x04500550 /* [RW][32] Bypass Control for the deinterleavers */
#define BCHP_T2_BICM_CORE_1_CDI_MEMORY           0x04500554 /* [RO][32] CDI Memory Read Values */
#define BCHP_T2_BICM_CORE_1_DMAP_PARAMS          0x04500558 /* [RW][32] Demapper Parmeters */
#define BCHP_T2_BICM_CORE_1_L1_PARAMS_0          0x0450055c /* [RW][32] BICM L1 Parameters - Set 0 */
#define BCHP_T2_BICM_CORE_1_L1_PARAMS_1          0x04500560 /* [RW][32] BICM L1 Parameters - Set 1 */
#define BCHP_T2_BICM_CORE_1_L1_PARAMS_2          0x04500564 /* [RW][32] BICM L1 Parameters - Set 2 */
#define BCHP_T2_BICM_CORE_1_L1_PARAMS_3          0x04500568 /* [RW][32] BICM L1 Parameters - Set 3 */
#define BCHP_T2_BICM_CORE_1_STALL_CTRL0          0x0450056c /* [RW][32] BICM Stalling Control Registers */
#define BCHP_T2_BICM_CORE_1_STALL_CTRL1          0x04500570 /* [RW][32] BICM Stalling Control Registers */
#define BCHP_T2_BICM_CORE_1_BMET_CTRL            0x04500574 /* [RW][32] BICM Bit Metric Memory Control */
#define BCHP_T2_BICM_CORE_1_LDPC_CONFIG_0        0x04500578 /* [RW][32] LDPC GEneral Configuration Register */
#define BCHP_T2_BICM_CORE_1_LDPC_PSL_CTL         0x0450057c /* [RW][32] Power Saving Loop Control register */
#define BCHP_T2_BICM_CORE_1_LDPC_PSL_INT_THRES   0x04500580 /* [RW][32] PSL Integrator Threshold */
#define BCHP_T2_BICM_CORE_1_LDPC_PSL_INT         0x04500584 /* [RW][32] PSL Integrator Value */
#define BCHP_T2_BICM_CORE_1_LDPC_PSL_AVE         0x04500588 /* [RW][32] PSL Integrator Average Value */
#define BCHP_T2_BICM_CORE_1_LDPC_PSL_XCS         0x0450058c /* [RO][32] PSL Excess Value */
#define BCHP_T2_BICM_CORE_1_LDPC_PSL_FILTER      0x04500590 /* [RW][32] PSL Filter for ACM */
#define BCHP_T2_BICM_CORE_1_BCH_CTRL             0x04500594 /* [RW][32] BCH Decoder Control Register */
#define BCHP_T2_BICM_CORE_1_RT_STATUS            0x04500598 /* [RO][32] T2 BICM Core Real Time Status Register */
#define BCHP_T2_BICM_CORE_1_STATUS               0x0450059c /* [RO][32] T2 BICM Core Sticky Time Status Register */
#define BCHP_T2_BICM_CORE_1_STATUS_CLR           0x045005a0 /* [WO][32] T2 BICM Core Status Register Clear */
#define BCHP_T2_BICM_CORE_1_STATS_CTRL           0x045005a4 /* [RW][32] BICM Statistics Counter Control */
#define BCHP_T2_BICM_CORE_1_LDPC_CUR_ITER        0x045005a8 /* [RO][32] LDPC Decoder Iterations Per Frame */
#define BCHP_T2_BICM_CORE_1_LDPC_TOT_ITER_CNTR_PLP0 0x045005ac /* [RO][32] LDPC Iteration Count (PLP0) */
#define BCHP_T2_BICM_CORE_1_LDPC_TOT_ITER_CNTR_PLP1 0x045005b0 /* [RO][32] LDPC Iteration Count (PLP1) */
#define BCHP_T2_BICM_CORE_1_LDPC_TOT_ITER_CNTR_PRE 0x045005b4 /* [RO][32] LDPC Iteration Count (PRE) */
#define BCHP_T2_BICM_CORE_1_LDPC_TOT_ITER_CNTR_POST 0x045005b8 /* [RO][32] LDPC Iteration Count (POST) */
#define BCHP_T2_BICM_CORE_1_LDPC_FAIL_CNTR_PLP0  0x045005bc /* [RO][32] LDPC Fail Count (PLP0) */
#define BCHP_T2_BICM_CORE_1_LDPC_FAIL_CNTR_PLP1  0x045005c0 /* [RO][32] LDPC Fail Count (PLP1) */
#define BCHP_T2_BICM_CORE_1_LDPC_FAIL_CNTR_PRE   0x045005c4 /* [RO][32] LDPC Fail Count (PRE) */
#define BCHP_T2_BICM_CORE_1_LDPC_FAIL_CNTR_POST  0x045005c8 /* [RO][32] LDPC Fail Count (POST) */
#define BCHP_T2_BICM_CORE_1_LDPC_FRM_CNTR_PLP0   0x045005cc /* [RO][32] LDPC Frame Count (PLP0) */
#define BCHP_T2_BICM_CORE_1_LDPC_FRM_CNTR_PLP1   0x045005d0 /* [RO][32] LDPC Frame Count (PLP1) */
#define BCHP_T2_BICM_CORE_1_LDPC_FRM_CNTR_PRE    0x045005d4 /* [RO][32] LDPC Frame Count (PRE) */
#define BCHP_T2_BICM_CORE_1_LDPC_FRM_CNTR_POST   0x045005d8 /* [RO][32] LDPC Frame Count (POST) */
#define BCHP_T2_BICM_CORE_1_BCH_DECNBLK_CNTR_PLP0 0x045005dc /* [RO][32] BCH Number of Block Counter (PLP0) */
#define BCHP_T2_BICM_CORE_1_BCH_DECNBLK_CNTR_PLP1 0x045005e0 /* [RO][32] BCH Number of Block Counter (PLP1) */
#define BCHP_T2_BICM_CORE_1_BCH_DECNBLK_CNTR_PRE 0x045005e4 /* [RO][32] BCH Number of Block Counter (PRE) */
#define BCHP_T2_BICM_CORE_1_BCH_DECNBLK_CNTR_POST 0x045005e8 /* [RO][32] BCH Number of Block Counter (POST) */
#define BCHP_T2_BICM_CORE_1_BCH_DECCBLK_CNTR_PLP0 0x045005ec /* [RO][32] BCH Number of Corrected Blocks Counter (PLP0) */
#define BCHP_T2_BICM_CORE_1_BCH_DECCBLK_CNTR_PLP1 0x045005f0 /* [RO][32] BCH Number of Corrected Blocks Counter (PLP1) */
#define BCHP_T2_BICM_CORE_1_BCH_DECCBLK_CNTR_PRE 0x045005f4 /* [RO][32] BCH Number of Corrected Blocks Counter (PRE) */
#define BCHP_T2_BICM_CORE_1_BCH_DECCBLK_CNTR_POST 0x045005f8 /* [RO][32] BCH Number of Corrected Blocks Counter (POST) */
#define BCHP_T2_BICM_CORE_1_BCH_DECBBLK_CNTR_PLP0 0x045005fc /* [RO][32] BCH Number of Uncorrected Blocks Counter (PLP0) */
#define BCHP_T2_BICM_CORE_1_BCH_DECBBLK_CNTR_PLP1 0x04500600 /* [RO][32] BCH Number of Uncorrected Blocks Counter (PLP1) */
#define BCHP_T2_BICM_CORE_1_BCH_DECBBLK_CNTR_PRE 0x04500604 /* [RO][32] BCH Number of Uncorrected Blocks Counter (PRE) */
#define BCHP_T2_BICM_CORE_1_BCH_DECBBLK_CNTR_POST 0x04500608 /* [RO][32] BCH Number of Uncorrected Blocks Counter (POST) */
#define BCHP_T2_BICM_CORE_1_BCH_DECCBIT_CNTR_PLP0 0x0450060c /* [RO][32] BCH Number of Corrected Bits Counter (PLP0) */
#define BCHP_T2_BICM_CORE_1_BCH_DECCBIT_CNTR_PLP1 0x04500610 /* [RO][32] BCH Number of Corrected Bits Counter (PLP1) */
#define BCHP_T2_BICM_CORE_1_BCH_DECCBIT_CNTR_PRE 0x04500614 /* [RO][32] BCH Number of Corrected Bits Counter (PRE) */
#define BCHP_T2_BICM_CORE_1_BCH_DECCBIT_CNTR_POST 0x04500618 /* [RO][32] BCH Number of Corrected Bits Counter (POST) */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_PARAM_GAIN_PLP0 0x0450061c /* [RW][32] BCH Gain of Lock Detector Parameters for PLP0 */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_PARAM_LOSS_PLP0 0x04500620 /* [RW][32] BCH Loss of Lock Detector Parameters for PLP0 */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_CFG_PLP0    0x04500624 /* [RW][32] BCH Lock Detector Configuration for PLP0 */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_PARAM_GAIN_PLP1 0x04500628 /* [RW][32] BCH Gain of Lock Detector Parameters for PLP1 */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_PARAM_LOSS_PLP1 0x0450062c /* [RW][32] BCH Loss of Lock Detector Parameters for PLP1 */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_CFG_PLP1    0x04500630 /* [RW][32] BCH Lock Detector Configuration for PLP1 */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_PARAM_GAIN_PRE 0x04500634 /* [RW][32] BCH Gain of Lock Detector Parameters for L1 PRE */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_PARAM_LOSS_PRE 0x04500638 /* [RW][32] BCH Loss of Lock Detector Parameters for L1 PRE */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_CFG_PRE     0x0450063c /* [RW][32] BCH Lock Detector Configuration for L1 PRE */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_PARAM_GAIN_POST 0x04500640 /* [RW][32] BCH Gain of Lock Detector Parameters for L1 POST */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_PARAM_LOSS_POST 0x04500644 /* [RW][32] BCH Loss of Lock Detector Parameters for L1 POST */
#define BCHP_T2_BICM_CORE_1_BCH_LOCK_CFG_POST    0x04500648 /* [RW][32] BCH Lock Detector Configuration for L1 POST */
#define BCHP_T2_BICM_CORE_1_SNR_CTL              0x0450064c /* [RW][32] "T2 SNR Estimator Control Register" */
#define BCHP_T2_BICM_CORE_1_SNR_L1_PRE           0x04500650 /* [RO][32] "L1_PRE Error Power Estimate" */
#define BCHP_T2_BICM_CORE_1_SNR_L1_POST          0x04500654 /* [RO][32] "L1_POST Error Power Estimate" */
#define BCHP_T2_BICM_CORE_1_SNR_PLP0             0x04500658 /* [RO][32] "PLP0 Error Power Estimate" */
#define BCHP_T2_BICM_CORE_1_SNR_PLP1             0x0450065c /* [RO][32] "PLP1 Error Power Estimate" */
#define BCHP_T2_BICM_CORE_1_DISP_CFG             0x04500660 /* [RW][32] "Constellation Display Configuration" */
#define BCHP_T2_BICM_CORE_1_DISP_READ_INDEX      0x04500664 /* [RW][32] "Constellation Display Read Index" */
#define BCHP_T2_BICM_CORE_1_DISP_READ_DATA       0x04500668 /* [RO][32] "Constellation Display Read Data" */
#define BCHP_T2_BICM_CORE_1_TEST_CONFIG          0x0450066c /* [RW][32] BICM Test Configuration Register */
#define BCHP_T2_BICM_CORE_1_TP_TEST_MISC0        0x04500670 /* [RW][32] BICM TP_TEST Miscellaneous register */
#define BCHP_T2_BICM_CORE_1_TP_TEST_MISC1        0x04500674 /* [RW][32] BICM TP_TEST Miscellaneous register */
#define BCHP_T2_BICM_CORE_1_TP_TEST_MISC2        0x04500678 /* [RW][32] BICM TP_TEST Miscellaneous register */
#define BCHP_T2_BICM_CORE_1_TP_TEST_MODE         0x0450067c /* [RW][32] BICM TP_TEST Mode register */
#define BCHP_T2_BICM_CORE_1_BIST_CONFIG          0x04500680 /* [RW][32] BICM Ad Hoc Built In Self Test Configuration Register */
#define BCHP_T2_BICM_CORE_1_MISR_SEED            0x04500684 /* [RW][32] BICM Ad Hoc Built In Self Test MISR Seed Register */
#define BCHP_T2_BICM_CORE_1_TPOUT                0x04500688 /* [RO][32] Testport Output Values */
#define BCHP_T2_BICM_CORE_1_ECO                  0x0450068c /* [RW][32] BICM ECO register */

#endif /* #ifndef BCHP_T2_BICM_CORE_1_H__ */

/* End of File */
