{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 15:38:43 2022 " "Info: Processing started: Mon Mar 28 15:38:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off prob2_2 -c prob2_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off prob2_2 -c prob2_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register next_state~reg0 next_state~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"next_state~reg0\" and destination register \"next_state~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns next_state~reg0 1 REG LCFF_X14_Y18_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 5; REG Node = 'next_state~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns next_state~160 2 COMB LCCOMB_X14_Y18_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 1; COMB Node = 'next_state~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { next_state~reg0 next_state~160 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns next_state~reg0 3 REG LCFF_X14_Y18_N21 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 5; REG Node = 'next_state~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { next_state~160 next_state~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { next_state~reg0 next_state~160 next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { next_state~reg0 {} next_state~160 {} next_state~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.449 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 2.449 ns next_state~reg0 3 REG LCFF_X14_Y18_N21 5 " "Info: 3: + IC(0.634 ns) + CELL(0.618 ns) = 2.449 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 5; REG Node = 'next_state~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { clock~clkctrl next_state~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.11 % ) " "Info: Total cell delay = 1.472 ns ( 60.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 39.89 % ) " "Info: Total interconnect delay = 0.977 ns ( 39.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} next_state~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.449 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 2.449 ns next_state~reg0 3 REG LCFF_X14_Y18_N21 5 " "Info: 3: + IC(0.634 ns) + CELL(0.618 ns) = 2.449 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 5; REG Node = 'next_state~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { clock~clkctrl next_state~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.11 % ) " "Info: Total cell delay = 1.472 ns ( 60.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 39.89 % ) " "Info: Total interconnect delay = 0.977 ns ( 39.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} next_state~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} next_state~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} next_state~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { next_state~reg0 next_state~160 next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { next_state~reg0 {} next_state~160 {} next_state~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} next_state~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} next_state~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { next_state~reg0 {} } {  } {  } "" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "chg\[0\]~reg0 mny\[0\] clock 3.529 ns register " "Info: tsu for register \"chg\[0\]~reg0\" (data pin = \"mny\[0\]\", clock pin = \"clock\") is 3.529 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.888 ns + Longest pin register " "Info: + Longest pin to register delay is 5.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.762 ns) 0.762 ns mny\[0\] 1 PIN PIN_D10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.762 ns) = 0.762 ns; Loc. = PIN_D10; Fanout = 3; PIN Node = 'mny\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mny[0] } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.614 ns) + CELL(0.357 ns) 5.733 ns chg\[0\]~355 2 COMB LCCOMB_X14_Y18_N18 1 " "Info: 2: + IC(4.614 ns) + CELL(0.357 ns) = 5.733 ns; Loc. = LCCOMB_X14_Y18_N18; Fanout = 1; COMB Node = 'chg\[0\]~355'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.971 ns" { mny[0] chg[0]~355 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.888 ns chg\[0\]~reg0 3 REG LCFF_X14_Y18_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.888 ns; Loc. = LCFF_X14_Y18_N19; Fanout = 3; REG Node = 'chg\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { chg[0]~355 chg[0]~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 21.64 % ) " "Info: Total cell delay = 1.274 ns ( 21.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.614 ns ( 78.36 % ) " "Info: Total interconnect delay = 4.614 ns ( 78.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { mny[0] chg[0]~355 chg[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { mny[0] {} mny[0]~combout {} chg[0]~355 {} chg[0]~reg0 {} } { 0.000ns 0.000ns 4.614ns 0.000ns } { 0.000ns 0.762ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.449 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 2.449 ns chg\[0\]~reg0 3 REG LCFF_X14_Y18_N19 3 " "Info: 3: + IC(0.634 ns) + CELL(0.618 ns) = 2.449 ns; Loc. = LCFF_X14_Y18_N19; Fanout = 3; REG Node = 'chg\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { clock~clkctrl chg[0]~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.11 % ) " "Info: Total cell delay = 1.472 ns ( 60.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 39.89 % ) " "Info: Total interconnect delay = 0.977 ns ( 39.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl chg[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} chg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.888 ns" { mny[0] chg[0]~355 chg[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.888 ns" { mny[0] {} mny[0]~combout {} chg[0]~355 {} chg[0]~reg0 {} } { 0.000ns 0.000ns 4.614ns 0.000ns } { 0.000ns 0.762ns 0.357ns 0.155ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl chg[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} chg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock buy chg\[0\]~reg0 6.465 ns register " "Info: tco from clock \"clock\" to destination pin \"buy\" through register \"chg\[0\]~reg0\" is 6.465 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.449 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 2.449 ns chg\[0\]~reg0 3 REG LCFF_X14_Y18_N19 3 " "Info: 3: + IC(0.634 ns) + CELL(0.618 ns) = 2.449 ns; Loc. = LCFF_X14_Y18_N19; Fanout = 3; REG Node = 'chg\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { clock~clkctrl chg[0]~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.11 % ) " "Info: Total cell delay = 1.472 ns ( 60.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 39.89 % ) " "Info: Total interconnect delay = 0.977 ns ( 39.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl chg[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} chg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.922 ns + Longest register pin " "Info: + Longest register to pin delay is 3.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns chg\[0\]~reg0 1 REG LCFF_X14_Y18_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y18_N19; Fanout = 3; REG Node = 'chg\[0\]~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { chg[0]~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(1.962 ns) 3.922 ns buy 2 PIN PIN_Y13 0 " "Info: 2: + IC(1.960 ns) + CELL(1.962 ns) = 3.922 ns; Loc. = PIN_Y13; Fanout = 0; PIN Node = 'buy'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { chg[0]~reg0 buy } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 50.03 % ) " "Info: Total cell delay = 1.962 ns ( 50.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.960 ns ( 49.97 % ) " "Info: Total interconnect delay = 1.960 ns ( 49.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { chg[0]~reg0 buy } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { chg[0]~reg0 {} buy {} } { 0.000ns 1.960ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl chg[0]~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} chg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { chg[0]~reg0 buy } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { chg[0]~reg0 {} buy {} } { 0.000ns 1.960ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "next_state~reg0 mny\[1\] clock -2.650 ns register " "Info: th for register \"next_state~reg0\" (data pin = \"mny\[1\]\", clock pin = \"clock\") is -2.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.449 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.618 ns) 2.449 ns next_state~reg0 3 REG LCFF_X14_Y18_N21 5 " "Info: 3: + IC(0.634 ns) + CELL(0.618 ns) = 2.449 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 5; REG Node = 'next_state~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { clock~clkctrl next_state~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.11 % ) " "Info: Total cell delay = 1.472 ns ( 60.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 39.89 % ) " "Info: Total interconnect delay = 0.977 ns ( 39.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} next_state~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.248 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns mny\[1\] 1 PIN PIN_H22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H22; Fanout = 3; PIN Node = 'mny\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mny[1] } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.045 ns) + CELL(0.228 ns) 5.093 ns next_state~160 2 COMB LCCOMB_X14_Y18_N20 1 " "Info: 2: + IC(4.045 ns) + CELL(0.228 ns) = 5.093 ns; Loc. = LCCOMB_X14_Y18_N20; Fanout = 1; COMB Node = 'next_state~160'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { mny[1] next_state~160 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.248 ns next_state~reg0 3 REG LCFF_X14_Y18_N21 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.248 ns; Loc. = LCFF_X14_Y18_N21; Fanout = 5; REG Node = 'next_state~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { next_state~160 next_state~reg0 } "NODE_NAME" } } { "prob2_2.v" "" { Text "D:/Downloads/Spring  2022/Spring 2022 submissions/CSE460/CSE460 Lab/Lab assignment 2/prob2_2/prob2_2.v" 19 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.203 ns ( 22.92 % ) " "Info: Total cell delay = 1.203 ns ( 22.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.045 ns ( 77.08 % ) " "Info: Total interconnect delay = 4.045 ns ( 77.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { mny[1] next_state~160 next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { mny[1] {} mny[1]~combout {} next_state~160 {} next_state~reg0 {} } { 0.000ns 0.000ns 4.045ns 0.000ns } { 0.000ns 0.820ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { clock clock~clkctrl next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { clock {} clock~combout {} clock~clkctrl {} next_state~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.634ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { mny[1] next_state~160 next_state~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { mny[1] {} mny[1]~combout {} next_state~160 {} next_state~reg0 {} } { 0.000ns 0.000ns 4.045ns 0.000ns } { 0.000ns 0.820ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 15:38:44 2022 " "Info: Processing ended: Mon Mar 28 15:38:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
