Partition Merge report for IT_LAB_9
Tue Apr 12 20:53:41 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Apr 12 20:53:40 2022           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; IT_LAB_9                                        ;
; Top-level Entity Name           ; IT_LAB_9                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 2,143 / 41,910 ( 5 % )                          ;
; Total registers                 ; 3281                                            ;
; Total pins                      ; 168 / 499 ( 34 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 29,568 / 5,662,720 ( < 1 % )                    ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 2 / 15 ( 13 % )                                 ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                   ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File              ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+--------------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                         ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+------------------------------------------------------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+------------------------------------------------------+
; Top                            ; Disengaged             ; 99.97% (3365 / 3366)           ; 0.00% (0 / 3366)              ; Rapid Recompile disengaged: unable to isolate change ;
; sld_hub:auto_hub               ; Engaged                ; 100.00% (432 / 432)            ; 100.00% (432 / 432)           ;                                                      ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 100.00% (3876 / 3876)          ; 100.00% (3876 / 3876)         ;                                                      ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities ;
+------------------------+----------------------------------------+
; Changed Logic Entities ; Number of Changed Nodes                ;
+------------------------+----------------------------------------+
; |IT_LAB_9              ; 2                                      ;
+------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                   ;
+---------------------------------+---------------------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                                  ; Previous Value ; Current Value      ;
+---------------------------------+---------------------------------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]  ; --             ; acq_trigger_in[2]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]  ; --             ; acq_data_in[2]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10] ; --             ; acq_trigger_in[3]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10] ; --             ; acq_data_in[3]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11] ; --             ; acq_trigger_in[4]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11] ; --             ; acq_data_in[4]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12] ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12] ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13] ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13] ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14] ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14] ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15] ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15] ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16] ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16] ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17] ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17] ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18] ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18] ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19] ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19] ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]  ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]  ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20] ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20] ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21] ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21] ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22] ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22] ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23] ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23] ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24] ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24] ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25] ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25] ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]  ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]  ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]  ; --             ; acq_trigger_in[21] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]  ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]  ; --             ; acq_trigger_in[22] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]  ; --             ; acq_data_in[22]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]  ; --             ; acq_trigger_in[23] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]  ; --             ; acq_data_in[23]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]  ; --             ; acq_trigger_in[24] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]  ; --             ; acq_data_in[24]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]  ; --             ; acq_trigger_in[25] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]  ; --             ; acq_data_in[25]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]  ; --             ; acq_trigger_in[26] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]  ; --             ; acq_data_in[26]    ;
+---------------------------------+---------------------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 268 changed assignments


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                     ; Details ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                                                              ; N/A     ;
; top:u1|DRAM_CAS_N                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_wirecell                                                                                                                                          ; N/A     ;
; top:u1|DRAM_CAS_N                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_wirecell                                                                                                                                          ; N/A     ;
; top:u1|DRAM_RAS_N                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_wirecell                                                                                                                                          ; N/A     ;
; top:u1|DRAM_RAS_N                                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_wirecell                                                                                                                                          ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[0]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[10]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[11]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[12]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[13]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[14]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[15]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[16]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[17]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[18]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[19]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[1]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[20]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[21]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[22]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[23]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[24]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[25]                                                                                                                                                                               ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[2]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[3]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[4]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[5]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[6]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[7]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[8]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[9]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[9]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|readaddress[9]                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonmm_write_slave_waitrequest ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|wrfull~1_wirecell                                                                  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonmm_write_slave_waitrequest ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|wrfull~1_wirecell                                                                  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonmm_write_slave_write       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|fifo_empty                                                                                                                          ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonmm_write_slave_write       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|fifo_empty                                                                                                                          ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[0]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[0]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[10] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[10] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[11] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[11] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[12] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[12] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[13] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[13] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[14] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[14] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[15] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[15] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[16] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[16] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[17] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[17] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[18] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[18] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[19] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[19] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[1]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[1]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[20] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[20] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[21] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[21] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[22] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[22] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[23] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[23] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[24] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[24] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[25] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[25] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[26] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[26] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[27] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[27] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[28] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[28] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[29] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[29] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[2]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[2]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[30] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[30] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[31] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[31] ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[3]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[3]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[4]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[4]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[5]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[5]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[6]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[6]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[7]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[7]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[8]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[8]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[9]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_data[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|q_b[9]  ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_ready            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|valid_video                                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_ready            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|valid_video                                                                                                                                                                                                ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_valid            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_valid                                                                                                                                                                       ; N/A     ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_valid            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|avalonst_source_valid                                                                                                                                                                       ; N/A     ;
; top:u1|PD_LAB_9:u4|dma_irq_irq                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|dma_ctl_irq                                                                                                                                                                                   ; N/A     ;
; top:u1|PD_LAB_9:u4|dma_irq_irq                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|dma_ctl_irq                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[0]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[0]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[10]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[10]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[11]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[11]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[12]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[12]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[13]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[13]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[14]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[14]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[15]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[15]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[16]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[16]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[17]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[17]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[18]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[18]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[19]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[19]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[1]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[1]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[20]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[20]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[21]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[21]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[22]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[22]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[23]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[23]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[24]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[24]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[25]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[25]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[26]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[26]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[27]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[27]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[28]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[28]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[29]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[29]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[2]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[2]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[30]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[30]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[31]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[31]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|H_pos[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[3]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[3]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[4]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[4]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[5]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[5]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[6]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[6]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[7]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[7]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[8]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[8]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[9]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|H_pos[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|H_pos[9]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[0]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[0]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[0]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[10]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[10]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[10]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[11]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[11]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[11]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[12]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[12]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[12]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[13]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[13]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[13]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[14]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[14]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[14]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[15]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[15]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[15]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[16]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[16]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[16]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[17]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[17]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[17]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[18]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[18]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[18]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[19]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[19]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[19]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[1]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[1]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[1]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[20]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[20]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[20]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[21]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[21]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[21]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[22]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[22]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[22]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[23]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[23]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[23]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[24]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[24]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[24]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[25]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[25]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[25]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[26]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[26]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[26]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[27]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[27]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[27]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[28]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[28]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[28]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[29]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[29]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[29]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[2]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[2]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[2]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[30]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[30]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[30]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[31]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[31]                                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[31]                                                                                                                                                                                                  ; N/A     ;
; top:u1|timer:u2|V_pos[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[3]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[3]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[3]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[4]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[4]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[4]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[5]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[5]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[5]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[6]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[6]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[6]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[7]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[7]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[7]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[8]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[8]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[8]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[9]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|V_pos[9]                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|V_pos[9]                                                                                                                                                                                                   ; N/A     ;
; top:u1|timer:u2|valid_video                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|valid_video                                                                                                                                                                                                ; N/A     ;
; top:u1|timer:u2|valid_video                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; top:u1|timer:u2|counter:u0|valid_video                                                                                                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                   ; N/A     ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                               ; Partition ; Type          ; Location ; Status                                     ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; ADC_CONVST                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ADC_CONVST                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_CONVST~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; ADC_DIN                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ADC_DIN                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_DIN~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; ADC_DOUT                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- ADC_DOUT                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- ADC_DOUT~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; ADC_SCLK                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- ADC_SCLK                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- ADC_SCLK~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; AUD_ADCDAT                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- AUD_ADCDAT                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCDAT~input                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; AUD_ADCLRCK                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_ADCLRCK                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_ADCLRCK~output                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; AUD_BCLK                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_BCLK                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_BCLK~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; AUD_DACDAT                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_DACDAT                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_DACDAT~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; AUD_DACLRCK                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- AUD_DACLRCK                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- AUD_DACLRCK~output                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; AUD_XCK                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- AUD_XCK                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- AUD_XCK~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; CLOCK2_50                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK2_50                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK2_50~input                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; CLOCK3_50                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK3_50                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK3_50~input                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; CLOCK4_50                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK4_50                                                                                                                   ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK4_50~input                                                                                                             ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; CLOCK_50                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[0]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[0]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[0]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[10]                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[10]                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[10]~output                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[11]                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[11]                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[11]~output                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[12]                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[12]                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[12]~output                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[1]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[1]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[1]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[2]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[2]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[2]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[3]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[3]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[3]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[4]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[4]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[4]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[5]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[5]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[5]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[6]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[6]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[6]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[7]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[7]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[7]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[8]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[8]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[8]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_ADDR[9]                                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_ADDR[9]                                                                                                                ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_ADDR[9]~output                                                                                                         ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_BA[0]                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[0]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[0]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_BA[1]                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_BA[1]                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_BA[1]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_CAS_N                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CAS_N                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CAS_N~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_CKE                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CKE                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CKE~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_CLK                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CLK                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CLK~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_CS_N                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_CS_N                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_CS_N~output                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[0]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[0]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[0]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[10]                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[10]                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[10]~output                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[11]                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[11]                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[11]~output                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[12]                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[12]                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[12]~output                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[13]                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[13]                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[13]~output                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[14]                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[14]                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[14]~output                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[15]                                                                                                                        ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[15]                                                                                                                 ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[15]~output                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[1]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[1]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[1]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[2]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[2]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[2]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[3]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[3]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[3]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[4]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[4]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[4]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[5]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[5]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[5]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[6]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[6]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[6]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[7]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[7]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[7]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[8]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[8]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[8]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_DQ[9]                                                                                                                         ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- DRAM_DQ[9]                                                                                                                  ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- DRAM_DQ[9]~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_LDQM                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_LDQM                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_LDQM~output                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_RAS_N                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_RAS_N                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_RAS_N~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_UDQM                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_UDQM                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_UDQM~output                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; DRAM_WE_N                                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- DRAM_WE_N                                                                                                                   ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- DRAM_WE_N~output                                                                                                            ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; FPGA_I2C_SCLK                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- FPGA_I2C_SCLK                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SCLK~output                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; FPGA_I2C_SDAT                                                                                                                      ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- FPGA_I2C_SDAT                                                                                                               ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_I2C_SDAT~output                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX0[0]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX0[1]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX0[2]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX0[3]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX0[4]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX0[5]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX0[6]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX1[0]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX1[1]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX1[2]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX1[3]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX1[4]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX1[5]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX1[6]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX2[0]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[0]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[0]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX2[1]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[1]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[1]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX2[2]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[2]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[2]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX2[3]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[3]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[3]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX2[4]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[4]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[4]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX2[5]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[5]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[5]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX2[6]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX2[6]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX2[6]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX3[0]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[0]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[0]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX3[1]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[1]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[1]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX3[2]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[2]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[2]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX3[3]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[3]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[3]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX3[4]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[4]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[4]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX3[5]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[5]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[5]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX3[6]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX3[6]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX3[6]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX4[0]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[0]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[0]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX4[1]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[1]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[1]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX4[2]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[2]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[2]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX4[3]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[3]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[3]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX4[4]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[4]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[4]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX4[5]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[5]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[5]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX4[6]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX4[6]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX4[6]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX5[0]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[0]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[0]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX5[1]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[1]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[1]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX5[2]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[2]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[2]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX5[3]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[3]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[3]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX5[4]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[4]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[4]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX5[5]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[5]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[5]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; HEX5[6]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX5[6]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX5[6]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; IRDA_RXD                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- IRDA_RXD                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- IRDA_RXD~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; IRDA_TXD                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- IRDA_TXD                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- IRDA_TXD~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; KEY[0]                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; KEY[1]                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; KEY[2]                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[2]                                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[2]~input                                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; KEY[3]                                                                                                                             ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[3]                                                                                                                      ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[3]~input                                                                                                                ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[0]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[1]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[2]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[2]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[2]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[3]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[3]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[3]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[4]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[4]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[4]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[5]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[5]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[5]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[6]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[6]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[6]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[7]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[7]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[7]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[8]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[8]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[8]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; LEDR[9]                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[9]                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[9]~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; PS2_CLK                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; PS2_CLK2                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK2                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK2~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; PS2_DAT                                                                                                                            ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT                                                                                                                     ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; PS2_DAT2                                                                                                                           ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT2                                                                                                                    ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT2~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[0]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[1]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[2]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[3]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[4]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[4]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[4]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[5]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[5]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[5]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[6]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[6]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[6]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[7]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[7]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[7]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[8]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[8]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[8]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; SW[9]                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[9]                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[9]~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_CLK27                                                                                                                           ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_CLK27                                                                                                                    ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_CLK27~input                                                                                                              ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_DATA[0]                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[0]                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[0]~input                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_DATA[1]                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[1]                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[1]~input                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_DATA[2]                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[2]                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[2]~input                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_DATA[3]                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[3]                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[3]~input                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_DATA[4]                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[4]                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[4]~input                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_DATA[5]                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[5]                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[5]~input                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_DATA[6]                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[6]                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[6]~input                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_DATA[7]                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_DATA[7]                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_DATA[7]~input                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_HS                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_HS                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_HS~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_RESET_N                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- TD_RESET_N                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- TD_RESET_N~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; TD_VS                                                                                                                              ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- TD_VS                                                                                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- TD_VS~input                                                                                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_BLANK_N                                                                                                                        ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_BLANK_N                                                                                                                 ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_BLANK_N~output                                                                                                          ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_B[0]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_B[1]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_B[2]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_B[3]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_B[4]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[4]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[4]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_B[5]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[5]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[5]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_B[6]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[6]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[6]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_B[7]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[7]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[7]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_CLK                                                                                                                            ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_CLK                                                                                                                     ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_CLK~output                                                                                                              ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_G[0]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_G[1]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_G[2]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_G[3]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_G[4]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[4]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[4]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_G[5]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[5]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[5]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_G[6]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[6]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[6]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_G[7]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[7]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[7]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_HS                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_R[0]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_R[1]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_R[2]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_R[3]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_R[4]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[4]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[4]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_R[5]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[5]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[5]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_R[6]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[6]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[6]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_R[7]                                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[7]                                                                                                                    ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[7]~output                                                                                                             ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_SYNC_N                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_SYNC_N                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_SYNC_N~output                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; VGA_VS                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS                                                                                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output                                                                                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; jtag.bp.u1_u4_master_0_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_DRAM_CAS_N                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_DRAM_RAS_N                                                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_0_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_10_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_11_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_12_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_13_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_14_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_15_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_16_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_17_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_18_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_19_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_1_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_20_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_21_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_22_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_23_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_24_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_25_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_26_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_27_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_28_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_29_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_2_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_30_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_31_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_3_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_4_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_5_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_6_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_7_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_8_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_H_pos_9_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_0_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_10_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_11_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_12_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_13_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_14_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_15_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_16_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_17_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_18_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_19_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_1_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_20_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_21_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_22_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_23_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_24_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_25_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_26_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_27_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_28_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_29_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_2_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_30_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_31_                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_3_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_4_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_5_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_6_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_7_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_8_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_V_pos_9_                                                                                                          ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u2_valid_video                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_0_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_10_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_11_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_12_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_13_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_14_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_15_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_16_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_17_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_18_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_19_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_1_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_20_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_21_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_22_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_23_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_24_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_25_                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_2_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_3_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_4_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_5_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_6_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_7_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_8_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_0_readaddress_9_                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_dma_irq_irq                                                                                                       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonmm_write_slave_waitrequest                                                                           ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonmm_write_slave_write                                                                                 ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_0_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_10_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_11_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_12_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_13_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_14_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_15_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_16_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_17_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_18_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_19_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_1_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_20_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_21_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_22_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_23_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_24_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_25_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_26_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_27_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_28_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_29_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_2_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_30_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_31_                                                                                   ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_3_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_4_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_5_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_6_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_7_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_8_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_data_9_                                                                                    ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_ready                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
; pre_syn.bp.u1_u4_fifo_0_avalonst_source_valid                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                    ;           ;               ;          ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2170           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2087           ;
;     -- 7 input functions                    ; 19             ;
;     -- 6 input functions                    ; 397            ;
;     -- 5 input functions                    ; 416            ;
;     -- 4 input functions                    ; 343            ;
;     -- <=3 input functions                  ; 912            ;
;                                             ;                ;
; Dedicated logic registers                   ; 3281           ;
;                                             ;                ;
; I/O pins                                    ; 168            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 29568          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 3              ;
;     -- PLLs                                 ; 3              ;
;                                             ;                ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )  ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )  ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1151           ;
; Total fan-out                               ; 21840          ;
; Average fan-out                             ; 3.22           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ee84:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 130          ; 128          ; 130          ; 16640 ; None ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_dma_0:dma_0|PD_LAB_9_dma_0_fifo_module:the_PD_LAB_9_dma_0_fifo_module|PD_LAB_9_dma_0_fifo_module_fifo_ram_module:PD_LAB_9_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_hm02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_fifo_0:fifo_0|PD_LAB_9_fifo_0_dcfifo_with_controls:the_dcfifo_with_controls|PD_LAB_9_fifo_0_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_ls52:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; top:u1|PD_LAB_9:u4|PD_LAB_9_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Tue Apr 12 20:53:27 2022
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off IT_LAB_9 -c IT_LAB_9 --merge=on --recompile=on
Info (35007): Using synthesis netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 293 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance top:u1|clock:u1|PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 18
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 45
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 46
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 47
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 49
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 62
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 78
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/idtti/OneDrive/Desktop/ECEN_3763/lab_wk_9/source/IT_LAB_9.v Line: 86
Info (21057): Implemented 4760 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 4492 logic cells
    Info (21064): Implemented 92 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Partition Merge was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 5013 megabytes
    Info: Processing ended: Tue Apr 12 20:53:42 2022
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:12


