5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mem6.1.vcd) 2 -o (mem6.1.cdd) 2 -v (mem6.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mem6.1.v 9 31 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 30f000b 1 1 0 1 3 0 8 19 0 ff 0 0 0 f0 f0 0
1 b 2 12 7000b 1 0 15 0 16 17 0 ffff 0 1 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 mem6.1.v 0 20 1
2 2 0 15 9000c 1 61004 0 0 4 16 0 0
2 3 0 15 30003 0 1400 0 0 32 48 0 0
2 4 23 15 10004 0 1410 0 3 4 18 0 f 0 0 0 0 a
2 5 38 15 1000c 1 16 2 4
2 6 0 16 20002 1 1008 0 0 32 48 5 0
2 7 2c 16 10002 2 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 0 17 c000f 1 21004 0 0 1 16 0 0
2 9 0 17 50005 1 1404 0 0 32 48 0 0
2 10 23 17 30006 1 1404 0 9 4 18 0 f 0 0 0 0 a
2 11 23 17 10007 0 1410 0 10 1 18 0 1 0 0 0 0 b
2 12 38 17 1000f 1 16 8 11
2 13 0 18 20002 1 1008 0 0 32 48 5 0
2 14 2c 18 10002 2 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 0 19 c000f 1 21008 0 0 1 16 1 0
2 16 0 19 50005 1 1404 0 0 32 48 0 0
2 17 23 19 30006 1 1404 0 16 4 18 0 f 0 0 0 0 a
2 18 23 19 10007 0 1410 0 17 1 18 0 1 0 0 0 0 b
2 19 38 19 1000f 1 1a 15 18
4 5 15 1 11 7 7 5
4 7 16 1 0 12 0 5
4 12 17 1 0 14 14 5
4 14 18 1 0 19 0 5
4 19 19 1 0 0 0 5
3 1 main.$u1 "main.$u1" 0 mem6.1.v 0 29 1
