<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8" />
    <title>Notes Home</title>
    <style>
        body { font-family: Arial, sans-serif; background: #f5f7fa; margin: 40px auto; max-width: 980px; padding: 0 20px; color: #333; }
        h1 { text-align: center; color: #1a73e8; margin-bottom: 30px; }
        p.instructions { text-align: center; font-size: 1.1em; margin-bottom: 40px; color: #555; }
        ul { list-style: none; padding: 0; }
        li { margin: 10px 0; font-size: 1.1em; }
        a { text-decoration: none; color: #1a73e8; border-bottom: 2px solid transparent; transition: border-color 0.3s ease; }
        a:hover { border-color: #1a73e8; }
    </style>
</head>
<body>
    <h1>Welcome to Your Computer Organization & Architecture Notes</h1>
    <p class="instructions">Click on any topic below to open the notes page.</p>
    <ul id="notes-list">
        <li><a href="01-ComputerHardware.html" target="_blank">01 ComputerHardware</a></li>
        <li><a href="02-ComputerGenerations.html" target="_blank">02 ComputerGenerations</a></li>
        <li><a href="03-ComputerNumberSystem.html" target="_blank">03 ComputerNumberSystem</a></li>
        <li><a href="04-BinaryNumberSystem.html" target="_blank">04 BinaryNumberSystem</a></li>
        <li><a href="05-OctalNumberSystem.html" target="_blank">05 OctalNumberSystem</a></li>
        <li><a href="06-HexadecimalNumberSystem.html" target="_blank">06 HexadecimalNumberSystem</a></li>
        <li><a href="07-BCD.html" target="_blank">07 BCD</a></li>
        <li><a href="08-EBCDIC.html" target="_blank">08 EBCDIC</a></li>
        <li><a href="09-ASCII.html" target="_blank">09 ASCII</a></li>
        <li><a href="10-Unicode.html" target="_blank">10 Unicode</a></li>
        <li><a href="11-unit-1.html" target="_blank">11 unit 1</a></li>
        <li><a href="12-LogicGates.html" target="_blank">12 LogicGates</a></li>
        <li><a href="13-BooleanAlgebra.html" target="_blank">13 BooleanAlgebra</a></li>
        <li><a href="14-BooleanAlgebra_Part2.html" target="_blank">14 BooleanAlgebra_Part2</a></li>
        <li><a href="15-BooleanAlgebraSimplification.html" target="_blank">15 BooleanAlgebraSimplification</a></li>
        <li><a href="16-K-mapSimplification.html" target="_blank">16 K mapSimplification</a></li>
        <li><a href="17-HalfAdder.html" target="_blank">17 HalfAdder</a></li>
        <li><a href="18-FullAdder.html" target="_blank">18 FullAdder</a></li>
        <li><a href="19-Multiplexer.html" target="_blank">19 Multiplexer</a></li>
        <li><a href="20-Demultiplexer.html" target="_blank">20 Demultiplexer</a></li>
        <li><a href="21-DecodersandEncoders.html" target="_blank">21 DecodersandEncoders</a></li>
        <li><a href="22-unit-2.html" target="_blank">22 unit 2</a></li>
        <li><a href="23-CombinationalCircuits.html" target="_blank">23 CombinationalCircuits</a></li>
        <li><a href="24-Flip-Flops.html" target="_blank">24 Flip Flops</a></li>
        <li><a href="25-JK-Flip-Flop.html" target="_blank">25 JK Flip Flop</a></li>
        <li><a href="26-D_and_T_Flip-Flops.html" target="_blank">26 D_and_T_Flip Flops</a></li>
        <li><a href="27-Registers.html" target="_blank">27 Registers</a></li>
        <li><a href="28-Counters.html" target="_blank">28 Counters</a></li>
        <li><a href="29-unit-3.html" target="_blank">29 unit 3</a></li>
        <li><a href="30-ALU.html" target="_blank">30 ALU</a></li>
        <li><a href="31-ALU-Design.html" target="_blank">31 ALU Design</a></li>
        <li><a href="32-ALU-Micro-Operations.html" target="_blank">32 ALU Micro Operations</a></li>
        <li><a href="33-ALU Chips.html" target="_blank">33 ALU Chips</a></li>
        <li><a href="34-Introduction to Faster Algorithms.html" target="_blank">34 Introduction to Faster Algorithms</a></li>
        <li><a href="35-Multiplication Algorithms.html" target="_blank">35 Multiplication Algorithms</a></li>
        <li><a href="36-Division Algorithms.html" target="_blank">36 Division Algorithms</a></li>
        <li><a href="37-unit-4.html" target="_blank">37 unit 4</a></li>
        <li><a href="38-CoverAllUnits-in-one.html" target="_blank">38 CoverAllUnits in one</a></li>
        <li><a href="39-Von Neumann Architecture.html" target="_blank">39 Von Neumann Architecture</a></li>
        <li><a href="40-IAS Computer.html" target="_blank">40 IAS Computer</a></li>
        <li><a href="41-Operational Flow Chart.html" target="_blank">41 Operational Flow Chart</a></li>
        <li><a href="42-Organization of the CPU.html" target="_blank">42 Organization of the CPU</a></li>
        <li><a href="43-unit-5.html" target="_blank">43 unit 5</a></li>
        <li><a href="44-The CPU.html" target="_blank">44 The CPU</a></li>
        <li><a href="45-Hardwired Control Unit.html" target="_blank">45 Hardwired Control Unit</a></li>
        <li><a href="46-Single-Organization CPU.html" target="_blank">46 Single Organization CPU</a></li>
        <li><a href="47-Data Path and Control Path.html" target="_blank">47 Data Path and Control Path</a></li>
        <li><a href="48-Instruction Set Architecture.html" target="_blank">48 Instruction Set Architecture</a></li>
        <li><a href="49-General Register Organization.html.html" target="_blank">49 General Register Organization</a></li>
        <li><a href="50-Stack Organization.html" target="_blank">50 Stack Organization</a></li>
        <li><a href="51-unit-6.html" target="_blank">51 unit 6</a></li>
        <li><a href="52-Addressing Modes.html" target="_blank">52 Addressing Modes</a></li>
        <li><a href="53-Instruction Formats.html" target="_blank">53 Instruction Formats</a></li>
        <li><a href="54-Data Transfer and Manipulation.html" target="_blank">54 Data Transfer and Manipulation</a></li>
        <li><a href="55-I-O_Organization.html" target="_blank">55 I O_Organization</a></li>
        <li><a href="56-Bus Architecture.html" target="_blank">56 Bus Architecture</a></li>
        <li><a href="57-Programming Registers.html" target="_blank">57 Programming Registers</a></li>
        <li><a href="58-unit-7.html" target="_blank">58 unit 7</a></li>
        <li><a href="59-Computer Organization and Architecture The Complete Picture.html" target="_blank">59 Computer Organization and Architecture The Complete Picture</a></li>
        <li><a href="60-Memory Hierarchy.html" target="_blank">60 Memory Hierarchy</a></li>
        <li><a href="61-Main Memory.html" target="_blank">61 Main Memory</a></li>
        <li><a href="62-Cache Memory.html" target="_blank">62 Cache Memory</a></li>
        <li><a href="63-Virtual Memory.html" target="_blank">63 Virtual Memory</a></li>
        <li><a href="64-Associative Memory.html" target="_blank">64 Associative Memory</a></li>
        <li><a href="65-Memory Management Techniques.html" target="_blank">65 Memory Management Techniques</a></li>
        <li><a href="66-Performance Metrics and Conclusion.html" target="_blank">66 Performance Metrics and Conclusion</a></li>
        <li><a href="67-unit-8.html" target="_blank">67 unit 8</a></li>
        <li><a href="68-Memory Management Hardware.html" target="_blank">68 Memory Management Hardware</a></li>
        <li><a href="69-Paging Hardware.html" target="_blank">69 Paging Hardware</a></li>
        <li><a href="70-Segmentation Hardware.html" target="_blank">70 Segmentation Hardware</a></li>
        <li><a href="71-TLB (Translation Lookaside Buffer).html" target="_blank">71 TLB (Translation Lookaside Buffer)</a></li>
        <li><a href="72-Miss Ratio.html" target="_blank">72 Miss Ratio</a></li>
        <li><a href="73-Magnetic Disk and Its Performance.html" target="_blank">73 Magnetic Disk and Its Performance</a></li>
        <li><a href="74-Magnetic Tape.html" target="_blank">74 Magnetic Tape</a></li>
        <li><a href="75-unit-9.html" target="_blank">75 unit 9</a></li>
        <li><a href="76-Peripheral Devices and IO.html" target="_blank">76 Peripheral Devices and IO</a></li>
        <li><a href="77-IO Interface.html" target="_blank">77 IO Interface</a></li>
        <li><a href="78-Modes of Transfer.html" target="_blank">78 Modes of Transfer</a></li>
        <li><a href="79-Priority Interrupt.html" target="_blank">79 Priority Interrupt</a></li>
        <li><a href="80-Direct Memory Access (DMA).html" target="_blank">80 Direct Memory Access (DMA)</a></li>
        <li><a href="81-Input-Output Processor (IOP).html" target="_blank">81 Input Output Processor (IOP)</a></li>
        <li><a href="82-unit-10.html" target="_blank">82 unit 10</a></li>
        <li><a href="83-Serial Communication.html" target="_blank">83 Serial Communication</a></li>
        <li><a href="84-IO Controllers.html" target="_blank">84 IO Controllers</a></li>
        <li><a href="85-Asynchronous Data Transfer.html" target="_blank">85 Asynchronous Data Transfer</a></li>
        <li><a href="86-Strobe Control.html" target="_blank">86 Strobe Control</a></li>
        <li><a href="87-Handshaking.html" target="_blank">87 Handshaking</a></li>
        <li><a href="88-unit-11.html" target="_blank">88 unit 11</a></li>
        <li><a href="89-3-block .html" target="_blank">89 3 block </a></li>
        <li><a href="90-Microcomputers and Microprocessors.html" target="_blank">90 Microcomputers and Microprocessors</a></li>
        <li><a href="91-8085 Microprocessor.html" target="_blank">91 8085 Microprocessor</a></li>
        <li><a href="92-Pin Diagram of 8085.html" target="_blank">92 Pin Diagram of 8085</a></li>
        <li><a href="93-Timing Diagrams.html" target="_blank">93 Timing Diagrams</a></li>
        <li><a href="94-unit-12.html" target="_blank">94 unit 12</a></li>
        <li><a href="95-Assembly Language Programming.html" target="_blank">95 Assembly Language Programming</a></li>
        <li><a href="96-Memory Interfacing.html" target="_blank">96 Memory Interfacing</a></li>
        <li><a href="97-8085 Programming Model.html" target="_blank">97 8085 Programming Model</a></li>
        <li><a href="98-Instruction Set of 8085.html" target="_blank">98 Instruction Set of 8085</a></li>
        <li><a href="99-Writing Assembly Language Programs.html" target="_blank">99 Writing Assembly Language Programs</a></li>
        <li><a href="100-unit-13.html" target="_blank">100 unit 13</a></li>
        <li><a href="101-Parallel Computing.html" target="_blank">101 Parallel Computing</a></li>
        <li><a href="102-Structural Classification of Parallel Computers.html" target="_blank">102 Structural Classification of Parallel Computers</a></li>
        <li><a href="103-Classification Based On Grain Size.html" target="_blank">103 Classification Based On Grain Size</a></li>
        <li><a href="104-unit-14.html" target="_blank">104 unit 14</a></li>
        <li><a href="105-Parallelism In Uniprocessor Systems.html" target="_blank">105 Parallelism In Uniprocessor Systems</a></li>
        <li><a href="106-Parallel Computer Structures.html" target="_blank">106 Parallel Computer Structures</a></li>
        <li><a href="107-Serial Versus Parallel Processing.html" target="_blank">107 Serial Versus Parallel Processing</a></li>
        <li><a href="108-Scalability and Load Balancing.html" target="_blank">108 Scalability and Load Balancing</a></li>
        <li><a href="109-unit-15.html" target="_blank">109 unit 15</a></li>
        <li><a href="110-System Architectures.html" target="_blank">110 System Architectures</a></li>
        <li><a href="111-Single-Processor Systems.html" target="_blank">111 Single Processor Systems</a></li>
        <li><a href="112-Multiprocessor Systems.html" target="_blank">112 Multiprocessor Systems</a></li>
        <li><a href="113-Distributed Systems.html" target="_blank">113 Distributed Systems</a></li>
        <li><a href="114-Scalability and Reliability.html" target="_blank">114 Scalability and Reliability</a></li>
        <li><a href="115-unit-16.html" target="_blank">115 unit 16</a></li>
        <li><a href="116-4-block.html" target="_blank">116 4 block</a></li>
    </ul>
</body>
</html>