CAPI=2:
name: "merl:azadi-II:azadi-II_rtl:1.0"
description: "Azadi (Freedom) is a RISC-V CPU based 32-bit SoC."
filesets:
  azadi:
    depend:
      - lowrisc:ibex:ibex_core
    files:
      - src/periph/spi_host/rtl/spi_defines.v
      - src/ip/sram_interfaces/rtl/instr_mem_top.sv
      - src/ip/sram_interfaces/rtl/data_mem_top.sv
      - src/ip/sram_interfaces/rtl/sram_32x1024.sv
      - src/ip/program_loader/rtl/uart_rx_prog.v
      - src/ip/program_loader/rtl/programmer.sv
      - src/ip/program_loader/rtl/iccm_controller.v
      - src/ip/xbar/rtl/tl_xbar_main.sv
      - src/top/azadi_top_verilator.sv
      - src/top/azadi_soc_top.sv
      - src/top/ibex_core_top.sv
      - src/periph/gpio/rtl/gpio.sv
      - src/periph/gpio/rtl/gpio_reg_top.sv
      - src/vendor/openram/rtl/sky130_sram_1kbyte_1rw1r_32x256_8.v
      - src/periph/uart/rtl/generic_fifo.sv
      - src/periph/uart/rtl/rx_timer.sv
      - src/periph/uart/rtl/uart_tx.v
      - src/periph/uart/rtl/uart_core.v
      - src/periph/uart/rtl/uart_rx.v
      - src/periph/uart/rtl/uart_top.sv
      - src/ip/rstmgr/rtl/rstmgr.sv
      - src/periph/spi_host/rtl/spi_core.sv
      - src/periph/spi_host/rtl/spi_top.sv
      - src/periph/spi_host/rtl/spi_clgen.v
      - src/periph/spi_host/rtl/spi_shift.v
      - src/periph/rv_timer/rtl/rv_timer.sv
      - src/periph/rv_timer/rtl/rv_timer_reg_top.sv
      - src/periph/rv_timer/rtl/timer_core.sv
      - src/periph/pwm/rtl/pwm_top.sv
      - src/periph/pwm/rtl/pwm_core.v
      - src/periph/pwm/rtl/pwm_channel.v
      - src/periph/pwm/rtl/pwm_clock.v
      - src/ip/rv_plic/rtl/rv_plic.sv
      - src/ip/rv_plic/rtl/rv_plic_target.sv
      - src/ip/rv_plic/rtl/rv_plic_reg_top.sv
      - src/ip/rv_plic/rtl/rv_plic_gateway.sv
      - src/common/rtl/fifo_async.sv
      - src/common/rtl/fifo_sync.sv
      - src/common/rtl/prim_clock_gating.sv
      - src/common/rtl/prim_filter_ctr.sv
      - src/common/rtl/prim_intr_hw.sv
      - src/common/rtl/prim_subreg_arb.sv
      - src/common/rtl/prim_subreg_ext.sv
      - src/common/rtl/prim_subreg.sv
      - src/common/rtl/tlul_adapter_reg.sv
      - src/common/rtl/tlul_err_resp.sv
      - src/common/rtl/tlul_err.sv
      - src/common/rtl/tlul_fifo_sync.sv
      - src/common/rtl/tlul_host_adapter.sv
      - src/common/rtl/tlul_socket_1n.sv
      - src/common/rtl/tlul_sram_adapter.sv
    file_type : systemVerilogSource, VerilogSource
targets:
  default: &default
    filesets: [azadi]
