$date
	Wed Apr 10 21:07:26 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module TestBench $end
$var wire 1 ( reset_L $end
$var wire 4 ) data_out1 [3:0] $end
$var wire 4 * data_out0 [3:0] $end
$var wire 4 + data_in [3:0] $end
$var wire 1 , clk $end
$scope module dmux $end
$var wire 1 - s $end
$var wire 1 ( reset_L $end
$var wire 4 . data_out1 [3:0] $end
$var wire 4 / data_out0 [3:0] $end
$var wire 4 0 data_in [3:0] $end
$var wire 1 , clk $end
$var wire 1 1 _10_ $end
$var wire 1 2 _09_ $end
$var wire 1 3 _08_ $end
$var wire 1 4 _07_ $end
$var wire 1 5 _06_ $end
$var wire 1 6 _05_ $end
$var wire 1 7 _04_ $end
$var wire 1 8 _03_ $end
$var wire 1 9 _02_ $end
$var wire 4 : _01_ [3:0] $end
$var wire 4 ; _00_ [3:0] $end
$scope module _11_ $end
$var wire 1 < A $end
$var wire 1 5 Y $end
$upscope $end
$scope module _12_ $end
$var wire 1 5 B $end
$var wire 1 = Y $end
$var wire 1 7 A $end
$upscope $end
$scope module _13_ $end
$var wire 1 > A $end
$var wire 1 4 Y $end
$upscope $end
$scope module _14_ $end
$var wire 1 4 B $end
$var wire 1 ? Y $end
$var wire 1 7 A $end
$upscope $end
$scope module _15_ $end
$var wire 1 3 Y $end
$var wire 1 - A $end
$upscope $end
$scope module _16_ $end
$var wire 1 3 B $end
$var wire 1 2 Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _17_ $end
$var wire 1 2 A $end
$var wire 1 @ Y $end
$var wire 1 8 B $end
$upscope $end
$scope module _18_ $end
$var wire 1 2 A $end
$var wire 1 A Y $end
$var wire 1 6 B $end
$upscope $end
$scope module _19_ $end
$var wire 1 2 A $end
$var wire 1 5 B $end
$var wire 1 B Y $end
$upscope $end
$scope module _20_ $end
$var wire 1 2 A $end
$var wire 1 4 B $end
$var wire 1 C Y $end
$upscope $end
$scope module _21_ $end
$var wire 1 1 Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _22_ $end
$var wire 1 1 A $end
$var wire 1 9 Y $end
$var wire 1 - B $end
$upscope $end
$scope module _23_ $end
$var wire 1 D A $end
$var wire 1 8 Y $end
$upscope $end
$scope module _24_ $end
$var wire 1 7 Y $end
$var wire 1 - B $end
$var wire 1 ( A $end
$upscope $end
$scope module _25_ $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 E Y $end
$upscope $end
$scope module _26_ $end
$var wire 1 F A $end
$var wire 1 6 Y $end
$upscope $end
$scope module _27_ $end
$var wire 1 7 A $end
$var wire 1 6 B $end
$var wire 1 G Y $end
$upscope $end
$scope module _28_ $end
$var wire 1 H D $end
$var wire 1 , C $end
$var reg 1 I Q $end
$upscope $end
$scope module _29_ $end
$var wire 1 J D $end
$var wire 1 , C $end
$var reg 1 K Q $end
$upscope $end
$scope module _30_ $end
$var wire 1 L D $end
$var wire 1 , C $end
$var reg 1 M Q $end
$upscope $end
$scope module _31_ $end
$var wire 1 N D $end
$var wire 1 , C $end
$var reg 1 O Q $end
$upscope $end
$scope module _32_ $end
$var wire 1 P D $end
$var wire 1 , C $end
$var reg 1 Q Q $end
$upscope $end
$scope module _33_ $end
$var wire 1 R D $end
$var wire 1 , C $end
$var reg 1 S Q $end
$upscope $end
$scope module _34_ $end
$var wire 1 T D $end
$var wire 1 , C $end
$var reg 1 U Q $end
$upscope $end
$scope module _35_ $end
$var wire 1 V D $end
$var wire 1 , C $end
$var reg 1 W Q $end
$upscope $end
$scope module _36_ $end
$var wire 1 9 D $end
$var wire 1 , C $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 4 X data_out0 [3:0] $end
$var wire 4 Y data_out1 [3:0] $end
$var reg 1 , clk $end
$var reg 4 Z data_in [3:0] $end
$var reg 1 ( reset_L $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 Z
bx Y
bx X
xW
0V
xU
0T
xS
0R
xQ
0P
xO
0N
xM
0L
xK
0J
xI
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
b0 ;
b0 :
09
18
17
16
15
14
x3
12
11
b0 0
bx /
bx .
x-
0,
b0 +
bx *
bx )
0(
x'
z&
z%
z$
z#
z"
z!
$end
#20
19
02
13
01
0I
0K
0M
b0 *
b0 /
b0 X
0O
0Q
0S
0U
b0 )
b0 .
b0 Y
0W
0-
1(
1,
#40
0,
#60
1T
b100 :
1=
12
05
07
09
1<
03
b100 +
b100 0
b100 Z
1-
1,
#80
0,
#100
1H
b1 ;
1@
0T
b0 :
0=
02
17
19
08
15
13
1D
0<
b100 )
b100 .
b100 Y
1U
0-
b1 +
b1 0
b1 Z
1,
#120
0,
#140
0H
1P
1V
b0 ;
0@
1E
b1001 :
1?
12
04
07
09
1>
03
b1001 +
b1001 0
b1001 Z
1-
b0 )
b0 .
b0 Y
0U
b1 *
b1 /
b1 X
1I
1,
#160
0,
#180
1H
1J
0P
1@
b11 ;
1A
0V
0E
b0 :
0?
02
17
19
06
14
13
1F
0>
b0 *
b0 /
b0 X
0I
1Q
b1001 )
b1001 .
b1001 Y
1W
0-
b11 +
b11 0
b11 Z
1,
#200
0,
#220
0H
0J
1P
1V
1T
0@
b0 ;
0A
1E
1?
b1101 :
1=
12
16
04
05
07
09
0F
1>
1<
03
b1101 +
b1101 0
b1101 Z
1-
0W
b0 )
b0 .
b0 Y
0Q
1K
b11 *
b11 /
b11 X
1I
1,
#240
0,
#260
1H
1L
1N
0P
0V
0T
1@
1B
b1101 ;
1C
0E
0?
b0 :
0=
02
17
19
13
0I
b0 *
b0 /
b0 X
0K
1Q
1U
b1101 )
b1101 .
b1101 Y
1W
0-
1,
#280
0,
#300
0H
0L
0N
1P
1T
0@
0B
b0 ;
0C
1E
b101 :
1=
12
14
07
09
0>
03
b101 +
b101 0
b101 Z
1-
0W
0U
b0 )
b0 .
b0 Y
0Q
1O
1M
b1101 *
b1101 /
b1101 X
1I
1,
#320
0,
#340
1J
b10 ;
1A
0P
0T
0E
b0 :
0=
02
17
19
06
18
15
13
1F
0D
0<
0I
0M
b0 *
b0 /
b0 X
0O
1Q
b101 )
b101 .
b101 Y
1U
0-
b10 +
b10 0
b10 Z
1,
#360
0,
#380
0J
1P
b0 ;
0A
b1 :
1E
12
16
08
07
09
0F
1D
03
b1 +
b1 0
b1 Z
1-
0U
b0 )
b0 .
b0 Y
0Q
b10 *
b10 /
b10 X
1K
1,
#400
0,
#420
1H
1L
1N
0P
1@
1B
b1101 ;
1C
b0 :
0E
02
17
19
04
05
13
1>
1<
b0 *
b0 /
b0 X
0K
b1 )
b1 .
b1 Y
1Q
0-
b1101 +
b1101 0
b1101 Z
1,
#440
0,
#460
0L
0H
0N
1R
1T
0B
0@
b0 ;
0C
1G
b110 :
1=
12
06
18
14
07
09
1F
0D
0>
03
b110 +
b110 0
b110 Z
1-
b0 )
b0 .
b0 Y
0Q
1O
1M
b1101 *
b1101 /
b1101 X
1I
1,
#480
0,
#500
1H
1L
1N
0T
1@
1B
b1101 ;
1C
0R
0=
b0 :
0G
02
17
19
16
08
04
13
0F
1D
1>
0I
0M
b0 *
b0 /
b0 X
0O
1S
b110 )
b110 .
b110 Y
1U
0-
b1101 +
b1101 0
b1101 Z
1,
#520
0,
#540
0H
0L
0N
0@
0B
b0 ;
0C
12
09
11
03
0(
1-
0U
b0 )
b0 .
b0 Y
0S
1O
1M
b1101 *
b1101 /
b1101 X
1I
1,
#560
0,
#580
18
13
0D
0I
0M
b0 *
b0 /
b0 X
0O
0-
b1100 +
b1100 0
b1100 Z
1,
#600
0,
#620
08
15
1D
0<
b1001 +
b1001 0
b1001 Z
1,
#640
0,
#660
1,
