

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Tue Nov  5 20:05:29 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.790|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  531|  531|  531|  531|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_170     |dct_2d     |  393|  393|  393|  393|   none  |
        |grp_read_data_fu_199  |read_data  |   67|   67|   67|   67|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   66|   66|         4|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     113|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      8|    1452|    1539|    0|
|Memory           |        1|      -|     256|      16|    0|
|Multiplexer      |        -|      -|       -|     443|    -|
|Register         |        0|      -|     131|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      8|    1839|    2143|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+------+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+-----------+---------+-------+------+------+-----+
    |grp_dct_2d_fu_170     |dct_2d     |        2|      8|  1410|  1366|    0|
    |grp_read_data_fu_199  |read_data  |        0|      0|    42|   173|    0|
    +----------------------+-----------+---------+-------+------+------+-----+
    |Total                 |           |        2|      8|  1452|  1539|    0|
    +----------------------+-----------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_2d_in_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_U   |dct_2d_row_outbuf   |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                    |        1| 256|  16|    0|   128|  144|     9|         2048|
    +---------------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln71_fu_227_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln74_1_fu_295_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln74_fu_306_p2       |     +    |      0|  0|  15|           6|           6|
    |c_fu_265_p2              |     +    |      0|  0|  13|           1|           4|
    |r_fu_233_p2              |     +    |      0|  0|  13|           1|           4|
    |icmp_ln71_fu_221_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln73_fu_239_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln71_1_fu_253_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln71_fu_245_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 113|          39|          44|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_r_0_i_phi_fu_152_p4  |   9|          2|    4|          8|
    |buf_2d_in_0_address0            |  15|          3|    3|          9|
    |buf_2d_in_0_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_0_we0                 |   9|          2|    1|          2|
    |buf_2d_in_1_address0            |  15|          3|    3|          9|
    |buf_2d_in_1_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_1_we0                 |   9|          2|    1|          2|
    |buf_2d_in_2_address0            |  15|          3|    3|          9|
    |buf_2d_in_2_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_2_we0                 |   9|          2|    1|          2|
    |buf_2d_in_3_address0            |  15|          3|    3|          9|
    |buf_2d_in_3_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_3_we0                 |   9|          2|    1|          2|
    |buf_2d_in_4_address0            |  15|          3|    3|          9|
    |buf_2d_in_4_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_4_we0                 |   9|          2|    1|          2|
    |buf_2d_in_5_address0            |  15|          3|    3|          9|
    |buf_2d_in_5_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_5_we0                 |   9|          2|    1|          2|
    |buf_2d_in_6_address0            |  15|          3|    3|          9|
    |buf_2d_in_6_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_6_we0                 |   9|          2|    1|          2|
    |buf_2d_in_7_address0            |  15|          3|    3|          9|
    |buf_2d_in_7_ce0                 |  15|          3|    1|          3|
    |buf_2d_in_7_we0                 |   9|          2|    1|          2|
    |buf_2d_out_address0             |  15|          3|    6|         18|
    |buf_2d_out_ce0                  |  15|          3|    1|          3|
    |buf_2d_out_we0                  |   9|          2|    1|          2|
    |c_0_i_reg_159                   |   9|          2|    4|          8|
    |indvar_flatten_reg_137          |   9|          2|    7|         14|
    |r_0_i_reg_148                   |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 443|         91|   70|        184|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln74_reg_352                   |   6|   0|    6|          0|
    |add_ln74_reg_352_pp0_iter2_reg     |   6|   0|    6|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |buf_2d_out_load_reg_357            |  16|   0|   16|          0|
    |c_0_i_reg_159                      |   4|   0|    4|          0|
    |grp_dct_2d_fu_170_ap_start_reg     |   1|   0|    1|          0|
    |grp_read_data_fu_199_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln71_reg_316                  |   1|   0|    1|          0|
    |indvar_flatten_reg_137             |   7|   0|    7|          0|
    |r_0_i_reg_148                      |   4|   0|    4|          0|
    |select_ln71_1_reg_331              |   4|   0|    4|          0|
    |select_ln71_reg_325                |   4|   0|    4|          0|
    |trunc_ln71_reg_337                 |   3|   0|    3|          0|
    |icmp_ln71_reg_316                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 131|  32|   68|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

