[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F26Q10 ]
[d frameptr 4065 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\__lldiv.c
[v ___lldiv __lldiv `(ul  1 e 4 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\aldiv.c
[v ___aldiv __aldiv `(l  1 e 4 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\almod.c
[v ___almod __almod `(l  1 e 4 0 ]
"9 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\aodiv.c
[v ___aodiv __aodiv `(o  1 e 8 0 ]
"9 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\aomod.c
[v ___aomod __aomod `(o  1 e 8 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\atdiv.c
[v ___atdiv __atdiv `(m  1 e 3 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\atmod.c
[v ___atmod __atmod `(m  1 e 3 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"62 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"86 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\llmod.c
[v ___llmod __llmod `(ul  1 e 4 0 ]
"9 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\lodiv.c
[v ___lodiv __lodiv `(uo  1 e 8 0 ]
"9 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\lomod.c
[v ___lomod __lomod `(uo  1 e 8 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\ltdiv.c
[v ___ltdiv __ltdiv `(um  1 e 3 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\ltmod.c
[v ___ltmod __ltmod `(um  1 e 3 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"7 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"10 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"15 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\Umul24.c
[v ___tmul __tmul `(um  1 e 3 0 ]
"15 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files\Microchip\xc8\v3.10\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"41 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\main.c
[v _main main `(i  1 e 2 0 ]
"39 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\mcc_generated_files/system/src/clock.c
[v _CLOCK_Initialize CLOCK_Initialize `(v  1 e 1 0 ]
"42 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\mcc_generated_files/system/src/interrupt.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
"83
[v _INT0_CallBack INT0_CallBack `(v  1 e 1 0 ]
"92
[v _INT0_SetInterruptHandler INT0_SetInterruptHandler `(v  1 e 1 0 ]
"96
[v _INT0_DefaultInterruptHandler INT0_DefaultInterruptHandler `(v  1 e 1 0 ]
"109
[v _INT1_CallBack INT1_CallBack `(v  1 e 1 0 ]
"118
[v _INT1_SetInterruptHandler INT1_SetInterruptHandler `(v  1 e 1 0 ]
"122
[v _INT1_DefaultInterruptHandler INT1_DefaultInterruptHandler `(v  1 e 1 0 ]
"135
[v _INT2_CallBack INT2_CallBack `(v  1 e 1 0 ]
"144
[v _INT2_SetInterruptHandler INT2_SetInterruptHandler `(v  1 e 1 0 ]
"148
[v _INT2_DefaultInterruptHandler INT2_DefaultInterruptHandler `(v  1 e 1 0 ]
"38 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\mcc_generated_files/system/src/pins.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
"38 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\mcc_generated_files/system/src/system.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
[s S70 . 1 `uc 1 INT0IF 1 0 :1:0 
`uc 1 INT1IF 1 0 :1:1 
`uc 1 INT2IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IOCIF 1 0 :1:4 
`uc 1 TMR0IF 1 0 :1:5 
]
"15645 C:/Users/linda/.mchp_packs/Microchip/PIC18F-Q_DFP/1.27.449/xc8\pic\include\proc/pic18f26q10.h
[u S77 . 1 `S70 1 . 1 0 ]
[v _PIR0bits PIR0bits `VES77  1 e 1 @3781 ]
"16625
[v _OSCCON1 OSCCON1 `VEuc  1 e 1 @3795 ]
"16765
[v _OSCCON3 OSCCON3 `VEuc  1 e 1 @3797 ]
"16917
[v _OSCEN OSCEN `VEuc  1 e 1 @3799 ]
"16968
[v _OSCTUNE OSCTUNE `VEuc  1 e 1 @3800 ]
"17026
[v _OSCFRQ OSCFRQ `VEuc  1 e 1 @3801 ]
"18599
[v _IOCAF IOCAF `VEuc  1 e 1 @3845 ]
"18661
[v _IOCAN IOCAN `VEuc  1 e 1 @3846 ]
"18723
[v _IOCAP IOCAP `VEuc  1 e 1 @3847 ]
"18785
[v _INLVLA INLVLA `VEuc  1 e 1 @3848 ]
"18847
[v _SLRCONA SLRCONA `VEuc  1 e 1 @3849 ]
"18909
[v _ODCONA ODCONA `VEuc  1 e 1 @3850 ]
"18971
[v _WPUA WPUA `VEuc  1 e 1 @3851 ]
"19033
[v _ANSELA ANSELA `VEuc  1 e 1 @3852 ]
"19095
[v _IOCBF IOCBF `VEuc  1 e 1 @3853 ]
"19157
[v _IOCBN IOCBN `VEuc  1 e 1 @3854 ]
"19219
[v _IOCBP IOCBP `VEuc  1 e 1 @3855 ]
"19281
[v _INLVLB INLVLB `VEuc  1 e 1 @3856 ]
"19343
[v _SLRCONB SLRCONB `VEuc  1 e 1 @3857 ]
"19405
[v _ODCONB ODCONB `VEuc  1 e 1 @3858 ]
"19467
[v _WPUB WPUB `VEuc  1 e 1 @3859 ]
"19529
[v _ANSELB ANSELB `VEuc  1 e 1 @3860 ]
"19591
[v _IOCCF IOCCF `VEuc  1 e 1 @3861 ]
"19653
[v _IOCCN IOCCN `VEuc  1 e 1 @3862 ]
"19715
[v _IOCCP IOCCP `VEuc  1 e 1 @3863 ]
"19777
[v _INLVLC INLVLC `VEuc  1 e 1 @3864 ]
"19839
[v _SLRCONC SLRCONC `VEuc  1 e 1 @3865 ]
"19901
[v _ODCONC ODCONC `VEuc  1 e 1 @3866 ]
"19963
[v _WPUC WPUC `VEuc  1 e 1 @3867 ]
"20025
[v _ANSELC ANSELC `VEuc  1 e 1 @3868 ]
"20087
[v _IOCEF IOCEF `VEuc  1 e 1 @3874 ]
"20108
[v _IOCEN IOCEN `VEuc  1 e 1 @3875 ]
"20129
[v _IOCEP IOCEP `VEuc  1 e 1 @3876 ]
"20150
[v _INLVLE INLVLE `VEuc  1 e 1 @3877 ]
"20171
[v _WPUE WPUE `VEuc  1 e 1 @3880 ]
"26564
[v _LATA LATA `VEuc  1 e 1 @3970 ]
[s S224 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
`uc 1 LATA7 1 0 :1:7 
]
"26581
[u S233 . 1 `S224 1 . 1 0 ]
[v _LATAbits LATAbits `VES233  1 e 1 @3970 ]
"26626
[v _LATB LATB `VEuc  1 e 1 @3971 ]
[s S245 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"26643
[u S254 . 1 `S245 1 . 1 0 ]
[v _LATBbits LATBbits `VES254  1 e 1 @3971 ]
"26688
[v _LATC LATC `VEuc  1 e 1 @3972 ]
"26750
[v _TRISA TRISA `VEuc  1 e 1 @3975 ]
"26872
[v _TRISB TRISB `VEuc  1 e 1 @3976 ]
"26994
[v _TRISC TRISC `VEuc  1 e 1 @3977 ]
[s S33 . 1 `uc 1 INT0EDG 1 0 :1:0 
`uc 1 INT1EDG 1 0 :1:1 
`uc 1 INT2EDG 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 IPEN 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"36961
[s S41 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"36961
[s S45 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
"36961
[u S49 . 1 `S33 1 . 1 0 `S41 1 . 1 0 `S45 1 . 1 0 ]
"36961
"36961
[v _INTCONbits INTCONbits `VES49  1 e 1 @4082 ]
"38 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\mcc_generated_files/system/src/interrupt.c
[v _INT0_InterruptHandler INT0_InterruptHandler `*.37(v  1 e 2 0 ]
"39
[v _INT1_InterruptHandler INT1_InterruptHandler `*.37(v  1 e 2 0 ]
"40
[v _INT2_InterruptHandler INT2_InterruptHandler `*.37(v  1 e 2 0 ]
"41 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\main.c
[v _main main `(i  1 e 2 0 ]
{
"68
} 0
"38 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\mcc_generated_files/system/src/system.c
[v _SYSTEM_Initialize SYSTEM_Initialize `(v  1 e 1 0 ]
{
"43
} 0
"38 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\mcc_generated_files/system/src/pins.c
[v _PIN_MANAGER_Initialize PIN_MANAGER_Initialize `(v  1 e 1 0 ]
{
"115
} 0
"42 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\mcc_generated_files/system/src/interrupt.c
[v _INTERRUPT_Initialize INTERRUPT_Initialize `(v  1 e 1 0 ]
{
"71
} 0
"144
[v _INT2_SetInterruptHandler INT2_SetInterruptHandler `(v  1 e 1 0 ]
{
[v INT2_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"146
} 0
"118
[v _INT1_SetInterruptHandler INT1_SetInterruptHandler `(v  1 e 1 0 ]
{
[v INT1_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"120
} 0
"92
[v _INT0_SetInterruptHandler INT0_SetInterruptHandler `(v  1 e 1 0 ]
{
[v INT0_SetInterruptHandler@InterruptHandler InterruptHandler `*.37(v  1 p 2 0 ]
"94
} 0
"39 C:\Users\linda\OneDrive - University of Toronto\Documents\EngSci 25-26\Fall 25-26\APS380 EV Design\APS380-BMS-passive-cell-balancing\PCB_Test.X\mcc_generated_files/system/src/clock.c
[v _CLOCK_Initialize CLOCK_Initialize `(v  1 e 1 0 ]
{
"55
} 0
