- ğŸ‘‹ Hi, Iâ€™m @aniketh900
- ğŸ‘€ Iâ€™m interested in designing part for vlsi domain
- ğŸŒ± Completed learning verilog and digital logic designs
- ğŸ’ï¸ Iâ€™m looking for an internship 
- ğŸ“« How to reach me: 23211a0421@bvrit.ac.in

<!---
aniketh900/aniketh900 is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
