
DumBadgeFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000681c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001c0  20000000  0000681c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000960  200001c0  000069dc  000201c0  2**2
                  ALLOC
  3 .stack        00002000  20000b20  0000733c  000201c0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000201c0  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003a208  00000000  00000000  00020241  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000055a0  00000000  00000000  0005a449  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000067ec  00000000  00000000  0005f9e9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000750  00000000  00000000  000661d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000008b8  00000000  00000000  00066925  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001f175  00000000  00000000  000671dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00013a2a  00000000  00000000  00086352  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00090697  00000000  00000000  00099d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001944  00000000  00000000  0012a414  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
	// Keep the default device state after reset
	SystemCoreClock = __SYSTEM_CLOCK;
       0:	20 2b 00 20 71 1e 00 00 6d 1e 00 00 6d 1e 00 00      +. q...m...m...
	...
	config->stopbits         = USART_STOPBITS_1;
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
	config->baudrate         = 9600;
	config->receiver_enable  = true;
	config->transmitter_enable = true;
	config->clock_polarity_inverted = false;
      2c:	6d 1e 00 00 00 00 00 00 00 00 00 00 6d 1e 00 00     m...........m...
	config->use_external_clock = false;
	config->ext_clock_freq   = 0;
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
	config->generator_source = GCLK_GENERATOR_0;
      3c:	c1 2d 00 00 6d 1e 00 00 6d 1e 00 00 6d 1e 00 00     .-..m...m...m...
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
	config->receive_pulse_length                    = 19;
      4c:	6d 1e 00 00 6d 1e 00 00 6d 1e 00 00 6d 1e 00 00     m...m...m...m...
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = SERCOMBAUD;
	config_usart.mux_setting = SERCOMMUX;
	config_usart.pinmux_pad0 = SERCOMPAD0;
	config_usart.pinmux_pad1 = SERCOMPAD1;
      5c:	6d 1e 00 00 6d 1e 00 00 89 10 00 00 99 10 00 00     m...m...........
	config_usart.pinmux_pad2 = SERCOMPAD2;
	config_usart.pinmux_pad3 = SERCOMPAD3;

	while (usart_init(&usart_instance,	 SERCOMMODULE, &config_usart) != STATUS_OK) { }
      6c:	a9 10 00 00 b9 10 00 00 c9 10 00 00 d9 10 00 00     ................
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
      7c:	6d 1e 00 00 6d 1e 00 00 6d 1e 00 00 6d 1e 00 00     m...m...m...m...
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
      8c:	6d 1e 00 00 6d 1e 00 00 6d 1e 00 00 6d 1e 00 00     m...m...m...m...
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
      9c:	bd 0b 00 00 6d 1e 00 00 6d 1e 00 00 6d 1e 00 00     ....m...m...m...
	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
      ac:	6d 1e 00 00 00 00 00 00                             m.......

000000b4 <__do_global_dtors_aux>:
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
      ba:	2b00      	cmp	r3, #0
	return (usart_hw->SYNCBUSY.reg);
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
	while (usart_is_syncing(module)) {
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop

	stdio_serial_init(&usart_instance, SERCOMMODULE, &config_usart);
	usart_enable(&usart_instance);
}
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001c0 	.word	0x200001c0
      d4:	00000000 	.word	0x00000000
      d8:	0000681c 	.word	0x0000681c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001c4 	.word	0x200001c4
     108:	0000681c 	.word	0x0000681c
     10c:	0000681c 	.word	0x0000681c
     110:	00000000 	.word	0x00000000

00000114 <ring_init>:
	cbuf->full = false;
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
}

cbuf_handle_t ring_init(uint8_t* buffer, uint16_t size)
{
     114:	b570      	push	{r4, r5, r6, lr}
     116:	0005      	movs	r5, r0
     118:	000c      	movs	r4, r1
	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
     11a:	200c      	movs	r0, #12
     11c:	4b04      	ldr	r3, [pc, #16]	; (130 <ring_init+0x1c>)
     11e:	4798      	blx	r3

	cbuf->buffer = buffer;
     120:	6005      	str	r5, [r0, #0]
	cbuf->max = size;
     122:	8104      	strh	r4, [r0, #8]
	return cbuf;
}

void ring_reset(cbuf_handle_t cbuf)
{
	cbuf->head = 0;
     124:	2300      	movs	r3, #0
     126:	8083      	strh	r3, [r0, #4]
	cbuf->tail = 0;
     128:	80c3      	strh	r3, [r0, #6]
	cbuf->full = false;
     12a:	7283      	strb	r3, [r0, #10]
}
     12c:	bd70      	pop	{r4, r5, r6, pc}
     12e:	46c0      	nop			; (mov r8, r8)
     130:	00003501 	.word	0x00003501

00000134 <ring_reset>:
	cbuf->head = 0;
     134:	2300      	movs	r3, #0
     136:	8083      	strh	r3, [r0, #4]
	cbuf->tail = 0;
     138:	80c3      	strh	r3, [r0, #6]
	cbuf->full = false;
     13a:	7283      	strb	r3, [r0, #10]
}
     13c:	4770      	bx	lr
	...

00000140 <ring_put>:

void ring_put(cbuf_handle_t cbuf, uint8_t data)
{
     140:	b510      	push	{r4, lr}
     142:	0004      	movs	r4, r0
	cbuf->buffer[cbuf->head] = data;
     144:	8883      	ldrh	r3, [r0, #4]
     146:	005b      	lsls	r3, r3, #1
     148:	6802      	ldr	r2, [r0, #0]
     14a:	5299      	strh	r1, [r3, r2]
	if(cbuf->full)
     14c:	7a83      	ldrb	r3, [r0, #10]
     14e:	2b00      	cmp	r3, #0
     150:	d005      	beq.n	15e <ring_put+0x1e>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
     152:	88c0      	ldrh	r0, [r0, #6]
     154:	3001      	adds	r0, #1
     156:	8921      	ldrh	r1, [r4, #8]
     158:	4b07      	ldr	r3, [pc, #28]	; (178 <ring_put+0x38>)
     15a:	4798      	blx	r3
     15c:	80e1      	strh	r1, [r4, #6]
	cbuf->head = (cbuf->head + 1) % cbuf->max;
     15e:	88a0      	ldrh	r0, [r4, #4]
     160:	3001      	adds	r0, #1
     162:	8921      	ldrh	r1, [r4, #8]
     164:	4b04      	ldr	r3, [pc, #16]	; (178 <ring_put+0x38>)
     166:	4798      	blx	r3
     168:	b28b      	uxth	r3, r1
     16a:	80a3      	strh	r3, [r4, #4]
	cbuf->full = (cbuf->head == cbuf->tail);
     16c:	88e1      	ldrh	r1, [r4, #6]
     16e:	1ac9      	subs	r1, r1, r3
     170:	424a      	negs	r2, r1
     172:	414a      	adcs	r2, r1
     174:	72a2      	strb	r2, [r4, #10]

	advance_pointer(cbuf);
}
     176:	bd10      	pop	{r4, pc}
     178:	00003459 	.word	0x00003459

0000017c <ring_empty>:
	return r;
}

bool ring_empty(cbuf_handle_t cbuf)
{
	return (!cbuf->full && (cbuf->head == cbuf->tail));
     17c:	7a82      	ldrb	r2, [r0, #10]
     17e:	2300      	movs	r3, #0
     180:	2a00      	cmp	r2, #0
     182:	d105      	bne.n	190 <ring_empty+0x14>
     184:	8883      	ldrh	r3, [r0, #4]
     186:	88c0      	ldrh	r0, [r0, #6]
     188:	1a1b      	subs	r3, r3, r0
     18a:	4258      	negs	r0, r3
     18c:	4143      	adcs	r3, r0
     18e:	b2db      	uxtb	r3, r3
     190:	0018      	movs	r0, r3
}
     192:	4770      	bx	lr

00000194 <ring_get>:
{
     194:	b570      	push	{r4, r5, r6, lr}
     196:	0004      	movs	r4, r0
     198:	000d      	movs	r5, r1
	if(!ring_empty(cbuf))
     19a:	4b0b      	ldr	r3, [pc, #44]	; (1c8 <ring_get+0x34>)
     19c:	4798      	blx	r3
     19e:	2800      	cmp	r0, #0
     1a0:	d10e      	bne.n	1c0 <ring_get+0x2c>
		*data = cbuf->buffer[cbuf->tail];
     1a2:	88e3      	ldrh	r3, [r4, #6]
     1a4:	005b      	lsls	r3, r3, #1
     1a6:	6822      	ldr	r2, [r4, #0]
     1a8:	5a9b      	ldrh	r3, [r3, r2]
     1aa:	702b      	strb	r3, [r5, #0]
	cbuf->full = false;
     1ac:	2300      	movs	r3, #0
     1ae:	72a3      	strb	r3, [r4, #10]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
     1b0:	88e0      	ldrh	r0, [r4, #6]
     1b2:	3001      	adds	r0, #1
     1b4:	8921      	ldrh	r1, [r4, #8]
     1b6:	4b05      	ldr	r3, [pc, #20]	; (1cc <ring_get+0x38>)
     1b8:	4798      	blx	r3
     1ba:	80e1      	strh	r1, [r4, #6]
		r = 0;
     1bc:	2000      	movs	r0, #0
}
     1be:	bd70      	pop	{r4, r5, r6, pc}
	int r = -1;
     1c0:	2001      	movs	r0, #1
     1c2:	4240      	negs	r0, r0
	return r;
     1c4:	e7fb      	b.n	1be <ring_get+0x2a>
     1c6:	46c0      	nop			; (mov r8, r8)
     1c8:	0000017d 	.word	0x0000017d
     1cc:	00003459 	.word	0x00003459

000001d0 <drawKare>:
//	graphic in the entire project. Please note this is the most
//	space efficient way to do this; a 40x31 bitmap is 930 bytes,
//	whereas	this is (104*2)+28+20, or 256 bytes.
/*********************************************************************/
void drawKare(int emotion)
{
     1d0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1d2:	b0c1      	sub	sp, #260	; 0x104
     1d4:	0007      	movs	r7, r0
	uint16_t body[104] = {10,10,20,20,20,0,380,10,380,10,390,20,0,
     1d6:	22d0      	movs	r2, #208	; 0xd0
     1d8:	492d      	ldr	r1, [pc, #180]	; (290 <drawKare+0xc0>)
     1da:	a80c      	add	r0, sp, #48	; 0x30
     1dc:	4b2d      	ldr	r3, [pc, #180]	; (294 <drawKare+0xc4>)
     1de:	4798      	blx	r3
		80,190,280,200,280,40,290,190,0,70,50,80,0,90,50,100,0,110,
		50,120,0,130,50,140,0,150,50,160,0,170,50,180,0,190,50,200,
		300,200,370,210,30,220,370,230,30,240,370,250,30,260,370,
		270,90,280,300,290};
	
	uint8_t happyTerm[28] = {180,80,190,130,170,130,190,140,140,
     1e0:	a805      	add	r0, sp, #20
     1e2:	4b2d      	ldr	r3, [pc, #180]	; (298 <drawKare+0xc8>)
     1e4:	001a      	movs	r2, r3
     1e6:	3250      	adds	r2, #80	; 0x50
     1e8:	0001      	movs	r1, r0
     1ea:	ca31      	ldmia	r2!, {r0, r4, r5}
     1ec:	c131      	stmia	r1!, {r0, r4, r5}
     1ee:	ca31      	ldmia	r2!, {r0, r4, r5}
     1f0:	c131      	stmia	r1!, {r0, r4, r5}
     1f2:	6812      	ldr	r2, [r2, #0]
     1f4:	600a      	str	r2, [r1, #0]
		60,150,100,210,60,220,100,130,150,140,160,140,160,220,170,
	220,150,230,160};
	
	uint8_t rPiBeret[20] = {120,60,240,80,110,70,120,90,150,
     1f6:	336c      	adds	r3, #108	; 0x6c
     1f8:	466a      	mov	r2, sp
     1fa:	cb13      	ldmia	r3!, {r0, r1, r4}
     1fc:	c213      	stmia	r2!, {r0, r1, r4}
     1fe:	cb03      	ldmia	r3!, {r0, r1}
     200:	c203      	stmia	r2!, {r0, r1}
     202:	ac0c      	add	r4, sp, #48	; 0x30
     204:	ae40      	add	r6, sp, #256	; 0x100

	
	
	for(int i = 0; i < 104; i = i+4)
	{
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
     206:	4d25      	ldr	r5, [pc, #148]	; (29c <drawKare+0xcc>)
		((body[i+1]/iSv)+(offsetGraphicY)),
		((body[i+2]/iSv)+(offsetGraphicX)),
		((body[i+3]/iSv)+(offsetGraphicY)));
     208:	88e3      	ldrh	r3, [r4, #6]
     20a:	105b      	asrs	r3, r3, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
     20c:	3396      	adds	r3, #150	; 0x96
		((body[i+2]/iSv)+(offsetGraphicX)),
     20e:	88a2      	ldrh	r2, [r4, #4]
     210:	1052      	asrs	r2, r2, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
     212:	322d      	adds	r2, #45	; 0x2d
     214:	32ff      	adds	r2, #255	; 0xff
		((body[i+1]/iSv)+(offsetGraphicY)),
     216:	8861      	ldrh	r1, [r4, #2]
     218:	1049      	asrs	r1, r1, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
     21a:	3196      	adds	r1, #150	; 0x96
     21c:	8820      	ldrh	r0, [r4, #0]
     21e:	1040      	asrs	r0, r0, #1
     220:	302d      	adds	r0, #45	; 0x2d
     222:	30ff      	adds	r0, #255	; 0xff
     224:	47a8      	blx	r5
     226:	3408      	adds	r4, #8
	for(int i = 0; i < 104; i = i+4)
     228:	42b4      	cmp	r4, r6
     22a:	d1ed      	bne.n	208 <drawKare+0x38>
	}
	switch(emotion)
     22c:	2f00      	cmp	r7, #0
     22e:	d003      	beq.n	238 <drawKare+0x68>
     230:	2f01      	cmp	r7, #1
     232:	d017      	beq.n	264 <drawKare+0x94>
		break;
		case 2:
		//make a sad terminal thing go here
		break;
	}
}
     234:	b041      	add	sp, #260	; 0x104
     236:	bdf0      	pop	{r4, r5, r6, r7, pc}
     238:	ac05      	add	r4, sp, #20
     23a:	ae0c      	add	r6, sp, #48	; 0x30
			fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
     23c:	4d17      	ldr	r5, [pc, #92]	; (29c <drawKare+0xcc>)
			((happyTerm[i+3]/iSv)+(offsetGraphicY)));
     23e:	78e3      	ldrb	r3, [r4, #3]
     240:	105b      	asrs	r3, r3, #1
			fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
     242:	3396      	adds	r3, #150	; 0x96
			((happyTerm[i+2]/iSv)+(offsetGraphicX)),
     244:	78a2      	ldrb	r2, [r4, #2]
     246:	1052      	asrs	r2, r2, #1
			fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
     248:	322d      	adds	r2, #45	; 0x2d
     24a:	32ff      	adds	r2, #255	; 0xff
			((happyTerm[i+1]/iSv)+(offsetGraphicY)),
     24c:	7861      	ldrb	r1, [r4, #1]
     24e:	1049      	asrs	r1, r1, #1
			fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
     250:	3196      	adds	r1, #150	; 0x96
     252:	7820      	ldrb	r0, [r4, #0]
     254:	1040      	asrs	r0, r0, #1
     256:	302d      	adds	r0, #45	; 0x2d
     258:	30ff      	adds	r0, #255	; 0xff
     25a:	47a8      	blx	r5
     25c:	3404      	adds	r4, #4
		for(int i = 0; i < 28; i = i+4)
     25e:	42a6      	cmp	r6, r4
     260:	d1ed      	bne.n	23e <drawKare+0x6e>
     262:	e7e7      	b.n	234 <drawKare+0x64>
     264:	466c      	mov	r4, sp
     266:	ae05      	add	r6, sp, #20
			fillRect((
     268:	4d0c      	ldr	r5, [pc, #48]	; (29c <drawKare+0xcc>)
			((rPiBeret[i+3]/iSv)+(offsetGraphicY)));
     26a:	78e3      	ldrb	r3, [r4, #3]
     26c:	105b      	asrs	r3, r3, #1
			fillRect((
     26e:	3396      	adds	r3, #150	; 0x96
			((rPiBeret[i+2]/iSv)+(offsetGraphicX)),
     270:	78a2      	ldrb	r2, [r4, #2]
     272:	1052      	asrs	r2, r2, #1
			fillRect((
     274:	322d      	adds	r2, #45	; 0x2d
     276:	32ff      	adds	r2, #255	; 0xff
			((rPiBeret[i+1]/iSv)+(offsetGraphicY)),
     278:	7861      	ldrb	r1, [r4, #1]
     27a:	1049      	asrs	r1, r1, #1
			fillRect((
     27c:	3196      	adds	r1, #150	; 0x96
			(rPiBeret[i]/iSv)+(offsetGraphicX)),
     27e:	7820      	ldrb	r0, [r4, #0]
     280:	1040      	asrs	r0, r0, #1
			fillRect((
     282:	302d      	adds	r0, #45	; 0x2d
     284:	30ff      	adds	r0, #255	; 0xff
     286:	47a8      	blx	r5
     288:	3404      	adds	r4, #4
		for(int i = 0; i < 20; i = i+4)
     28a:	42b4      	cmp	r4, r6
     28c:	d1ed      	bne.n	26a <drawKare+0x9a>
     28e:	e7d1      	b.n	234 <drawKare+0x64>
     290:	000045ec 	.word	0x000045ec
     294:	00003515 	.word	0x00003515
     298:	0000466c 	.word	0x0000466c
     29c:	00002901 	.word	0x00002901

000002a0 <splashScreen>:

void splashScreen(void)
{
     2a0:	b570      	push	{r4, r5, r6, lr}
	static const char *splashText[32];
	splashText[0]  = "Trans rights are human rights";//
     2a2:	4c48      	ldr	r4, [pc, #288]	; (3c4 <splashScreen+0x124>)
     2a4:	4b48      	ldr	r3, [pc, #288]	; (3c8 <splashScreen+0x128>)
     2a6:	6023      	str	r3, [r4, #0]
	splashText[1]  = "13^5 + 16^5 = 17^5";//
     2a8:	4b48      	ldr	r3, [pc, #288]	; (3cc <splashScreen+0x12c>)
     2aa:	6063      	str	r3, [r4, #4]
	splashText[2]  = "Reticulating Splines";//
     2ac:	4b48      	ldr	r3, [pc, #288]	; (3d0 <splashScreen+0x130>)
     2ae:	60a3      	str	r3, [r4, #8]
	splashText[3]  = "violence.works";//
     2b0:	4b48      	ldr	r3, [pc, #288]	; (3d4 <splashScreen+0x134>)
     2b2:	60e3      	str	r3, [r4, #12]
	splashText[4]  = "Tabs!";//
     2b4:	4b48      	ldr	r3, [pc, #288]	; (3d8 <splashScreen+0x138>)
     2b6:	6123      	str	r3, [r4, #16]
	splashText[5]  = "Kill Billionaires (and Trillionaire)";//
     2b8:	4b48      	ldr	r3, [pc, #288]	; (3dc <splashScreen+0x13c>)
     2ba:	6163      	str	r3, [r4, #20]
	splashText[6]  = "Interest in technology is not a personality";//
     2bc:	4b48      	ldr	r3, [pc, #288]	; (3e0 <splashScreen+0x140>)
     2be:	61a3      	str	r3, [r4, #24]
	splashText[7]  = "10 PRINT CHR$(205.5+RND(1)); : GOTO 10";//
     2c0:	4b48      	ldr	r3, [pc, #288]	; (3e4 <splashScreen+0x144>)
     2c2:	61e3      	str	r3, [r4, #28]
	splashText[8]  = "No gods. No masters. No external libraries.";//
     2c4:	4b48      	ldr	r3, [pc, #288]	; (3e8 <splashScreen+0x148>)
     2c6:	6223      	str	r3, [r4, #32]
	splashText[9]  = "Kill Nazis";//
     2c8:	4b48      	ldr	r3, [pc, #288]	; (3ec <splashScreen+0x14c>)
     2ca:	6263      	str	r3, [r4, #36]	; 0x24
	splashText[10] = "Tiananmen Square 1989";//
     2cc:	4b48      	ldr	r3, [pc, #288]	; (3f0 <splashScreen+0x150>)
     2ce:	62a3      	str	r3, [r4, #40]	; 0x28
	splashText[11] = "America was founded on slavery";
     2d0:	4b48      	ldr	r3, [pc, #288]	; (3f4 <splashScreen+0x154>)
     2d2:	62e3      	str	r3, [r4, #44]	; 0x2c
	splashText[12] = "There is only capital and labor";//
     2d4:	4b48      	ldr	r3, [pc, #288]	; (3f8 <splashScreen+0x158>)
     2d6:	6323      	str	r3, [r4, #48]	; 0x30
	splashText[13] = "Encourage _symmetric_ class warfare";//
     2d8:	4b48      	ldr	r3, [pc, #288]	; (3fc <splashScreen+0x15c>)
     2da:	6363      	str	r3, [r4, #52]	; 0x34
	splashText[14] = "$CURRENT_MEME";//
     2dc:	4b48      	ldr	r3, [pc, #288]	; (400 <splashScreen+0x160>)
     2de:	63a3      	str	r3, [r4, #56]	; 0x38
	splashText[15] = "A Nice TTY";//
     2e0:	4b48      	ldr	r3, [pc, #288]	; (404 <splashScreen+0x164>)
     2e2:	63e3      	str	r3, [r4, #60]	; 0x3c
	splashText[16] = "Unix epoch minus 0xFF days";//
     2e4:	4b48      	ldr	r3, [pc, #288]	; (408 <splashScreen+0x168>)
     2e6:	6423      	str	r3, [r4, #64]	; 0x40
	splashText[17] = "i  = 0x5f3759df - ( i >> 1 );";//
     2e8:	4b48      	ldr	r3, [pc, #288]	; (40c <splashScreen+0x16c>)
     2ea:	6463      	str	r3, [r4, #68]	; 0x44
	splashText[18] = "ACAB";//
     2ec:	4b48      	ldr	r3, [pc, #288]	; (410 <splashScreen+0x170>)
     2ee:	64a3      	str	r3, [r4, #72]	; 0x48
	splashText[19] = "Defcon's canceled.";//
     2f0:	4b48      	ldr	r3, [pc, #288]	; (414 <splashScreen+0x174>)
     2f2:	64e3      	str	r3, [r4, #76]	; 0x4c
	splashText[20] = "Ratsnest: Nothing To Do!";//
     2f4:	4b48      	ldr	r3, [pc, #288]	; (418 <splashScreen+0x178>)
     2f6:	6523      	str	r3, [r4, #80]	; 0x50
	splashText[21] = "It has 69 keys.";//
     2f8:	4b48      	ldr	r3, [pc, #288]	; (41c <splashScreen+0x17c>)
     2fa:	6563      	str	r3, [r4, #84]	; 0x54
	splashText[22] = "Because VT-420 was already taken";//
     2fc:	4b48      	ldr	r3, [pc, #288]	; (420 <splashScreen+0x180>)
     2fe:	65a3      	str	r3, [r4, #88]	; 0x58
	splashText[23] = "Compression algorithm based on BBP (1997)";//
     300:	4b48      	ldr	r3, [pc, #288]	; (424 <splashScreen+0x184>)
     302:	65e3      	str	r3, [r4, #92]	; 0x5c
	splashText[24] = "Teach health insurance providers to code.";
     304:	4b48      	ldr	r3, [pc, #288]	; (428 <splashScreen+0x188>)
     306:	6623      	str	r3, [r4, #96]	; 0x60
	splashText[25] = "Offensive hardware";//
     308:	4b48      	ldr	r3, [pc, #288]	; (42c <splashScreen+0x18c>)
     30a:	6663      	str	r3, [r4, #100]	; 0x64
	splashText[26] = "WiFi is not wireless Ethernet!";//
     30c:	4b48      	ldr	r3, [pc, #288]	; (430 <splashScreen+0x190>)
     30e:	66a3      	str	r3, [r4, #104]	; 0x68
	splashText[27] = "Dummy thicc client";//
     310:	4b48      	ldr	r3, [pc, #288]	; (434 <splashScreen+0x194>)
     312:	66e3      	str	r3, [r4, #108]	; 0x6c
	splashText[28] = "A Nice TTY. An OK Computer.";//
     314:	4b48      	ldr	r3, [pc, #288]	; (438 <splashScreen+0x198>)
     316:	6723      	str	r3, [r4, #112]	; 0x70
	splashText[29] = "Ceci n'est pas une Cyberdeck (because it's not a Pelican Case)";//
     318:	4b48      	ldr	r3, [pc, #288]	; (43c <splashScreen+0x19c>)
     31a:	6763      	str	r3, [r4, #116]	; 0x74
	splashText[30] = "Solidarity is not a new framework";//
     31c:	4b48      	ldr	r3, [pc, #288]	; (440 <splashScreen+0x1a0>)
     31e:	67a3      	str	r3, [r4, #120]	; 0x78
	splashText[31] = "Breadboarding Is Not A Crime";//
     320:	4b48      	ldr	r3, [pc, #288]	; (444 <splashScreen+0x1a4>)
     322:	67e3      	str	r3, [r4, #124]	; 0x7c
	splashText[32] = "Off by one errors are common";
     324:	4a48      	ldr	r2, [pc, #288]	; (448 <splashScreen+0x1a8>)
     326:	2380      	movs	r3, #128	; 0x80
     328:	50e2      	str	r2, [r4, r3]
	
	const uint32_t megaHurtz = system_gclk_gen_get_hz(0);
     32a:	2000      	movs	r0, #0
     32c:	4b47      	ldr	r3, [pc, #284]	; (44c <splashScreen+0x1ac>)
     32e:	4798      	blx	r3
     330:	0005      	movs	r5, r0
	const char *textPhrase = splashText[(((rand()+megaHurtz)%32))];
     332:	4b47      	ldr	r3, [pc, #284]	; (450 <splashScreen+0x1b0>)
     334:	4798      	blx	r3
     336:	1945      	adds	r5, r0, r5
     338:	201f      	movs	r0, #31
     33a:	4028      	ands	r0, r5
     33c:	0080      	lsls	r0, r0, #2
     33e:	5904      	ldr	r4, [r0, r4]


	
	clearScreen();
     340:	4b44      	ldr	r3, [pc, #272]	; (454 <splashScreen+0x1b4>)
     342:	4798      	blx	r3
	setColorRGB(255,255,255);
     344:	22ff      	movs	r2, #255	; 0xff
     346:	21ff      	movs	r1, #255	; 0xff
     348:	20ff      	movs	r0, #255	; 0xff
     34a:	4b43      	ldr	r3, [pc, #268]	; (458 <splashScreen+0x1b8>)
     34c:	4798      	blx	r3
	
	REG_PORT_DIRTGL1 = PORT_PB31;
     34e:	2280      	movs	r2, #128	; 0x80
     350:	0612      	lsls	r2, r2, #24
     352:	4b42      	ldr	r3, [pc, #264]	; (45c <splashScreen+0x1bc>)
     354:	601a      	str	r2, [r3, #0]
	PORT->Group[1].PINCFG[31].bit.PULLEN = 1;
     356:	4b42      	ldr	r3, [pc, #264]	; (460 <splashScreen+0x1c0>)
     358:	22df      	movs	r2, #223	; 0xdf
     35a:	5c99      	ldrb	r1, [r3, r2]
     35c:	2004      	movs	r0, #4
     35e:	4301      	orrs	r1, r0
     360:	5499      	strb	r1, [r3, r2]
	PORT->Group[1].PINCFG[31].bit.INEN = 1;
     362:	5c99      	ldrb	r1, [r3, r2]
     364:	2002      	movs	r0, #2
     366:	4301      	orrs	r1, r0
     368:	5499      	strb	r1, [r3, r2]
	if((PORT->Group[1].IN.reg & PORT_PB31) != 0)
     36a:	3a3f      	subs	r2, #63	; 0x3f
     36c:	589b      	ldr	r3, [r3, r2]
     36e:	2b00      	cmp	r3, #0
     370:	db24      	blt.n	3bc <splashScreen+0x11c>
		//This is the 'pi' graphic; put some codes
		//here to handle setting up the uarts.
		drawKare(1);
	}
	else
	drawKare(0); //The normal graphic
     372:	2000      	movs	r0, #0
     374:	4b3b      	ldr	r3, [pc, #236]	; (464 <splashScreen+0x1c4>)
     376:	4798      	blx	r3
	

	
	xCharPos = 40 - (strlen(textPhrase)/2);
     378:	0020      	movs	r0, r4
     37a:	4b3b      	ldr	r3, [pc, #236]	; (468 <splashScreen+0x1c8>)
     37c:	4798      	blx	r3
     37e:	4e3b      	ldr	r6, [pc, #236]	; (46c <splashScreen+0x1cc>)
     380:	0840      	lsrs	r0, r0, #1
     382:	2328      	movs	r3, #40	; 0x28
     384:	1a18      	subs	r0, r3, r0
     386:	8030      	strh	r0, [r6, #0]
	yCharPos = 16;
     388:	4d39      	ldr	r5, [pc, #228]	; (470 <splashScreen+0x1d0>)
     38a:	2310      	movs	r3, #16
     38c:	802b      	strh	r3, [r5, #0]
	
	writeString(textPhrase);
     38e:	0020      	movs	r0, r4
     390:	4b38      	ldr	r3, [pc, #224]	; (474 <splashScreen+0x1d4>)
     392:	4798      	blx	r3

	delay_ms(2000);
     394:	20fa      	movs	r0, #250	; 0xfa
     396:	00c0      	lsls	r0, r0, #3
     398:	4b37      	ldr	r3, [pc, #220]	; (478 <splashScreen+0x1d8>)
     39a:	4798      	blx	r3
	clearScreen();
     39c:	4b2d      	ldr	r3, [pc, #180]	; (454 <splashScreen+0x1b4>)
     39e:	4798      	blx	r3
	
	setColorRGB(0,255,0);
     3a0:	2200      	movs	r2, #0
     3a2:	21ff      	movs	r1, #255	; 0xff
     3a4:	2000      	movs	r0, #0
     3a6:	4b2c      	ldr	r3, [pc, #176]	; (458 <splashScreen+0x1b8>)
     3a8:	4798      	blx	r3
	setBackColorRGB(0,0,0);
     3aa:	2200      	movs	r2, #0
     3ac:	2100      	movs	r1, #0
     3ae:	2000      	movs	r0, #0
     3b0:	4b32      	ldr	r3, [pc, #200]	; (47c <splashScreen+0x1dc>)
     3b2:	4798      	blx	r3
	
	//Setting the xChar and yChar position has to come
	//after splashScreen() and InitLCD();
	xCharPos = 0;
     3b4:	2300      	movs	r3, #0
     3b6:	8033      	strh	r3, [r6, #0]
	yCharPos = 0;
     3b8:	802b      	strh	r3, [r5, #0]
	

     3ba:	bd70      	pop	{r4, r5, r6, pc}
		drawKare(1);
     3bc:	2001      	movs	r0, #1
     3be:	4b29      	ldr	r3, [pc, #164]	; (464 <splashScreen+0x1c4>)
     3c0:	4798      	blx	r3
     3c2:	e7d9      	b.n	378 <splashScreen+0xd8>
     3c4:	200001dc 	.word	0x200001dc
     3c8:	000046ec 	.word	0x000046ec
     3cc:	0000470c 	.word	0x0000470c
     3d0:	00004720 	.word	0x00004720
     3d4:	00004738 	.word	0x00004738
     3d8:	00004748 	.word	0x00004748
     3dc:	00004750 	.word	0x00004750
     3e0:	00004778 	.word	0x00004778
     3e4:	000047a4 	.word	0x000047a4
     3e8:	000047cc 	.word	0x000047cc
     3ec:	000047f8 	.word	0x000047f8
     3f0:	00004804 	.word	0x00004804
     3f4:	0000481c 	.word	0x0000481c
     3f8:	0000483c 	.word	0x0000483c
     3fc:	0000485c 	.word	0x0000485c
     400:	00004880 	.word	0x00004880
     404:	00004890 	.word	0x00004890
     408:	0000489c 	.word	0x0000489c
     40c:	000048b8 	.word	0x000048b8
     410:	000048d8 	.word	0x000048d8
     414:	000048e0 	.word	0x000048e0
     418:	000048f4 	.word	0x000048f4
     41c:	00004910 	.word	0x00004910
     420:	00004920 	.word	0x00004920
     424:	00004944 	.word	0x00004944
     428:	00004970 	.word	0x00004970
     42c:	0000499c 	.word	0x0000499c
     430:	000049b0 	.word	0x000049b0
     434:	000049d0 	.word	0x000049d0
     438:	000049e4 	.word	0x000049e4
     43c:	00004a00 	.word	0x00004a00
     440:	00004a40 	.word	0x00004a40
     444:	00004a64 	.word	0x00004a64
     448:	00004a84 	.word	0x00004a84
     44c:	00001bfd 	.word	0x00001bfd
     450:	00003719 	.word	0x00003719
     454:	00002a59 	.word	0x00002a59
     458:	000027c5 	.word	0x000027c5
     45c:	4100448c 	.word	0x4100448c
     460:	41004400 	.word	0x41004400
     464:	000001d1 	.word	0x000001d1
     468:	00003921 	.word	0x00003921
     46c:	2000029c 	.word	0x2000029c
     470:	2000029e 	.word	0x2000029e
     474:	00002419 	.word	0x00002419
     478:	0000067d 	.word	0x0000067d
     47c:	000027ed 	.word	0x000027ed

00000480 <parseRXBuffer>:
char tempCharacter;

cbuf_handle_t ouroboros;	

void parseRXBuffer(void)
{
     480:	b5f0      	push	{r4, r5, r6, r7, lr}
     482:	46d6      	mov	lr, sl
     484:	464f      	mov	r7, r9
     486:	4646      	mov	r6, r8
     488:	b5c0      	push	{r6, r7, lr}
     48a:	b082      	sub	sp, #8
		while(!ring_empty(ouroboros))
     48c:	4e60      	ldr	r6, [pc, #384]	; (610 <parseRXBuffer+0x190>)
     48e:	4d61      	ldr	r5, [pc, #388]	; (614 <parseRXBuffer+0x194>)
		{
			uint8_t characterFromRingBuffer;
			ring_get(ouroboros, &characterFromRingBuffer);
     490:	0037      	movs	r7, r6
		while(!ring_empty(ouroboros))
     492:	e018      	b.n	4c6 <parseRXBuffer+0x46>
		
			if(characterFromRingBuffer == 0x0D)  //Carriage Return  //this returns to xcharpos = 0
			{
				if(yCharPos == 23)
     494:	4b60      	ldr	r3, [pc, #384]	; (618 <parseRXBuffer+0x198>)
     496:	881a      	ldrh	r2, [r3, #0]
     498:	2a17      	cmp	r2, #23
     49a:	d04a      	beq.n	532 <parseRXBuffer+0xb2>
					drawChar(0x00);
					blinkCursor();
				}
				else
				{
					drawChar(consoleDisplay[xCharPos][yCharPos]);
     49c:	4c5f      	ldr	r4, [pc, #380]	; (61c <parseRXBuffer+0x19c>)
     49e:	4b60      	ldr	r3, [pc, #384]	; (620 <parseRXBuffer+0x1a0>)
     4a0:	4698      	mov	r8, r3
     4a2:	8819      	ldrh	r1, [r3, #0]
     4a4:	004b      	lsls	r3, r1, #1
     4a6:	185b      	adds	r3, r3, r1
     4a8:	00db      	lsls	r3, r3, #3
     4aa:	18e3      	adds	r3, r4, r3
     4ac:	5c98      	ldrb	r0, [r3, r2]
     4ae:	4b5d      	ldr	r3, [pc, #372]	; (624 <parseRXBuffer+0x1a4>)
     4b0:	4699      	mov	r9, r3
     4b2:	4798      	blx	r3
					xCharPos = 0;
     4b4:	2300      	movs	r3, #0
     4b6:	4642      	mov	r2, r8
     4b8:	8013      	strh	r3, [r2, #0]
					drawChar(consoleDisplay[xCharPos][yCharPos]);
     4ba:	4b57      	ldr	r3, [pc, #348]	; (618 <parseRXBuffer+0x198>)
     4bc:	881b      	ldrh	r3, [r3, #0]
     4be:	5ce0      	ldrb	r0, [r4, r3]
     4c0:	47c8      	blx	r9
					blinkCursor();
     4c2:	4b59      	ldr	r3, [pc, #356]	; (628 <parseRXBuffer+0x1a8>)
     4c4:	4798      	blx	r3
		while(!ring_empty(ouroboros))
     4c6:	6830      	ldr	r0, [r6, #0]
     4c8:	47a8      	blx	r5
     4ca:	2800      	cmp	r0, #0
     4cc:	d000      	beq.n	4d0 <parseRXBuffer+0x50>
     4ce:	e095      	b.n	5fc <parseRXBuffer+0x17c>
			ring_get(ouroboros, &characterFromRingBuffer);
     4d0:	466b      	mov	r3, sp
     4d2:	1ddc      	adds	r4, r3, #7
     4d4:	0021      	movs	r1, r4
     4d6:	6838      	ldr	r0, [r7, #0]
     4d8:	4b54      	ldr	r3, [pc, #336]	; (62c <parseRXBuffer+0x1ac>)
     4da:	4798      	blx	r3
			if(characterFromRingBuffer == 0x0D)  //Carriage Return  //this returns to xcharpos = 0
     4dc:	7820      	ldrb	r0, [r4, #0]
     4de:	280d      	cmp	r0, #13
     4e0:	d0d8      	beq.n	494 <parseRXBuffer+0x14>
				}
			}
			else if(characterFromRingBuffer == 0x0A)	//Line Feed
     4e2:	280a      	cmp	r0, #10
     4e4:	d037      	beq.n	556 <parseRXBuffer+0xd6>
					yCharPos++;
					drawChar(consoleDisplay[xCharPos][yCharPos]);
					blinkCursor();
				}
			}
			else if(characterFromRingBuffer == 0x08)  //Backspace
     4e6:	2808      	cmp	r0, #8
     4e8:	d066      	beq.n	5b8 <parseRXBuffer+0x138>
				xCharPos--;
				tempCharacter = consoleDisplay[xCharPos][yCharPos];
				drawChar(tempCharacter);
				blinkCursor();
			}
			else if(characterFromRingBuffer != 0x00)
     4ea:	2800      	cmp	r0, #0
     4ec:	d0eb      	beq.n	4c6 <parseRXBuffer+0x46>
			{
				//this line places the key to be printed into the console buffer
				consoleDisplay[xCharPos][yCharPos] = characterFromRingBuffer;
     4ee:	4b4b      	ldr	r3, [pc, #300]	; (61c <parseRXBuffer+0x19c>)
     4f0:	4698      	mov	r8, r3
     4f2:	4c4b      	ldr	r4, [pc, #300]	; (620 <parseRXBuffer+0x1a0>)
     4f4:	8822      	ldrh	r2, [r4, #0]
     4f6:	4b48      	ldr	r3, [pc, #288]	; (618 <parseRXBuffer+0x198>)
     4f8:	4699      	mov	r9, r3
     4fa:	8819      	ldrh	r1, [r3, #0]
     4fc:	0053      	lsls	r3, r2, #1
     4fe:	189b      	adds	r3, r3, r2
     500:	00db      	lsls	r3, r3, #3
     502:	4443      	add	r3, r8
     504:	5458      	strb	r0, [r3, r1]
				
				//this line _actually prints the character_
				drawChar(characterFromRingBuffer);
     506:	4b47      	ldr	r3, [pc, #284]	; (624 <parseRXBuffer+0x1a4>)
     508:	469a      	mov	sl, r3
     50a:	4798      	blx	r3

				//move the cursor one postition forward
				xCharPos++;
     50c:	8823      	ldrh	r3, [r4, #0]
     50e:	3301      	adds	r3, #1
     510:	b29b      	uxth	r3, r3
     512:	8023      	strh	r3, [r4, #0]

				//draw the character again, for some reason, idk.
				drawChar(consoleDisplay[xCharPos][yCharPos]);
     514:	464a      	mov	r2, r9
     516:	8811      	ldrh	r1, [r2, #0]
     518:	005a      	lsls	r2, r3, #1
     51a:	18d3      	adds	r3, r2, r3
     51c:	00db      	lsls	r3, r3, #3
     51e:	4443      	add	r3, r8
     520:	5c58      	ldrb	r0, [r3, r1]
     522:	47d0      	blx	sl
				
				if(xCharPos > 79)		//END OF LINE
     524:	8823      	ldrh	r3, [r4, #0]
     526:	2b4f      	cmp	r3, #79	; 0x4f
     528:	d9cd      	bls.n	4c6 <parseRXBuffer+0x46>
				{
					xCharPos--;
     52a:	3b01      	subs	r3, #1
     52c:	4a3c      	ldr	r2, [pc, #240]	; (620 <parseRXBuffer+0x1a0>)
     52e:	8013      	strh	r3, [r2, #0]
     530:	e7c9      	b.n	4c6 <parseRXBuffer+0x46>
					drawChar(consoleDisplay[xCharPos][yCharPos]);
     532:	4c3b      	ldr	r4, [pc, #236]	; (620 <parseRXBuffer+0x1a0>)
     534:	8822      	ldrh	r2, [r4, #0]
     536:	0053      	lsls	r3, r2, #1
     538:	189b      	adds	r3, r3, r2
     53a:	00db      	lsls	r3, r3, #3
     53c:	4a37      	ldr	r2, [pc, #220]	; (61c <parseRXBuffer+0x19c>)
     53e:	18d3      	adds	r3, r2, r3
     540:	7dd8      	ldrb	r0, [r3, #23]
     542:	4b38      	ldr	r3, [pc, #224]	; (624 <parseRXBuffer+0x1a4>)
     544:	4698      	mov	r8, r3
     546:	4798      	blx	r3
					xCharPos = 0;
     548:	2300      	movs	r3, #0
     54a:	8023      	strh	r3, [r4, #0]
					drawChar(0x00);
     54c:	2000      	movs	r0, #0
     54e:	47c0      	blx	r8
					blinkCursor();
     550:	4b35      	ldr	r3, [pc, #212]	; (628 <parseRXBuffer+0x1a8>)
     552:	4798      	blx	r3
     554:	e7b7      	b.n	4c6 <parseRXBuffer+0x46>
				if(yCharPos == 23)
     556:	4b30      	ldr	r3, [pc, #192]	; (618 <parseRXBuffer+0x198>)
     558:	881a      	ldrh	r2, [r3, #0]
     55a:	2a17      	cmp	r2, #23
     55c:	d01b      	beq.n	596 <parseRXBuffer+0x116>
					drawChar(consoleDisplay[xCharPos][yCharPos]);
     55e:	4c2f      	ldr	r4, [pc, #188]	; (61c <parseRXBuffer+0x19c>)
     560:	4b2f      	ldr	r3, [pc, #188]	; (620 <parseRXBuffer+0x1a0>)
     562:	4698      	mov	r8, r3
     564:	8819      	ldrh	r1, [r3, #0]
     566:	004b      	lsls	r3, r1, #1
     568:	185b      	adds	r3, r3, r1
     56a:	00db      	lsls	r3, r3, #3
     56c:	18e3      	adds	r3, r4, r3
     56e:	5c98      	ldrb	r0, [r3, r2]
     570:	4b2c      	ldr	r3, [pc, #176]	; (624 <parseRXBuffer+0x1a4>)
     572:	4699      	mov	r9, r3
     574:	4798      	blx	r3
					yCharPos++;
     576:	4a28      	ldr	r2, [pc, #160]	; (618 <parseRXBuffer+0x198>)
     578:	8813      	ldrh	r3, [r2, #0]
     57a:	3301      	adds	r3, #1
     57c:	b29b      	uxth	r3, r3
     57e:	8013      	strh	r3, [r2, #0]
					drawChar(consoleDisplay[xCharPos][yCharPos]);
     580:	4642      	mov	r2, r8
     582:	8811      	ldrh	r1, [r2, #0]
     584:	004a      	lsls	r2, r1, #1
     586:	1852      	adds	r2, r2, r1
     588:	00d2      	lsls	r2, r2, #3
     58a:	18a4      	adds	r4, r4, r2
     58c:	5ce0      	ldrb	r0, [r4, r3]
     58e:	47c8      	blx	r9
					blinkCursor();
     590:	4b25      	ldr	r3, [pc, #148]	; (628 <parseRXBuffer+0x1a8>)
     592:	4798      	blx	r3
     594:	e797      	b.n	4c6 <parseRXBuffer+0x46>
					drawChar(consoleDisplay[xCharPos][yCharPos]);
     596:	4b22      	ldr	r3, [pc, #136]	; (620 <parseRXBuffer+0x1a0>)
     598:	881a      	ldrh	r2, [r3, #0]
     59a:	0053      	lsls	r3, r2, #1
     59c:	189b      	adds	r3, r3, r2
     59e:	00db      	lsls	r3, r3, #3
     5a0:	4a1e      	ldr	r2, [pc, #120]	; (61c <parseRXBuffer+0x19c>)
     5a2:	18d3      	adds	r3, r2, r3
     5a4:	7dd8      	ldrb	r0, [r3, #23]
     5a6:	4c1f      	ldr	r4, [pc, #124]	; (624 <parseRXBuffer+0x1a4>)
     5a8:	47a0      	blx	r4
					newLine();
     5aa:	4b21      	ldr	r3, [pc, #132]	; (630 <parseRXBuffer+0x1b0>)
     5ac:	4798      	blx	r3
					drawChar(0x00);
     5ae:	2000      	movs	r0, #0
     5b0:	47a0      	blx	r4
					blinkCursor();
     5b2:	4b1d      	ldr	r3, [pc, #116]	; (628 <parseRXBuffer+0x1a8>)
     5b4:	4798      	blx	r3
     5b6:	e786      	b.n	4c6 <parseRXBuffer+0x46>
				drawChar(consoleDisplay[xCharPos][yCharPos]);
     5b8:	4c18      	ldr	r4, [pc, #96]	; (61c <parseRXBuffer+0x19c>)
     5ba:	4b19      	ldr	r3, [pc, #100]	; (620 <parseRXBuffer+0x1a0>)
     5bc:	4698      	mov	r8, r3
     5be:	881a      	ldrh	r2, [r3, #0]
     5c0:	4b15      	ldr	r3, [pc, #84]	; (618 <parseRXBuffer+0x198>)
     5c2:	469a      	mov	sl, r3
     5c4:	8819      	ldrh	r1, [r3, #0]
     5c6:	0053      	lsls	r3, r2, #1
     5c8:	189b      	adds	r3, r3, r2
     5ca:	00db      	lsls	r3, r3, #3
     5cc:	18e3      	adds	r3, r4, r3
     5ce:	5c58      	ldrb	r0, [r3, r1]
     5d0:	4b14      	ldr	r3, [pc, #80]	; (624 <parseRXBuffer+0x1a4>)
     5d2:	4699      	mov	r9, r3
     5d4:	4798      	blx	r3
				xCharPos--;
     5d6:	4643      	mov	r3, r8
     5d8:	881b      	ldrh	r3, [r3, #0]
     5da:	3b01      	subs	r3, #1
     5dc:	b29b      	uxth	r3, r3
     5de:	4642      	mov	r2, r8
     5e0:	8013      	strh	r3, [r2, #0]
				tempCharacter = consoleDisplay[xCharPos][yCharPos];
     5e2:	4652      	mov	r2, sl
     5e4:	8811      	ldrh	r1, [r2, #0]
     5e6:	005a      	lsls	r2, r3, #1
     5e8:	18d3      	adds	r3, r2, r3
     5ea:	00db      	lsls	r3, r3, #3
     5ec:	18e3      	adds	r3, r4, r3
     5ee:	5c58      	ldrb	r0, [r3, r1]
     5f0:	4b10      	ldr	r3, [pc, #64]	; (634 <parseRXBuffer+0x1b4>)
     5f2:	7018      	strb	r0, [r3, #0]
				drawChar(tempCharacter);
     5f4:	47c8      	blx	r9
				blinkCursor();
     5f6:	4b0c      	ldr	r3, [pc, #48]	; (628 <parseRXBuffer+0x1a8>)
     5f8:	4798      	blx	r3
     5fa:	e764      	b.n	4c6 <parseRXBuffer+0x46>
				}
			}
		}
		ring_reset(ouroboros);
     5fc:	4b04      	ldr	r3, [pc, #16]	; (610 <parseRXBuffer+0x190>)
     5fe:	6818      	ldr	r0, [r3, #0]
     600:	4b0d      	ldr	r3, [pc, #52]	; (638 <parseRXBuffer+0x1b8>)
     602:	4798      	blx	r3
}
     604:	b002      	add	sp, #8
     606:	bc1c      	pop	{r2, r3, r4}
     608:	4690      	mov	r8, r2
     60a:	4699      	mov	r9, r3
     60c:	46a2      	mov	sl, r4
     60e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     610:	200002b0 	.word	0x200002b0
     614:	0000017d 	.word	0x0000017d
     618:	2000029e 	.word	0x2000029e
     61c:	20000314 	.word	0x20000314
     620:	2000029c 	.word	0x2000029c
     624:	00002025 	.word	0x00002025
     628:	000022bd 	.word	0x000022bd
     62c:	00000195 	.word	0x00000195
     630:	0000210d 	.word	0x0000210d
     634:	200002ac 	.word	0x200002ac
     638:	00000135 	.word	0x00000135

0000063c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     63c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     63e:	2000      	movs	r0, #0
     640:	4b08      	ldr	r3, [pc, #32]	; (664 <delay_init+0x28>)
     642:	4798      	blx	r3
     644:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     646:	4c08      	ldr	r4, [pc, #32]	; (668 <delay_init+0x2c>)
     648:	21fa      	movs	r1, #250	; 0xfa
     64a:	0089      	lsls	r1, r1, #2
     64c:	47a0      	blx	r4
     64e:	4b07      	ldr	r3, [pc, #28]	; (66c <delay_init+0x30>)
     650:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     652:	4907      	ldr	r1, [pc, #28]	; (670 <delay_init+0x34>)
     654:	0028      	movs	r0, r5
     656:	47a0      	blx	r4
     658:	4b06      	ldr	r3, [pc, #24]	; (674 <delay_init+0x38>)
     65a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     65c:	2205      	movs	r2, #5
     65e:	4b06      	ldr	r3, [pc, #24]	; (678 <delay_init+0x3c>)
     660:	601a      	str	r2, [r3, #0]
}
     662:	bd70      	pop	{r4, r5, r6, pc}
     664:	00001bfd 	.word	0x00001bfd
     668:	00003179 	.word	0x00003179
     66c:	20000000 	.word	0x20000000
     670:	000f4240 	.word	0x000f4240
     674:	20000004 	.word	0x20000004
     678:	e000e010 	.word	0xe000e010

0000067c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     67c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     67e:	4b08      	ldr	r3, [pc, #32]	; (6a0 <delay_cycles_ms+0x24>)
     680:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     682:	4a08      	ldr	r2, [pc, #32]	; (6a4 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     684:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     686:	2180      	movs	r1, #128	; 0x80
     688:	0249      	lsls	r1, r1, #9
	while (n--) {
     68a:	3801      	subs	r0, #1
     68c:	d307      	bcc.n	69e <delay_cycles_ms+0x22>
	if (n > 0) {
     68e:	2c00      	cmp	r4, #0
     690:	d0fb      	beq.n	68a <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     692:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     694:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     696:	6813      	ldr	r3, [r2, #0]
     698:	420b      	tst	r3, r1
     69a:	d0fc      	beq.n	696 <delay_cycles_ms+0x1a>
     69c:	e7f5      	b.n	68a <delay_cycles_ms+0xe>
	}
}
     69e:	bd30      	pop	{r4, r5, pc}
     6a0:	20000000 	.word	0x20000000
     6a4:	e000e010 	.word	0xe000e010

000006a8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     6a8:	4b0c      	ldr	r3, [pc, #48]	; (6dc <cpu_irq_enter_critical+0x34>)
     6aa:	681b      	ldr	r3, [r3, #0]
     6ac:	2b00      	cmp	r3, #0
     6ae:	d106      	bne.n	6be <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     6b0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     6b4:	2b00      	cmp	r3, #0
     6b6:	d007      	beq.n	6c8 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     6b8:	2200      	movs	r2, #0
     6ba:	4b09      	ldr	r3, [pc, #36]	; (6e0 <cpu_irq_enter_critical+0x38>)
     6bc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     6be:	4a07      	ldr	r2, [pc, #28]	; (6dc <cpu_irq_enter_critical+0x34>)
     6c0:	6813      	ldr	r3, [r2, #0]
     6c2:	3301      	adds	r3, #1
     6c4:	6013      	str	r3, [r2, #0]
}
     6c6:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     6c8:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     6ca:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     6ce:	2200      	movs	r2, #0
     6d0:	4b04      	ldr	r3, [pc, #16]	; (6e4 <cpu_irq_enter_critical+0x3c>)
     6d2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     6d4:	3201      	adds	r2, #1
     6d6:	4b02      	ldr	r3, [pc, #8]	; (6e0 <cpu_irq_enter_critical+0x38>)
     6d8:	701a      	strb	r2, [r3, #0]
     6da:	e7f0      	b.n	6be <cpu_irq_enter_critical+0x16>
     6dc:	2000025c 	.word	0x2000025c
     6e0:	20000260 	.word	0x20000260
     6e4:	20000008 	.word	0x20000008

000006e8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     6e8:	4b08      	ldr	r3, [pc, #32]	; (70c <cpu_irq_leave_critical+0x24>)
     6ea:	681a      	ldr	r2, [r3, #0]
     6ec:	3a01      	subs	r2, #1
     6ee:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     6f0:	681b      	ldr	r3, [r3, #0]
     6f2:	2b00      	cmp	r3, #0
     6f4:	d109      	bne.n	70a <cpu_irq_leave_critical+0x22>
     6f6:	4b06      	ldr	r3, [pc, #24]	; (710 <cpu_irq_leave_critical+0x28>)
     6f8:	781b      	ldrb	r3, [r3, #0]
     6fa:	2b00      	cmp	r3, #0
     6fc:	d005      	beq.n	70a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     6fe:	2201      	movs	r2, #1
     700:	4b04      	ldr	r3, [pc, #16]	; (714 <cpu_irq_leave_critical+0x2c>)
     702:	701a      	strb	r2, [r3, #0]
     704:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     708:	b662      	cpsie	i
	}
}
     70a:	4770      	bx	lr
     70c:	2000025c 	.word	0x2000025c
     710:	20000260 	.word	0x20000260
     714:	20000008 	.word	0x20000008

00000718 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     718:	b5f0      	push	{r4, r5, r6, r7, lr}
     71a:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     71c:	ac01      	add	r4, sp, #4
     71e:	2501      	movs	r5, #1
     720:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     722:	2700      	movs	r7, #0
     724:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     726:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     728:	0021      	movs	r1, r4
     72a:	203e      	movs	r0, #62	; 0x3e
     72c:	4e06      	ldr	r6, [pc, #24]	; (748 <system_board_init+0x30>)
     72e:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     730:	2280      	movs	r2, #128	; 0x80
     732:	05d2      	lsls	r2, r2, #23
     734:	4b05      	ldr	r3, [pc, #20]	; (74c <system_board_init+0x34>)
     736:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     738:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     73a:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     73c:	0021      	movs	r1, r4
     73e:	200f      	movs	r0, #15
     740:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     742:	b003      	add	sp, #12
     744:	bdf0      	pop	{r4, r5, r6, r7, pc}
     746:	46c0      	nop			; (mov r8, r8)
     748:	00000c81 	.word	0x00000c81
     74c:	41004480 	.word	0x41004480

00000750 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     750:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     752:	2200      	movs	r2, #0
     754:	2300      	movs	r3, #0
     756:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     758:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     75a:	2100      	movs	r1, #0
     75c:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     75e:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     760:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     762:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     764:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     766:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	//config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     768:	24c0      	movs	r4, #192	; 0xc0
     76a:	0164      	lsls	r4, r4, #5
     76c:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     76e:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     770:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     772:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     774:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     776:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     778:	242a      	movs	r4, #42	; 0x2a
     77a:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     77c:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     77e:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     780:	3c06      	subs	r4, #6
     782:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     784:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     786:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     788:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     78a:	232b      	movs	r3, #43	; 0x2b
     78c:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     78e:	3301      	adds	r3, #1
     790:	54c1      	strb	r1, [r0, r3]
}
     792:	bd10      	pop	{r4, pc}

00000794 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     794:	b5f0      	push	{r4, r5, r6, r7, lr}
     796:	46d6      	mov	lr, sl
     798:	464f      	mov	r7, r9
     79a:	4646      	mov	r6, r8
     79c:	b5c0      	push	{r6, r7, lr}
     79e:	b096      	sub	sp, #88	; 0x58
     7a0:	0007      	movs	r7, r0
     7a2:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     7a4:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     7a6:	4ac6      	ldr	r2, [pc, #792]	; (ac0 <adc_init+0x32c>)
     7a8:	6a10      	ldr	r0, [r2, #32]
     7aa:	2380      	movs	r3, #128	; 0x80
     7ac:	025b      	lsls	r3, r3, #9
     7ae:	4303      	orrs	r3, r0
     7b0:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     7b2:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     7b4:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     7b6:	07db      	lsls	r3, r3, #31
     7b8:	d505      	bpl.n	7c6 <adc_init+0x32>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     7ba:	b016      	add	sp, #88	; 0x58
     7bc:	bc1c      	pop	{r2, r3, r4}
     7be:	4690      	mov	r8, r2
     7c0:	4699      	mov	r9, r3
     7c2:	46a2      	mov	sl, r4
     7c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     7c6:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     7c8:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     7ca:	079b      	lsls	r3, r3, #30
     7cc:	d4f5      	bmi.n	7ba <adc_init+0x26>
	module_inst->reference = config->reference;
     7ce:	7873      	ldrb	r3, [r6, #1]
     7d0:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     7d2:	2b00      	cmp	r3, #0
     7d4:	d104      	bne.n	7e0 <adc_init+0x4c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     7d6:	4abb      	ldr	r2, [pc, #748]	; (ac4 <adc_init+0x330>)
     7d8:	6c13      	ldr	r3, [r2, #64]	; 0x40
     7da:	2104      	movs	r1, #4
     7dc:	430b      	orrs	r3, r1
     7de:	6413      	str	r3, [r2, #64]	; 0x40
		module_inst->callback[i] = NULL;
     7e0:	2300      	movs	r3, #0
     7e2:	60bb      	str	r3, [r7, #8]
     7e4:	60fb      	str	r3, [r7, #12]
     7e6:	613b      	str	r3, [r7, #16]
	module_inst->registered_callback_mask = 0;
     7e8:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     7ea:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     7ec:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     7ee:	773b      	strb	r3, [r7, #28]
	_adc_instances[0] = module_inst;
     7f0:	4bb5      	ldr	r3, [pc, #724]	; (ac8 <adc_init+0x334>)
     7f2:	601f      	str	r7, [r3, #0]
	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     7f4:	232a      	movs	r3, #42	; 0x2a
     7f6:	5cf3      	ldrb	r3, [r6, r3]
     7f8:	2b00      	cmp	r3, #0
     7fa:	d105      	bne.n	808 <adc_init+0x74>
     7fc:	7d33      	ldrb	r3, [r6, #20]
     7fe:	2b00      	cmp	r3, #0
     800:	d102      	bne.n	808 <adc_init+0x74>
		module_inst->software_trigger = true;
     802:	3301      	adds	r3, #1
     804:	777b      	strb	r3, [r7, #29]
     806:	e001      	b.n	80c <adc_init+0x78>
		module_inst->software_trigger = false;
     808:	2300      	movs	r3, #0
     80a:	777b      	strb	r3, [r7, #29]
	Adc *const adc_module = module_inst->hw;
     80c:	683b      	ldr	r3, [r7, #0]
     80e:	4698      	mov	r8, r3
	gclk_chan_conf.source_generator = config->clock_source;
     810:	7833      	ldrb	r3, [r6, #0]
     812:	466a      	mov	r2, sp
     814:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     816:	4669      	mov	r1, sp
     818:	201e      	movs	r0, #30
     81a:	4bac      	ldr	r3, [pc, #688]	; (acc <adc_init+0x338>)
     81c:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     81e:	201e      	movs	r0, #30
     820:	4bab      	ldr	r3, [pc, #684]	; (ad0 <adc_init+0x33c>)
     822:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     824:	232c      	movs	r3, #44	; 0x2c
     826:	5cf2      	ldrb	r2, [r6, r3]
     828:	2a00      	cmp	r2, #0
     82a:	d054      	beq.n	8d6 <adc_init+0x142>
		uint8_t offset = config->pin_scan.offset_start_scan;
     82c:	3b01      	subs	r3, #1
     82e:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     830:	7b33      	ldrb	r3, [r6, #12]
     832:	18eb      	adds	r3, r5, r3
     834:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     836:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     838:	b2c9      	uxtb	r1, r1
     83a:	428b      	cmp	r3, r1
     83c:	d221      	bcs.n	882 <adc_init+0xee>
     83e:	1952      	adds	r2, r2, r5
     840:	b2d3      	uxtb	r3, r2
     842:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     844:	4ba3      	ldr	r3, [pc, #652]	; (ad4 <adc_init+0x340>)
     846:	469a      	mov	sl, r3
     848:	e003      	b.n	852 <adc_init+0xbe>
			offset++;
     84a:	3501      	adds	r5, #1
     84c:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     84e:	454d      	cmp	r5, r9
     850:	d017      	beq.n	882 <adc_init+0xee>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     852:	240f      	movs	r4, #15
     854:	402c      	ands	r4, r5
     856:	7b33      	ldrb	r3, [r6, #12]
     858:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     85a:	2250      	movs	r2, #80	; 0x50
     85c:	499e      	ldr	r1, [pc, #632]	; (ad8 <adc_init+0x344>)
     85e:	a802      	add	r0, sp, #8
     860:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     862:	2c13      	cmp	r4, #19
     864:	d8f1      	bhi.n	84a <adc_init+0xb6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     866:	00a4      	lsls	r4, r4, #2
     868:	ab02      	add	r3, sp, #8
     86a:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     86c:	a901      	add	r1, sp, #4
     86e:	2300      	movs	r3, #0
     870:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     872:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     874:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     876:	3301      	adds	r3, #1
     878:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     87a:	b2c0      	uxtb	r0, r0
     87c:	4b97      	ldr	r3, [pc, #604]	; (adc <adc_init+0x348>)
     87e:	4798      	blx	r3
     880:	e7e3      	b.n	84a <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     882:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     884:	2250      	movs	r2, #80	; 0x50
     886:	4994      	ldr	r1, [pc, #592]	; (ad8 <adc_init+0x344>)
     888:	a802      	add	r0, sp, #8
     88a:	4b92      	ldr	r3, [pc, #584]	; (ad4 <adc_init+0x340>)
     88c:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     88e:	2c13      	cmp	r4, #19
     890:	d913      	bls.n	8ba <adc_init+0x126>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     892:	7d73      	ldrb	r3, [r6, #21]
     894:	009b      	lsls	r3, r3, #2
     896:	b2db      	uxtb	r3, r3
     898:	4642      	mov	r2, r8
     89a:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     89c:	7db3      	ldrb	r3, [r6, #22]
     89e:	01db      	lsls	r3, r3, #7
     8a0:	7872      	ldrb	r2, [r6, #1]
     8a2:	4313      	orrs	r3, r2
     8a4:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     8a6:	4642      	mov	r2, r8
     8a8:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     8aa:	7933      	ldrb	r3, [r6, #4]
     8ac:	2b34      	cmp	r3, #52	; 0x34
     8ae:	d900      	bls.n	8b2 <adc_init+0x11e>
     8b0:	e17b      	b.n	baa <adc_init+0x416>
     8b2:	009b      	lsls	r3, r3, #2
     8b4:	4a8a      	ldr	r2, [pc, #552]	; (ae0 <adc_init+0x34c>)
     8b6:	58d3      	ldr	r3, [r2, r3]
     8b8:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     8ba:	00a4      	lsls	r4, r4, #2
     8bc:	ab02      	add	r3, sp, #8
     8be:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     8c0:	a901      	add	r1, sp, #4
     8c2:	2300      	movs	r3, #0
     8c4:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     8c6:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     8c8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     8ca:	3301      	adds	r3, #1
     8cc:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     8ce:	b2c0      	uxtb	r0, r0
     8d0:	4b82      	ldr	r3, [pc, #520]	; (adc <adc_init+0x348>)
     8d2:	4798      	blx	r3
     8d4:	e7dd      	b.n	892 <adc_init+0xfe>
		_adc_configure_ain_pin(config->positive_input);
     8d6:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     8d8:	2250      	movs	r2, #80	; 0x50
     8da:	497f      	ldr	r1, [pc, #508]	; (ad8 <adc_init+0x344>)
     8dc:	a802      	add	r0, sp, #8
     8de:	4b7d      	ldr	r3, [pc, #500]	; (ad4 <adc_init+0x340>)
     8e0:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     8e2:	2c13      	cmp	r4, #19
     8e4:	d915      	bls.n	912 <adc_init+0x17e>
		_adc_configure_ain_pin(config->negative_input);
     8e6:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     8e8:	2250      	movs	r2, #80	; 0x50
     8ea:	497b      	ldr	r1, [pc, #492]	; (ad8 <adc_init+0x344>)
     8ec:	a802      	add	r0, sp, #8
     8ee:	4b79      	ldr	r3, [pc, #484]	; (ad4 <adc_init+0x340>)
     8f0:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     8f2:	2c13      	cmp	r4, #19
     8f4:	d8cd      	bhi.n	892 <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     8f6:	00a4      	lsls	r4, r4, #2
     8f8:	ab02      	add	r3, sp, #8
     8fa:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     8fc:	a901      	add	r1, sp, #4
     8fe:	2300      	movs	r3, #0
     900:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     902:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     904:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     906:	3301      	adds	r3, #1
     908:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     90a:	b2c0      	uxtb	r0, r0
     90c:	4b73      	ldr	r3, [pc, #460]	; (adc <adc_init+0x348>)
     90e:	4798      	blx	r3
     910:	e7bf      	b.n	892 <adc_init+0xfe>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     912:	00a4      	lsls	r4, r4, #2
     914:	ab02      	add	r3, sp, #8
     916:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     918:	a901      	add	r1, sp, #4
     91a:	2300      	movs	r3, #0
     91c:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     91e:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     920:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     922:	3301      	adds	r3, #1
     924:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     926:	b2c0      	uxtb	r0, r0
     928:	4b6c      	ldr	r3, [pc, #432]	; (adc <adc_init+0x348>)
     92a:	4798      	blx	r3
     92c:	e7db      	b.n	8e6 <adc_init+0x152>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     92e:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     930:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     932:	2102      	movs	r1, #2
     934:	e01a      	b.n	96c <adc_init+0x1d8>
		adjres = config->divide_result;
     936:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     938:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     93a:	2410      	movs	r4, #16
     93c:	e016      	b.n	96c <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     93e:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     940:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     942:	2101      	movs	r1, #1
     944:	e012      	b.n	96c <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     946:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     948:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     94a:	2100      	movs	r1, #0
     94c:	e00e      	b.n	96c <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     94e:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     950:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     952:	2100      	movs	r1, #0
     954:	e00a      	b.n	96c <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     956:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     958:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     95a:	2100      	movs	r1, #0
     95c:	e006      	b.n	96c <adc_init+0x1d8>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     95e:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     960:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     962:	2100      	movs	r1, #0
     964:	e002      	b.n	96c <adc_init+0x1d8>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     966:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     968:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     96a:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     96c:	0109      	lsls	r1, r1, #4
     96e:	2270      	movs	r2, #112	; 0x70
     970:	400a      	ands	r2, r1
     972:	4313      	orrs	r3, r2
     974:	4642      	mov	r2, r8
     976:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     978:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     97a:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     97c:	2b3f      	cmp	r3, #63	; 0x3f
     97e:	d900      	bls.n	982 <adc_init+0x1ee>
     980:	e71b      	b.n	7ba <adc_init+0x26>
		adc_module->SAMPCTRL.reg =
     982:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     984:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     986:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     988:	b25b      	sxtb	r3, r3
     98a:	2b00      	cmp	r3, #0
     98c:	dbfb      	blt.n	986 <adc_init+0x1f2>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     98e:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     990:	8872      	ldrh	r2, [r6, #2]
     992:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     994:	2224      	movs	r2, #36	; 0x24
     996:	5cb2      	ldrb	r2, [r6, r2]
     998:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     99a:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     99c:	7d32      	ldrb	r2, [r6, #20]
     99e:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     9a0:	4313      	orrs	r3, r2
     9a2:	7cb2      	ldrb	r2, [r6, #18]
     9a4:	0052      	lsls	r2, r2, #1
     9a6:	4313      	orrs	r3, r2
     9a8:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     9aa:	4642      	mov	r2, r8
     9ac:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     9ae:	7e33      	ldrb	r3, [r6, #24]
     9b0:	2b00      	cmp	r3, #0
     9b2:	d020      	beq.n	9f6 <adc_init+0x262>
		switch (resolution) {
     9b4:	2c10      	cmp	r4, #16
     9b6:	d100      	bne.n	9ba <adc_init+0x226>
     9b8:	e0d9      	b.n	b6e <adc_init+0x3da>
     9ba:	d800      	bhi.n	9be <adc_init+0x22a>
     9bc:	e098      	b.n	af0 <adc_init+0x35c>
     9be:	2c20      	cmp	r4, #32
     9c0:	d100      	bne.n	9c4 <adc_init+0x230>
     9c2:	e0b6      	b.n	b32 <adc_init+0x39e>
     9c4:	2c30      	cmp	r4, #48	; 0x30
     9c6:	d116      	bne.n	9f6 <adc_init+0x262>
			if (config->differential_mode &&
     9c8:	7cf2      	ldrb	r2, [r6, #19]
     9ca:	2a00      	cmp	r2, #0
     9cc:	d00a      	beq.n	9e4 <adc_init+0x250>
					(config->window.window_lower_value > 127 ||
     9ce:	69f2      	ldr	r2, [r6, #28]
     9d0:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     9d2:	2017      	movs	r0, #23
			if (config->differential_mode &&
     9d4:	2aff      	cmp	r2, #255	; 0xff
     9d6:	d900      	bls.n	9da <adc_init+0x246>
     9d8:	e6ef      	b.n	7ba <adc_init+0x26>
					config->window.window_lower_value < -128 ||
     9da:	6a32      	ldr	r2, [r6, #32]
     9dc:	3280      	adds	r2, #128	; 0x80
     9de:	2aff      	cmp	r2, #255	; 0xff
     9e0:	d900      	bls.n	9e4 <adc_init+0x250>
     9e2:	e6ea      	b.n	7ba <adc_init+0x26>
				return STATUS_ERR_INVALID_ARG;
     9e4:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     9e6:	69f2      	ldr	r2, [r6, #28]
     9e8:	2aff      	cmp	r2, #255	; 0xff
     9ea:	dd00      	ble.n	9ee <adc_init+0x25a>
     9ec:	e6e5      	b.n	7ba <adc_init+0x26>
     9ee:	6a32      	ldr	r2, [r6, #32]
     9f0:	2aff      	cmp	r2, #255	; 0xff
     9f2:	dd00      	ble.n	9f6 <adc_init+0x262>
     9f4:	e6e1      	b.n	7ba <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     9f6:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     9f8:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     9fa:	b252      	sxtb	r2, r2
     9fc:	2a00      	cmp	r2, #0
     9fe:	dbfb      	blt.n	9f8 <adc_init+0x264>
	adc_module->WINCTRL.reg = config->window.window_mode;
     a00:	4642      	mov	r2, r8
     a02:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     a04:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     a06:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     a08:	b25b      	sxtb	r3, r3
     a0a:	2b00      	cmp	r3, #0
     a0c:	dbfb      	blt.n	a06 <adc_init+0x272>
	adc_module->WINLT.reg =
     a0e:	8bb3      	ldrh	r3, [r6, #28]
     a10:	4642      	mov	r2, r8
     a12:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     a14:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     a16:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     a18:	b25b      	sxtb	r3, r3
     a1a:	2b00      	cmp	r3, #0
     a1c:	dbfb      	blt.n	a16 <adc_init+0x282>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     a1e:	8c33      	ldrh	r3, [r6, #32]
     a20:	4642      	mov	r2, r8
     a22:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     a24:	232c      	movs	r3, #44	; 0x2c
     a26:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     a28:	2b00      	cmp	r3, #0
     a2a:	d005      	beq.n	a38 <adc_init+0x2a4>
		inputs_to_scan--;
     a2c:	3b01      	subs	r3, #1
     a2e:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     a30:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     a32:	2b0f      	cmp	r3, #15
     a34:	d900      	bls.n	a38 <adc_init+0x2a4>
     a36:	e6c0      	b.n	7ba <adc_init+0x26>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     a38:	222b      	movs	r2, #43	; 0x2b
     a3a:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     a3c:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     a3e:	290f      	cmp	r1, #15
     a40:	d900      	bls.n	a44 <adc_init+0x2b0>
     a42:	e6ba      	b.n	7ba <adc_init+0x26>
	Adc *const adc_module = module_inst->hw;
     a44:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     a46:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     a48:	b252      	sxtb	r2, r2
     a4a:	2a00      	cmp	r2, #0
     a4c:	dbfb      	blt.n	a46 <adc_init+0x2b2>
			config->negative_input |
     a4e:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     a50:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     a52:	4302      	orrs	r2, r0
     a54:	68b0      	ldr	r0, [r6, #8]
     a56:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     a58:	0509      	lsls	r1, r1, #20
			config->negative_input |
     a5a:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     a5c:	041b      	lsls	r3, r3, #16
			config->negative_input |
     a5e:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     a60:	4642      	mov	r2, r8
     a62:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     a64:	232a      	movs	r3, #42	; 0x2a
     a66:	5cf3      	ldrb	r3, [r6, r3]
     a68:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     a6a:	230f      	movs	r3, #15
     a6c:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     a6e:	3315      	adds	r3, #21
     a70:	5cf3      	ldrb	r3, [r6, r3]
     a72:	2b00      	cmp	r3, #0
     a74:	d012      	beq.n	a9c <adc_init+0x308>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     a76:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     a78:	4a1a      	ldr	r2, [pc, #104]	; (ae4 <adc_init+0x350>)
			return STATUS_ERR_INVALID_ARG;
     a7a:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     a7c:	4293      	cmp	r3, r2
     a7e:	d900      	bls.n	a82 <adc_init+0x2ee>
     a80:	e69b      	b.n	7ba <adc_init+0x26>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     a82:	4642      	mov	r2, r8
     a84:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     a86:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     a88:	2380      	movs	r3, #128	; 0x80
     a8a:	011b      	lsls	r3, r3, #4
     a8c:	18d3      	adds	r3, r2, r3
     a8e:	4915      	ldr	r1, [pc, #84]	; (ae4 <adc_init+0x350>)
     a90:	b29b      	uxth	r3, r3
     a92:	428b      	cmp	r3, r1
     a94:	d900      	bls.n	a98 <adc_init+0x304>
     a96:	e690      	b.n	7ba <adc_init+0x26>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     a98:	4643      	mov	r3, r8
     a9a:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     a9c:	4b12      	ldr	r3, [pc, #72]	; (ae8 <adc_init+0x354>)
     a9e:	681b      	ldr	r3, [r3, #0]
     aa0:	015b      	lsls	r3, r3, #5
     aa2:	22e0      	movs	r2, #224	; 0xe0
     aa4:	00d2      	lsls	r2, r2, #3
     aa6:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     aa8:	4a10      	ldr	r2, [pc, #64]	; (aec <adc_init+0x358>)
     aaa:	6851      	ldr	r1, [r2, #4]
     aac:	0149      	lsls	r1, r1, #5
     aae:	6812      	ldr	r2, [r2, #0]
     ab0:	0ed2      	lsrs	r2, r2, #27
     ab2:	430a      	orrs	r2, r1
     ab4:	b2d2      	uxtb	r2, r2
			) |
     ab6:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     ab8:	4642      	mov	r2, r8
     aba:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     abc:	2000      	movs	r0, #0
     abe:	e67c      	b.n	7ba <adc_init+0x26>
     ac0:	40000400 	.word	0x40000400
     ac4:	40000800 	.word	0x40000800
     ac8:	200002b4 	.word	0x200002b4
     acc:	00001d15 	.word	0x00001d15
     ad0:	00001c89 	.word	0x00001c89
     ad4:	00003515 	.word	0x00003515
     ad8:	00004b78 	.word	0x00004b78
     adc:	00001e0d 	.word	0x00001e0d
     ae0:	00004aa4 	.word	0x00004aa4
     ae4:	00000fff 	.word	0x00000fff
     ae8:	00806024 	.word	0x00806024
     aec:	00806020 	.word	0x00806020
		switch (resolution) {
     af0:	2c00      	cmp	r4, #0
     af2:	d000      	beq.n	af6 <adc_init+0x362>
     af4:	e77f      	b.n	9f6 <adc_init+0x262>
			if (config->differential_mode &&
     af6:	7cf2      	ldrb	r2, [r6, #19]
     af8:	2a00      	cmp	r2, #0
     afa:	d00f      	beq.n	b1c <adc_init+0x388>
					(config->window.window_lower_value > 2047 ||
     afc:	69f2      	ldr	r2, [r6, #28]
     afe:	2180      	movs	r1, #128	; 0x80
     b00:	0109      	lsls	r1, r1, #4
     b02:	468c      	mov	ip, r1
     b04:	4462      	add	r2, ip
			if (config->differential_mode &&
     b06:	492a      	ldr	r1, [pc, #168]	; (bb0 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     b08:	2017      	movs	r0, #23
			if (config->differential_mode &&
     b0a:	428a      	cmp	r2, r1
     b0c:	d900      	bls.n	b10 <adc_init+0x37c>
     b0e:	e654      	b.n	7ba <adc_init+0x26>
					config->window.window_lower_value < -2048 ||
     b10:	6a32      	ldr	r2, [r6, #32]
     b12:	4462      	add	r2, ip
     b14:	4926      	ldr	r1, [pc, #152]	; (bb0 <adc_init+0x41c>)
     b16:	428a      	cmp	r2, r1
     b18:	d900      	bls.n	b1c <adc_init+0x388>
     b1a:	e64e      	b.n	7ba <adc_init+0x26>
			} else if (config->window.window_lower_value > 4095 ||
     b1c:	4a24      	ldr	r2, [pc, #144]	; (bb0 <adc_init+0x41c>)
				return STATUS_ERR_INVALID_ARG;
     b1e:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     b20:	69f1      	ldr	r1, [r6, #28]
     b22:	4291      	cmp	r1, r2
     b24:	dd00      	ble.n	b28 <adc_init+0x394>
     b26:	e648      	b.n	7ba <adc_init+0x26>
     b28:	6a31      	ldr	r1, [r6, #32]
     b2a:	4291      	cmp	r1, r2
     b2c:	dd00      	ble.n	b30 <adc_init+0x39c>
     b2e:	e644      	b.n	7ba <adc_init+0x26>
     b30:	e761      	b.n	9f6 <adc_init+0x262>
			if (config->differential_mode &&
     b32:	7cf2      	ldrb	r2, [r6, #19]
     b34:	2a00      	cmp	r2, #0
     b36:	d00f      	beq.n	b58 <adc_init+0x3c4>
					(config->window.window_lower_value > 511 ||
     b38:	69f2      	ldr	r2, [r6, #28]
     b3a:	2180      	movs	r1, #128	; 0x80
     b3c:	0089      	lsls	r1, r1, #2
     b3e:	468c      	mov	ip, r1
     b40:	4462      	add	r2, ip
			if (config->differential_mode &&
     b42:	491c      	ldr	r1, [pc, #112]	; (bb4 <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     b44:	2017      	movs	r0, #23
			if (config->differential_mode &&
     b46:	428a      	cmp	r2, r1
     b48:	d900      	bls.n	b4c <adc_init+0x3b8>
     b4a:	e636      	b.n	7ba <adc_init+0x26>
					config->window.window_lower_value < -512 ||
     b4c:	6a32      	ldr	r2, [r6, #32]
     b4e:	4462      	add	r2, ip
     b50:	4918      	ldr	r1, [pc, #96]	; (bb4 <adc_init+0x420>)
     b52:	428a      	cmp	r2, r1
     b54:	d900      	bls.n	b58 <adc_init+0x3c4>
     b56:	e630      	b.n	7ba <adc_init+0x26>
			} else if (config->window.window_lower_value > 1023 ||
     b58:	4a16      	ldr	r2, [pc, #88]	; (bb4 <adc_init+0x420>)
				return STATUS_ERR_INVALID_ARG;
     b5a:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     b5c:	69f1      	ldr	r1, [r6, #28]
     b5e:	4291      	cmp	r1, r2
     b60:	dd00      	ble.n	b64 <adc_init+0x3d0>
     b62:	e62a      	b.n	7ba <adc_init+0x26>
     b64:	6a31      	ldr	r1, [r6, #32]
     b66:	4291      	cmp	r1, r2
     b68:	dd00      	ble.n	b6c <adc_init+0x3d8>
     b6a:	e626      	b.n	7ba <adc_init+0x26>
     b6c:	e743      	b.n	9f6 <adc_init+0x262>
			if (config->differential_mode &&
     b6e:	7cf2      	ldrb	r2, [r6, #19]
     b70:	2a00      	cmp	r2, #0
     b72:	d00f      	beq.n	b94 <adc_init+0x400>
					(config->window.window_lower_value > 32767 ||
     b74:	69f2      	ldr	r2, [r6, #28]
     b76:	2180      	movs	r1, #128	; 0x80
     b78:	0209      	lsls	r1, r1, #8
     b7a:	468c      	mov	ip, r1
     b7c:	4462      	add	r2, ip
			if (config->differential_mode &&
     b7e:	490e      	ldr	r1, [pc, #56]	; (bb8 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     b80:	2017      	movs	r0, #23
			if (config->differential_mode &&
     b82:	428a      	cmp	r2, r1
     b84:	d900      	bls.n	b88 <adc_init+0x3f4>
     b86:	e618      	b.n	7ba <adc_init+0x26>
					config->window.window_lower_value < -32768 ||
     b88:	6a32      	ldr	r2, [r6, #32]
     b8a:	4462      	add	r2, ip
     b8c:	490a      	ldr	r1, [pc, #40]	; (bb8 <adc_init+0x424>)
     b8e:	428a      	cmp	r2, r1
     b90:	d900      	bls.n	b94 <adc_init+0x400>
     b92:	e612      	b.n	7ba <adc_init+0x26>
			} else if (config->window.window_lower_value > 65535 ||
     b94:	4a08      	ldr	r2, [pc, #32]	; (bb8 <adc_init+0x424>)
				return STATUS_ERR_INVALID_ARG;
     b96:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     b98:	69f1      	ldr	r1, [r6, #28]
     b9a:	4291      	cmp	r1, r2
     b9c:	dd00      	ble.n	ba0 <adc_init+0x40c>
     b9e:	e60c      	b.n	7ba <adc_init+0x26>
     ba0:	6a31      	ldr	r1, [r6, #32]
     ba2:	4291      	cmp	r1, r2
     ba4:	dd00      	ble.n	ba8 <adc_init+0x414>
     ba6:	e608      	b.n	7ba <adc_init+0x26>
     ba8:	e725      	b.n	9f6 <adc_init+0x262>
		return STATUS_ERR_INVALID_ARG;
     baa:	2017      	movs	r0, #23
     bac:	e605      	b.n	7ba <adc_init+0x26>
     bae:	46c0      	nop			; (mov r8, r8)
     bb0:	00000fff 	.word	0x00000fff
     bb4:	000003ff 	.word	0x000003ff
     bb8:	0000ffff 	.word	0x0000ffff

00000bbc <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     bbc:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     bbe:	4b2f      	ldr	r3, [pc, #188]	; (c7c <ADC_Handler+0xc0>)
     bc0:	681d      	ldr	r5, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     bc2:	682b      	ldr	r3, [r5, #0]
     bc4:	7e1a      	ldrb	r2, [r3, #24]
     bc6:	7ddc      	ldrb	r4, [r3, #23]
     bc8:	4014      	ands	r4, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     bca:	07e2      	lsls	r2, r4, #31
     bcc:	d416      	bmi.n	bfc <ADC_Handler+0x40>
	if (flags & ADC_INTFLAG_WINMON) {
     bce:	0763      	lsls	r3, r4, #29
     bd0:	d508      	bpl.n	be4 <ADC_Handler+0x28>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     bd2:	2304      	movs	r3, #4
     bd4:	682a      	ldr	r2, [r5, #0]
     bd6:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     bd8:	7eeb      	ldrb	r3, [r5, #27]
     bda:	079b      	lsls	r3, r3, #30
     bdc:	d502      	bpl.n	be4 <ADC_Handler+0x28>
     bde:	7eab      	ldrb	r3, [r5, #26]
     be0:	079b      	lsls	r3, r3, #30
     be2:	d442      	bmi.n	c6a <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     be4:	07a3      	lsls	r3, r4, #30
     be6:	d508      	bpl.n	bfa <ADC_Handler+0x3e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     be8:	2302      	movs	r3, #2
     bea:	682a      	ldr	r2, [r5, #0]
     bec:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     bee:	7eeb      	ldrb	r3, [r5, #27]
     bf0:	075b      	lsls	r3, r3, #29
     bf2:	d502      	bpl.n	bfa <ADC_Handler+0x3e>
     bf4:	7eab      	ldrb	r3, [r5, #26]
     bf6:	075b      	lsls	r3, r3, #29
     bf8:	d43b      	bmi.n	c72 <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     bfa:	bd70      	pop	{r4, r5, r6, pc}
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     bfc:	2201      	movs	r2, #1
     bfe:	761a      	strb	r2, [r3, #24]
	Adc *const adc_module = module_inst->hw;
     c00:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     c02:	7e53      	ldrb	r3, [r2, #25]
		while (adc_is_syncing(module)) {
     c04:	b25b      	sxtb	r3, r3
     c06:	2b00      	cmp	r3, #0
     c08:	dbfb      	blt.n	c02 <ADC_Handler+0x46>
		*(module->job_buffer++) = module->hw->RESULT.reg;
     c0a:	6969      	ldr	r1, [r5, #20]
     c0c:	1c8b      	adds	r3, r1, #2
     c0e:	616b      	str	r3, [r5, #20]
     c10:	8b53      	ldrh	r3, [r2, #26]
     c12:	b29b      	uxth	r3, r3
     c14:	800b      	strh	r3, [r1, #0]
		if (--module->remaining_conversions > 0) {
     c16:	8b2b      	ldrh	r3, [r5, #24]
     c18:	3b01      	subs	r3, #1
     c1a:	b29b      	uxth	r3, r3
     c1c:	832b      	strh	r3, [r5, #24]
     c1e:	2b00      	cmp	r3, #0
     c20:	d011      	beq.n	c46 <ADC_Handler+0x8a>
			if (module->software_trigger == true) {
     c22:	7f6b      	ldrb	r3, [r5, #29]
     c24:	2b00      	cmp	r3, #0
     c26:	d0d2      	beq.n	bce <ADC_Handler+0x12>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     c28:	682a      	ldr	r2, [r5, #0]
     c2a:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     c2c:	b25b      	sxtb	r3, r3
     c2e:	2b00      	cmp	r3, #0
     c30:	dbfb      	blt.n	c2a <ADC_Handler+0x6e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     c32:	7b13      	ldrb	r3, [r2, #12]
     c34:	2102      	movs	r1, #2
     c36:	430b      	orrs	r3, r1
     c38:	7313      	strb	r3, [r2, #12]
	Adc *const adc_module = module_inst->hw;
     c3a:	682a      	ldr	r2, [r5, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     c3c:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     c3e:	b25b      	sxtb	r3, r3
     c40:	2b00      	cmp	r3, #0
     c42:	dbfb      	blt.n	c3c <ADC_Handler+0x80>
     c44:	e7c3      	b.n	bce <ADC_Handler+0x12>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     c46:	2301      	movs	r3, #1
     c48:	682a      	ldr	r2, [r5, #0]
     c4a:	7593      	strb	r3, [r2, #22]
			if (module->job_status == STATUS_BUSY) {
     c4c:	7f2b      	ldrb	r3, [r5, #28]
     c4e:	2b05      	cmp	r3, #5
     c50:	d1bd      	bne.n	bce <ADC_Handler+0x12>
				module->job_status = STATUS_OK;
     c52:	2300      	movs	r3, #0
     c54:	772b      	strb	r3, [r5, #28]
				if ((module->enabled_callback_mask &
     c56:	7eeb      	ldrb	r3, [r5, #27]
     c58:	07db      	lsls	r3, r3, #31
     c5a:	d5b8      	bpl.n	bce <ADC_Handler+0x12>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     c5c:	7eab      	ldrb	r3, [r5, #26]
     c5e:	07db      	lsls	r3, r3, #31
     c60:	d5b5      	bpl.n	bce <ADC_Handler+0x12>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     c62:	0028      	movs	r0, r5
     c64:	68ab      	ldr	r3, [r5, #8]
     c66:	4798      	blx	r3
     c68:	e7b1      	b.n	bce <ADC_Handler+0x12>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     c6a:	0028      	movs	r0, r5
     c6c:	68eb      	ldr	r3, [r5, #12]
     c6e:	4798      	blx	r3
     c70:	e7b8      	b.n	be4 <ADC_Handler+0x28>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     c72:	692b      	ldr	r3, [r5, #16]
     c74:	0028      	movs	r0, r5
     c76:	4798      	blx	r3
}
     c78:	e7bf      	b.n	bfa <ADC_Handler+0x3e>
     c7a:	46c0      	nop			; (mov r8, r8)
     c7c:	200002b4 	.word	0x200002b4

00000c80 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     c80:	b500      	push	{lr}
     c82:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     c84:	ab01      	add	r3, sp, #4
     c86:	2280      	movs	r2, #128	; 0x80
     c88:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     c8a:	780a      	ldrb	r2, [r1, #0]
     c8c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     c8e:	784a      	ldrb	r2, [r1, #1]
     c90:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     c92:	788a      	ldrb	r2, [r1, #2]
     c94:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     c96:	0019      	movs	r1, r3
     c98:	4b01      	ldr	r3, [pc, #4]	; (ca0 <port_pin_set_config+0x20>)
     c9a:	4798      	blx	r3
}
     c9c:	b003      	add	sp, #12
     c9e:	bd00      	pop	{pc}
     ca0:	00001e0d 	.word	0x00001e0d

00000ca4 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
     ca6:	46de      	mov	lr, fp
     ca8:	4657      	mov	r7, sl
     caa:	464e      	mov	r6, r9
     cac:	4645      	mov	r5, r8
     cae:	b5e0      	push	{r5, r6, r7, lr}
     cb0:	b087      	sub	sp, #28
     cb2:	4680      	mov	r8, r0
     cb4:	9104      	str	r1, [sp, #16]
     cb6:	0016      	movs	r6, r2
     cb8:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     cba:	2200      	movs	r2, #0
     cbc:	2300      	movs	r3, #0
     cbe:	2100      	movs	r1, #0
     cc0:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     cc2:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     cc4:	2001      	movs	r0, #1
     cc6:	0021      	movs	r1, r4
     cc8:	9600      	str	r6, [sp, #0]
     cca:	9701      	str	r7, [sp, #4]
     ccc:	465c      	mov	r4, fp
     cce:	9403      	str	r4, [sp, #12]
     cd0:	4644      	mov	r4, r8
     cd2:	9405      	str	r4, [sp, #20]
     cd4:	e013      	b.n	cfe <long_division+0x5a>
     cd6:	2420      	movs	r4, #32
     cd8:	1a64      	subs	r4, r4, r1
     cda:	0005      	movs	r5, r0
     cdc:	40e5      	lsrs	r5, r4
     cde:	46a8      	mov	r8, r5
     ce0:	e014      	b.n	d0c <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     ce2:	9c00      	ldr	r4, [sp, #0]
     ce4:	9d01      	ldr	r5, [sp, #4]
     ce6:	1b12      	subs	r2, r2, r4
     ce8:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     cea:	465c      	mov	r4, fp
     cec:	464d      	mov	r5, r9
     cee:	432c      	orrs	r4, r5
     cf0:	46a3      	mov	fp, r4
     cf2:	9c03      	ldr	r4, [sp, #12]
     cf4:	4645      	mov	r5, r8
     cf6:	432c      	orrs	r4, r5
     cf8:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     cfa:	3901      	subs	r1, #1
     cfc:	d325      	bcc.n	d4a <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     cfe:	2420      	movs	r4, #32
     d00:	4264      	negs	r4, r4
     d02:	190c      	adds	r4, r1, r4
     d04:	d4e7      	bmi.n	cd6 <long_division+0x32>
     d06:	0005      	movs	r5, r0
     d08:	40a5      	lsls	r5, r4
     d0a:	46a8      	mov	r8, r5
     d0c:	0004      	movs	r4, r0
     d0e:	408c      	lsls	r4, r1
     d10:	46a1      	mov	r9, r4
		r = r << 1;
     d12:	1892      	adds	r2, r2, r2
     d14:	415b      	adcs	r3, r3
     d16:	0014      	movs	r4, r2
     d18:	001d      	movs	r5, r3
		if (n & bit_shift) {
     d1a:	9e05      	ldr	r6, [sp, #20]
     d1c:	464f      	mov	r7, r9
     d1e:	403e      	ands	r6, r7
     d20:	46b4      	mov	ip, r6
     d22:	9e04      	ldr	r6, [sp, #16]
     d24:	4647      	mov	r7, r8
     d26:	403e      	ands	r6, r7
     d28:	46b2      	mov	sl, r6
     d2a:	4666      	mov	r6, ip
     d2c:	4657      	mov	r7, sl
     d2e:	433e      	orrs	r6, r7
     d30:	d003      	beq.n	d3a <long_division+0x96>
			r |= 0x01;
     d32:	0006      	movs	r6, r0
     d34:	4326      	orrs	r6, r4
     d36:	0032      	movs	r2, r6
     d38:	002b      	movs	r3, r5
		if (r >= d) {
     d3a:	9c00      	ldr	r4, [sp, #0]
     d3c:	9d01      	ldr	r5, [sp, #4]
     d3e:	429d      	cmp	r5, r3
     d40:	d8db      	bhi.n	cfa <long_division+0x56>
     d42:	d1ce      	bne.n	ce2 <long_division+0x3e>
     d44:	4294      	cmp	r4, r2
     d46:	d8d8      	bhi.n	cfa <long_division+0x56>
     d48:	e7cb      	b.n	ce2 <long_division+0x3e>
     d4a:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     d4c:	4658      	mov	r0, fp
     d4e:	0019      	movs	r1, r3
     d50:	b007      	add	sp, #28
     d52:	bc3c      	pop	{r2, r3, r4, r5}
     d54:	4690      	mov	r8, r2
     d56:	4699      	mov	r9, r3
     d58:	46a2      	mov	sl, r4
     d5a:	46ab      	mov	fp, r5
     d5c:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000d5e <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     d5e:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     d60:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     d62:	2340      	movs	r3, #64	; 0x40
     d64:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     d66:	4281      	cmp	r1, r0
     d68:	d202      	bcs.n	d70 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     d6a:	0018      	movs	r0, r3
     d6c:	bd10      	pop	{r4, pc}
		baud_calculated++;
     d6e:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     d70:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     d72:	1c63      	adds	r3, r4, #1
     d74:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     d76:	4288      	cmp	r0, r1
     d78:	d9f9      	bls.n	d6e <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     d7a:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     d7c:	2cff      	cmp	r4, #255	; 0xff
     d7e:	d8f4      	bhi.n	d6a <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     d80:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     d82:	2300      	movs	r3, #0
     d84:	e7f1      	b.n	d6a <_sercom_get_sync_baud_val+0xc>
	...

00000d88 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     d88:	b5f0      	push	{r4, r5, r6, r7, lr}
     d8a:	b083      	sub	sp, #12
     d8c:	000f      	movs	r7, r1
     d8e:	0016      	movs	r6, r2
     d90:	aa08      	add	r2, sp, #32
     d92:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     d94:	0004      	movs	r4, r0
     d96:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     d98:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     d9a:	42bc      	cmp	r4, r7
     d9c:	d902      	bls.n	da4 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     d9e:	0010      	movs	r0, r2
     da0:	b003      	add	sp, #12
     da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     da4:	2b00      	cmp	r3, #0
     da6:	d114      	bne.n	dd2 <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     da8:	0002      	movs	r2, r0
     daa:	0008      	movs	r0, r1
     dac:	2100      	movs	r1, #0
     dae:	4c19      	ldr	r4, [pc, #100]	; (e14 <_sercom_get_async_baud_val+0x8c>)
     db0:	47a0      	blx	r4
     db2:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     db4:	003a      	movs	r2, r7
     db6:	2300      	movs	r3, #0
     db8:	2000      	movs	r0, #0
     dba:	4c17      	ldr	r4, [pc, #92]	; (e18 <_sercom_get_async_baud_val+0x90>)
     dbc:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     dbe:	2200      	movs	r2, #0
     dc0:	2301      	movs	r3, #1
     dc2:	1a12      	subs	r2, r2, r0
     dc4:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     dc6:	0c12      	lsrs	r2, r2, #16
     dc8:	041b      	lsls	r3, r3, #16
     dca:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     dcc:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     dce:	2200      	movs	r2, #0
     dd0:	e7e5      	b.n	d9e <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     dd2:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     dd4:	2b01      	cmp	r3, #1
     dd6:	d1f9      	bne.n	dcc <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     dd8:	000a      	movs	r2, r1
     dda:	2300      	movs	r3, #0
     ddc:	2100      	movs	r1, #0
     dde:	4c0d      	ldr	r4, [pc, #52]	; (e14 <_sercom_get_async_baud_val+0x8c>)
     de0:	47a0      	blx	r4
     de2:	0002      	movs	r2, r0
     de4:	000b      	movs	r3, r1
     de6:	9200      	str	r2, [sp, #0]
     de8:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     dea:	0038      	movs	r0, r7
     dec:	2100      	movs	r1, #0
     dee:	4c0a      	ldr	r4, [pc, #40]	; (e18 <_sercom_get_async_baud_val+0x90>)
     df0:	47a0      	blx	r4
     df2:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     df4:	2380      	movs	r3, #128	; 0x80
     df6:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     df8:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     dfa:	4298      	cmp	r0, r3
     dfc:	d8cf      	bhi.n	d9e <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     dfe:	0f79      	lsrs	r1, r7, #29
     e00:	00f8      	lsls	r0, r7, #3
     e02:	9a00      	ldr	r2, [sp, #0]
     e04:	9b01      	ldr	r3, [sp, #4]
     e06:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     e08:	00ea      	lsls	r2, r5, #3
     e0a:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     e0c:	b2d2      	uxtb	r2, r2
     e0e:	0352      	lsls	r2, r2, #13
     e10:	432a      	orrs	r2, r5
     e12:	e7db      	b.n	dcc <_sercom_get_async_baud_val+0x44>
     e14:	00003465 	.word	0x00003465
     e18:	00000ca5 	.word	0x00000ca5

00000e1c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     e1c:	b510      	push	{r4, lr}
     e1e:	b082      	sub	sp, #8
     e20:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     e22:	4b0e      	ldr	r3, [pc, #56]	; (e5c <sercom_set_gclk_generator+0x40>)
     e24:	781b      	ldrb	r3, [r3, #0]
     e26:	2b00      	cmp	r3, #0
     e28:	d007      	beq.n	e3a <sercom_set_gclk_generator+0x1e>
     e2a:	2900      	cmp	r1, #0
     e2c:	d105      	bne.n	e3a <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     e2e:	4b0b      	ldr	r3, [pc, #44]	; (e5c <sercom_set_gclk_generator+0x40>)
     e30:	785b      	ldrb	r3, [r3, #1]
     e32:	4283      	cmp	r3, r0
     e34:	d010      	beq.n	e58 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     e36:	201d      	movs	r0, #29
     e38:	e00c      	b.n	e54 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     e3a:	a901      	add	r1, sp, #4
     e3c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     e3e:	2013      	movs	r0, #19
     e40:	4b07      	ldr	r3, [pc, #28]	; (e60 <sercom_set_gclk_generator+0x44>)
     e42:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     e44:	2013      	movs	r0, #19
     e46:	4b07      	ldr	r3, [pc, #28]	; (e64 <sercom_set_gclk_generator+0x48>)
     e48:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     e4a:	4b04      	ldr	r3, [pc, #16]	; (e5c <sercom_set_gclk_generator+0x40>)
     e4c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     e4e:	2201      	movs	r2, #1
     e50:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     e52:	2000      	movs	r0, #0
}
     e54:	b002      	add	sp, #8
     e56:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     e58:	2000      	movs	r0, #0
     e5a:	e7fb      	b.n	e54 <sercom_set_gclk_generator+0x38>
     e5c:	20000264 	.word	0x20000264
     e60:	00001d15 	.word	0x00001d15
     e64:	00001c89 	.word	0x00001c89

00000e68 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     e68:	4b40      	ldr	r3, [pc, #256]	; (f6c <_sercom_get_default_pad+0x104>)
     e6a:	4298      	cmp	r0, r3
     e6c:	d031      	beq.n	ed2 <_sercom_get_default_pad+0x6a>
     e6e:	d90a      	bls.n	e86 <_sercom_get_default_pad+0x1e>
     e70:	4b3f      	ldr	r3, [pc, #252]	; (f70 <_sercom_get_default_pad+0x108>)
     e72:	4298      	cmp	r0, r3
     e74:	d04d      	beq.n	f12 <_sercom_get_default_pad+0xaa>
     e76:	4b3f      	ldr	r3, [pc, #252]	; (f74 <_sercom_get_default_pad+0x10c>)
     e78:	4298      	cmp	r0, r3
     e7a:	d05a      	beq.n	f32 <_sercom_get_default_pad+0xca>
     e7c:	4b3e      	ldr	r3, [pc, #248]	; (f78 <_sercom_get_default_pad+0x110>)
     e7e:	4298      	cmp	r0, r3
     e80:	d037      	beq.n	ef2 <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     e82:	2000      	movs	r0, #0
}
     e84:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     e86:	4b3d      	ldr	r3, [pc, #244]	; (f7c <_sercom_get_default_pad+0x114>)
     e88:	4298      	cmp	r0, r3
     e8a:	d00c      	beq.n	ea6 <_sercom_get_default_pad+0x3e>
     e8c:	4b3c      	ldr	r3, [pc, #240]	; (f80 <_sercom_get_default_pad+0x118>)
     e8e:	4298      	cmp	r0, r3
     e90:	d1f7      	bne.n	e82 <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     e92:	2901      	cmp	r1, #1
     e94:	d017      	beq.n	ec6 <_sercom_get_default_pad+0x5e>
     e96:	2900      	cmp	r1, #0
     e98:	d05d      	beq.n	f56 <_sercom_get_default_pad+0xee>
     e9a:	2902      	cmp	r1, #2
     e9c:	d015      	beq.n	eca <_sercom_get_default_pad+0x62>
     e9e:	2903      	cmp	r1, #3
     ea0:	d015      	beq.n	ece <_sercom_get_default_pad+0x66>
	return 0;
     ea2:	2000      	movs	r0, #0
     ea4:	e7ee      	b.n	e84 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ea6:	2901      	cmp	r1, #1
     ea8:	d007      	beq.n	eba <_sercom_get_default_pad+0x52>
     eaa:	2900      	cmp	r1, #0
     eac:	d051      	beq.n	f52 <_sercom_get_default_pad+0xea>
     eae:	2902      	cmp	r1, #2
     eb0:	d005      	beq.n	ebe <_sercom_get_default_pad+0x56>
     eb2:	2903      	cmp	r1, #3
     eb4:	d005      	beq.n	ec2 <_sercom_get_default_pad+0x5a>
	return 0;
     eb6:	2000      	movs	r0, #0
     eb8:	e7e4      	b.n	e84 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     eba:	4832      	ldr	r0, [pc, #200]	; (f84 <_sercom_get_default_pad+0x11c>)
     ebc:	e7e2      	b.n	e84 <_sercom_get_default_pad+0x1c>
     ebe:	4832      	ldr	r0, [pc, #200]	; (f88 <_sercom_get_default_pad+0x120>)
     ec0:	e7e0      	b.n	e84 <_sercom_get_default_pad+0x1c>
     ec2:	4832      	ldr	r0, [pc, #200]	; (f8c <_sercom_get_default_pad+0x124>)
     ec4:	e7de      	b.n	e84 <_sercom_get_default_pad+0x1c>
     ec6:	4832      	ldr	r0, [pc, #200]	; (f90 <_sercom_get_default_pad+0x128>)
     ec8:	e7dc      	b.n	e84 <_sercom_get_default_pad+0x1c>
     eca:	4832      	ldr	r0, [pc, #200]	; (f94 <_sercom_get_default_pad+0x12c>)
     ecc:	e7da      	b.n	e84 <_sercom_get_default_pad+0x1c>
     ece:	4832      	ldr	r0, [pc, #200]	; (f98 <_sercom_get_default_pad+0x130>)
     ed0:	e7d8      	b.n	e84 <_sercom_get_default_pad+0x1c>
     ed2:	2901      	cmp	r1, #1
     ed4:	d007      	beq.n	ee6 <_sercom_get_default_pad+0x7e>
     ed6:	2900      	cmp	r1, #0
     ed8:	d03f      	beq.n	f5a <_sercom_get_default_pad+0xf2>
     eda:	2902      	cmp	r1, #2
     edc:	d005      	beq.n	eea <_sercom_get_default_pad+0x82>
     ede:	2903      	cmp	r1, #3
     ee0:	d005      	beq.n	eee <_sercom_get_default_pad+0x86>
	return 0;
     ee2:	2000      	movs	r0, #0
     ee4:	e7ce      	b.n	e84 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ee6:	482d      	ldr	r0, [pc, #180]	; (f9c <_sercom_get_default_pad+0x134>)
     ee8:	e7cc      	b.n	e84 <_sercom_get_default_pad+0x1c>
     eea:	482d      	ldr	r0, [pc, #180]	; (fa0 <_sercom_get_default_pad+0x138>)
     eec:	e7ca      	b.n	e84 <_sercom_get_default_pad+0x1c>
     eee:	482d      	ldr	r0, [pc, #180]	; (fa4 <_sercom_get_default_pad+0x13c>)
     ef0:	e7c8      	b.n	e84 <_sercom_get_default_pad+0x1c>
     ef2:	2901      	cmp	r1, #1
     ef4:	d007      	beq.n	f06 <_sercom_get_default_pad+0x9e>
     ef6:	2900      	cmp	r1, #0
     ef8:	d031      	beq.n	f5e <_sercom_get_default_pad+0xf6>
     efa:	2902      	cmp	r1, #2
     efc:	d005      	beq.n	f0a <_sercom_get_default_pad+0xa2>
     efe:	2903      	cmp	r1, #3
     f00:	d005      	beq.n	f0e <_sercom_get_default_pad+0xa6>
	return 0;
     f02:	2000      	movs	r0, #0
     f04:	e7be      	b.n	e84 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f06:	4828      	ldr	r0, [pc, #160]	; (fa8 <_sercom_get_default_pad+0x140>)
     f08:	e7bc      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f0a:	4828      	ldr	r0, [pc, #160]	; (fac <_sercom_get_default_pad+0x144>)
     f0c:	e7ba      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f0e:	4828      	ldr	r0, [pc, #160]	; (fb0 <_sercom_get_default_pad+0x148>)
     f10:	e7b8      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f12:	2901      	cmp	r1, #1
     f14:	d007      	beq.n	f26 <_sercom_get_default_pad+0xbe>
     f16:	2900      	cmp	r1, #0
     f18:	d023      	beq.n	f62 <_sercom_get_default_pad+0xfa>
     f1a:	2902      	cmp	r1, #2
     f1c:	d005      	beq.n	f2a <_sercom_get_default_pad+0xc2>
     f1e:	2903      	cmp	r1, #3
     f20:	d005      	beq.n	f2e <_sercom_get_default_pad+0xc6>
	return 0;
     f22:	2000      	movs	r0, #0
     f24:	e7ae      	b.n	e84 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f26:	4823      	ldr	r0, [pc, #140]	; (fb4 <_sercom_get_default_pad+0x14c>)
     f28:	e7ac      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f2a:	4823      	ldr	r0, [pc, #140]	; (fb8 <_sercom_get_default_pad+0x150>)
     f2c:	e7aa      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f2e:	4823      	ldr	r0, [pc, #140]	; (fbc <_sercom_get_default_pad+0x154>)
     f30:	e7a8      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f32:	2901      	cmp	r1, #1
     f34:	d007      	beq.n	f46 <_sercom_get_default_pad+0xde>
     f36:	2900      	cmp	r1, #0
     f38:	d015      	beq.n	f66 <_sercom_get_default_pad+0xfe>
     f3a:	2902      	cmp	r1, #2
     f3c:	d005      	beq.n	f4a <_sercom_get_default_pad+0xe2>
     f3e:	2903      	cmp	r1, #3
     f40:	d005      	beq.n	f4e <_sercom_get_default_pad+0xe6>
	return 0;
     f42:	2000      	movs	r0, #0
     f44:	e79e      	b.n	e84 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f46:	481e      	ldr	r0, [pc, #120]	; (fc0 <_sercom_get_default_pad+0x158>)
     f48:	e79c      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f4a:	481e      	ldr	r0, [pc, #120]	; (fc4 <_sercom_get_default_pad+0x15c>)
     f4c:	e79a      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f4e:	481e      	ldr	r0, [pc, #120]	; (fc8 <_sercom_get_default_pad+0x160>)
     f50:	e798      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f52:	481e      	ldr	r0, [pc, #120]	; (fcc <_sercom_get_default_pad+0x164>)
     f54:	e796      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f56:	2003      	movs	r0, #3
     f58:	e794      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f5a:	481d      	ldr	r0, [pc, #116]	; (fd0 <_sercom_get_default_pad+0x168>)
     f5c:	e792      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f5e:	481d      	ldr	r0, [pc, #116]	; (fd4 <_sercom_get_default_pad+0x16c>)
     f60:	e790      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f62:	481d      	ldr	r0, [pc, #116]	; (fd8 <_sercom_get_default_pad+0x170>)
     f64:	e78e      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f66:	481d      	ldr	r0, [pc, #116]	; (fdc <_sercom_get_default_pad+0x174>)
     f68:	e78c      	b.n	e84 <_sercom_get_default_pad+0x1c>
     f6a:	46c0      	nop			; (mov r8, r8)
     f6c:	42001000 	.word	0x42001000
     f70:	42001800 	.word	0x42001800
     f74:	42001c00 	.word	0x42001c00
     f78:	42001400 	.word	0x42001400
     f7c:	42000800 	.word	0x42000800
     f80:	42000c00 	.word	0x42000c00
     f84:	00050003 	.word	0x00050003
     f88:	00060003 	.word	0x00060003
     f8c:	00070003 	.word	0x00070003
     f90:	00010003 	.word	0x00010003
     f94:	001e0003 	.word	0x001e0003
     f98:	001f0003 	.word	0x001f0003
     f9c:	00090003 	.word	0x00090003
     fa0:	000a0003 	.word	0x000a0003
     fa4:	000b0003 	.word	0x000b0003
     fa8:	00110003 	.word	0x00110003
     fac:	00120003 	.word	0x00120003
     fb0:	00130003 	.word	0x00130003
     fb4:	000d0003 	.word	0x000d0003
     fb8:	000e0003 	.word	0x000e0003
     fbc:	000f0003 	.word	0x000f0003
     fc0:	00170003 	.word	0x00170003
     fc4:	00180003 	.word	0x00180003
     fc8:	00190003 	.word	0x00190003
     fcc:	00040003 	.word	0x00040003
     fd0:	00080003 	.word	0x00080003
     fd4:	00100003 	.word	0x00100003
     fd8:	000c0003 	.word	0x000c0003
     fdc:	00160003 	.word	0x00160003

00000fe0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     fe0:	b530      	push	{r4, r5, lr}
     fe2:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     fe4:	4b0b      	ldr	r3, [pc, #44]	; (1014 <_sercom_get_sercom_inst_index+0x34>)
     fe6:	466a      	mov	r2, sp
     fe8:	cb32      	ldmia	r3!, {r1, r4, r5}
     fea:	c232      	stmia	r2!, {r1, r4, r5}
     fec:	cb32      	ldmia	r3!, {r1, r4, r5}
     fee:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     ff0:	9b00      	ldr	r3, [sp, #0]
     ff2:	4283      	cmp	r3, r0
     ff4:	d00b      	beq.n	100e <_sercom_get_sercom_inst_index+0x2e>
     ff6:	2301      	movs	r3, #1
     ff8:	009a      	lsls	r2, r3, #2
     ffa:	4669      	mov	r1, sp
     ffc:	5852      	ldr	r2, [r2, r1]
     ffe:	4282      	cmp	r2, r0
    1000:	d006      	beq.n	1010 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1002:	3301      	adds	r3, #1
    1004:	2b06      	cmp	r3, #6
    1006:	d1f7      	bne.n	ff8 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1008:	2000      	movs	r0, #0
}
    100a:	b007      	add	sp, #28
    100c:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    100e:	2300      	movs	r3, #0
			return i;
    1010:	b2d8      	uxtb	r0, r3
    1012:	e7fa      	b.n	100a <_sercom_get_sercom_inst_index+0x2a>
    1014:	00004bc8 	.word	0x00004bc8

00001018 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1018:	4770      	bx	lr
	...

0000101c <_sercom_set_handler>:


void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    101c:	b5f0      	push	{r4, r5, r6, r7, lr}
	// Initialize handlers with default handler and device instances with 0 
	if (_handler_table_initialized == false) {
    101e:	4b0a      	ldr	r3, [pc, #40]	; (1048 <_sercom_set_handler+0x2c>)
    1020:	781b      	ldrb	r3, [r3, #0]
    1022:	2b00      	cmp	r3, #0
    1024:	d10c      	bne.n	1040 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1026:	4f09      	ldr	r7, [pc, #36]	; (104c <_sercom_set_handler+0x30>)
    1028:	4e09      	ldr	r6, [pc, #36]	; (1050 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    102a:	4d0a      	ldr	r5, [pc, #40]	; (1054 <_sercom_set_handler+0x38>)
    102c:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    102e:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1030:	195a      	adds	r2, r3, r5
    1032:	6014      	str	r4, [r2, #0]
    1034:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1036:	2b18      	cmp	r3, #24
    1038:	d1f9      	bne.n	102e <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    103a:	2201      	movs	r2, #1
    103c:	4b02      	ldr	r3, [pc, #8]	; (1048 <_sercom_set_handler+0x2c>)
    103e:	701a      	strb	r2, [r3, #0]
	}

	// Save interrupt handler 
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1040:	0080      	lsls	r0, r0, #2
    1042:	4b02      	ldr	r3, [pc, #8]	; (104c <_sercom_set_handler+0x30>)
    1044:	50c1      	str	r1, [r0, r3]
}
    1046:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1048:	20000266 	.word	0x20000266
    104c:	20000268 	.word	0x20000268
    1050:	00001019 	.word	0x00001019
    1054:	200002b8 	.word	0x200002b8

00001058 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1058:	b500      	push	{lr}
    105a:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    105c:	2309      	movs	r3, #9
    105e:	466a      	mov	r2, sp
    1060:	7013      	strb	r3, [r2, #0]
    1062:	3301      	adds	r3, #1
    1064:	7053      	strb	r3, [r2, #1]
    1066:	3301      	adds	r3, #1
    1068:	7093      	strb	r3, [r2, #2]
    106a:	3301      	adds	r3, #1
    106c:	70d3      	strb	r3, [r2, #3]
    106e:	3301      	adds	r3, #1
    1070:	7113      	strb	r3, [r2, #4]
    1072:	3301      	adds	r3, #1
    1074:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1076:	4b03      	ldr	r3, [pc, #12]	; (1084 <_sercom_get_interrupt_vector+0x2c>)
    1078:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    107a:	466b      	mov	r3, sp
    107c:	5618      	ldrsb	r0, [r3, r0]
}
    107e:	b003      	add	sp, #12
    1080:	bd00      	pop	{pc}
    1082:	46c0      	nop			; (mov r8, r8)
    1084:	00000fe1 	.word	0x00000fe1

00001088 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1088:	b510      	push	{r4, lr}
    108a:	4b02      	ldr	r3, [pc, #8]	; (1094 <SERCOM0_Handler+0xc>)
    108c:	681b      	ldr	r3, [r3, #0]
    108e:	2000      	movs	r0, #0
    1090:	4798      	blx	r3
    1092:	bd10      	pop	{r4, pc}
    1094:	20000268 	.word	0x20000268

00001098 <SERCOM1_Handler>:
    1098:	b510      	push	{r4, lr}
    109a:	4b02      	ldr	r3, [pc, #8]	; (10a4 <SERCOM1_Handler+0xc>)
    109c:	685b      	ldr	r3, [r3, #4]
    109e:	2001      	movs	r0, #1
    10a0:	4798      	blx	r3
    10a2:	bd10      	pop	{r4, pc}
    10a4:	20000268 	.word	0x20000268

000010a8 <SERCOM2_Handler>:
    10a8:	b510      	push	{r4, lr}
    10aa:	4b02      	ldr	r3, [pc, #8]	; (10b4 <SERCOM2_Handler+0xc>)
    10ac:	689b      	ldr	r3, [r3, #8]
    10ae:	2002      	movs	r0, #2
    10b0:	4798      	blx	r3
    10b2:	bd10      	pop	{r4, pc}
    10b4:	20000268 	.word	0x20000268

000010b8 <SERCOM3_Handler>:
    10b8:	b510      	push	{r4, lr}
    10ba:	4b02      	ldr	r3, [pc, #8]	; (10c4 <SERCOM3_Handler+0xc>)
    10bc:	68db      	ldr	r3, [r3, #12]
    10be:	2003      	movs	r0, #3
    10c0:	4798      	blx	r3
    10c2:	bd10      	pop	{r4, pc}
    10c4:	20000268 	.word	0x20000268

000010c8 <SERCOM4_Handler>:
    10c8:	b510      	push	{r4, lr}
    10ca:	4b02      	ldr	r3, [pc, #8]	; (10d4 <SERCOM4_Handler+0xc>)
    10cc:	691b      	ldr	r3, [r3, #16]
    10ce:	2004      	movs	r0, #4
    10d0:	4798      	blx	r3
    10d2:	bd10      	pop	{r4, pc}
    10d4:	20000268 	.word	0x20000268

000010d8 <SERCOM5_Handler>:
    10d8:	b510      	push	{r4, lr}
    10da:	4b02      	ldr	r3, [pc, #8]	; (10e4 <SERCOM5_Handler+0xc>)
    10dc:	695b      	ldr	r3, [r3, #20]
    10de:	2005      	movs	r0, #5
    10e0:	4798      	blx	r3
    10e2:	bd10      	pop	{r4, pc}
    10e4:	20000268 	.word	0x20000268

000010e8 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    10e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    10ea:	46de      	mov	lr, fp
    10ec:	4657      	mov	r7, sl
    10ee:	464e      	mov	r6, r9
    10f0:	4645      	mov	r5, r8
    10f2:	b5e0      	push	{r5, r6, r7, lr}
    10f4:	b091      	sub	sp, #68	; 0x44
    10f6:	0005      	movs	r5, r0
    10f8:	000c      	movs	r4, r1
    10fa:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    10fc:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    10fe:	0008      	movs	r0, r1
    1100:	4bba      	ldr	r3, [pc, #744]	; (13ec <usart_init+0x304>)
    1102:	4798      	blx	r3
    1104:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1106:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1108:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    110a:	07db      	lsls	r3, r3, #31
    110c:	d506      	bpl.n	111c <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    110e:	b011      	add	sp, #68	; 0x44
    1110:	bc3c      	pop	{r2, r3, r4, r5}
    1112:	4690      	mov	r8, r2
    1114:	4699      	mov	r9, r3
    1116:	46a2      	mov	sl, r4
    1118:	46ab      	mov	fp, r5
    111a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    111c:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    111e:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1120:	079b      	lsls	r3, r3, #30
    1122:	d4f4      	bmi.n	110e <usart_init+0x26>
    1124:	49b2      	ldr	r1, [pc, #712]	; (13f0 <usart_init+0x308>)
    1126:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1128:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    112a:	2301      	movs	r3, #1
    112c:	40bb      	lsls	r3, r7
    112e:	4303      	orrs	r3, r0
    1130:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1132:	a90f      	add	r1, sp, #60	; 0x3c
    1134:	272d      	movs	r7, #45	; 0x2d
    1136:	5df3      	ldrb	r3, [r6, r7]
    1138:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    113a:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    113c:	b2d3      	uxtb	r3, r2
    113e:	9302      	str	r3, [sp, #8]
    1140:	0018      	movs	r0, r3
    1142:	4bac      	ldr	r3, [pc, #688]	; (13f4 <usart_init+0x30c>)
    1144:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1146:	9802      	ldr	r0, [sp, #8]
    1148:	4bab      	ldr	r3, [pc, #684]	; (13f8 <usart_init+0x310>)
    114a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    114c:	5df0      	ldrb	r0, [r6, r7]
    114e:	2100      	movs	r1, #0
    1150:	4baa      	ldr	r3, [pc, #680]	; (13fc <usart_init+0x314>)
    1152:	4798      	blx	r3
	module->character_size = config->character_size;
    1154:	7af3      	ldrb	r3, [r6, #11]
    1156:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1158:	2324      	movs	r3, #36	; 0x24
    115a:	5cf3      	ldrb	r3, [r6, r3]
    115c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    115e:	2325      	movs	r3, #37	; 0x25
    1160:	5cf3      	ldrb	r3, [r6, r3]
    1162:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    1164:	7ef3      	ldrb	r3, [r6, #27]
    1166:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1168:	7f33      	ldrb	r3, [r6, #28]
    116a:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    116c:	682b      	ldr	r3, [r5, #0]
    116e:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1170:	0018      	movs	r0, r3
    1172:	4b9e      	ldr	r3, [pc, #632]	; (13ec <usart_init+0x304>)
    1174:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1176:	3014      	adds	r0, #20
	uint16_t baud  = 0;
    1178:	2200      	movs	r2, #0
    117a:	230e      	movs	r3, #14
    117c:	a906      	add	r1, sp, #24
    117e:	468c      	mov	ip, r1
    1180:	4463      	add	r3, ip
    1182:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    1184:	8a32      	ldrh	r2, [r6, #16]
    1186:	9202      	str	r2, [sp, #8]
    1188:	2380      	movs	r3, #128	; 0x80
    118a:	01db      	lsls	r3, r3, #7
    118c:	429a      	cmp	r2, r3
    118e:	d100      	bne.n	1192 <usart_init+0xaa>
    1190:	e09a      	b.n	12c8 <usart_init+0x1e0>
    1192:	d90f      	bls.n	11b4 <usart_init+0xcc>
    1194:	23c0      	movs	r3, #192	; 0xc0
    1196:	01db      	lsls	r3, r3, #7
    1198:	9a02      	ldr	r2, [sp, #8]
    119a:	429a      	cmp	r2, r3
    119c:	d100      	bne.n	11a0 <usart_init+0xb8>
    119e:	e08e      	b.n	12be <usart_init+0x1d6>
    11a0:	2380      	movs	r3, #128	; 0x80
    11a2:	021b      	lsls	r3, r3, #8
    11a4:	429a      	cmp	r2, r3
    11a6:	d000      	beq.n	11aa <usart_init+0xc2>
    11a8:	e11b      	b.n	13e2 <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    11aa:	2303      	movs	r3, #3
    11ac:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    11ae:	2300      	movs	r3, #0
    11b0:	9307      	str	r3, [sp, #28]
    11b2:	e008      	b.n	11c6 <usart_init+0xde>
	switch (config->sample_rate) {
    11b4:	2380      	movs	r3, #128	; 0x80
    11b6:	019b      	lsls	r3, r3, #6
    11b8:	429a      	cmp	r2, r3
    11ba:	d000      	beq.n	11be <usart_init+0xd6>
    11bc:	e111      	b.n	13e2 <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    11be:	2310      	movs	r3, #16
    11c0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    11c2:	3b0f      	subs	r3, #15
    11c4:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    11c6:	6833      	ldr	r3, [r6, #0]
    11c8:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    11ca:	68f3      	ldr	r3, [r6, #12]
    11cc:	469b      	mov	fp, r3
		config->sample_adjustment |
    11ce:	6973      	ldr	r3, [r6, #20]
    11d0:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    11d2:	7e33      	ldrb	r3, [r6, #24]
    11d4:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    11d6:	2326      	movs	r3, #38	; 0x26
    11d8:	5cf3      	ldrb	r3, [r6, r3]
    11da:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    11dc:	6873      	ldr	r3, [r6, #4]
    11de:	4699      	mov	r9, r3
	switch (transfer_mode)
    11e0:	2b00      	cmp	r3, #0
    11e2:	d100      	bne.n	11e6 <usart_init+0xfe>
    11e4:	e09c      	b.n	1320 <usart_init+0x238>
    11e6:	2380      	movs	r3, #128	; 0x80
    11e8:	055b      	lsls	r3, r3, #21
    11ea:	4599      	cmp	r9, r3
    11ec:	d100      	bne.n	11f0 <usart_init+0x108>
    11ee:	e080      	b.n	12f2 <usart_init+0x20a>
	if(config->encoding_format_enable) {
    11f0:	7e73      	ldrb	r3, [r6, #25]
    11f2:	2b00      	cmp	r3, #0
    11f4:	d002      	beq.n	11fc <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    11f6:	7eb3      	ldrb	r3, [r6, #26]
    11f8:	4642      	mov	r2, r8
    11fa:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
    11fc:	230e      	movs	r3, #14
    11fe:	aa06      	add	r2, sp, #24
    1200:	4694      	mov	ip, r2
    1202:	4463      	add	r3, ip
    1204:	881b      	ldrh	r3, [r3, #0]
    1206:	4642      	mov	r2, r8
    1208:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    120a:	9b05      	ldr	r3, [sp, #20]
    120c:	465a      	mov	r2, fp
    120e:	4313      	orrs	r3, r2
    1210:	9a03      	ldr	r2, [sp, #12]
    1212:	4313      	orrs	r3, r2
    1214:	464a      	mov	r2, r9
    1216:	4313      	orrs	r3, r2
    1218:	9f02      	ldr	r7, [sp, #8]
    121a:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    121c:	9b04      	ldr	r3, [sp, #16]
    121e:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1220:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1222:	4653      	mov	r3, sl
    1224:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1226:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1228:	2327      	movs	r3, #39	; 0x27
    122a:	5cf3      	ldrb	r3, [r6, r3]
    122c:	2b00      	cmp	r3, #0
    122e:	d101      	bne.n	1234 <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1230:	3304      	adds	r3, #4
    1232:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1234:	7e73      	ldrb	r3, [r6, #25]
    1236:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1238:	7f32      	ldrb	r2, [r6, #28]
    123a:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    123c:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    123e:	7f72      	ldrb	r2, [r6, #29]
    1240:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1242:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1244:	2224      	movs	r2, #36	; 0x24
    1246:	5cb2      	ldrb	r2, [r6, r2]
    1248:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    124a:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    124c:	2225      	movs	r2, #37	; 0x25
    124e:	5cb2      	ldrb	r2, [r6, r2]
    1250:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1252:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    1254:	7ab1      	ldrb	r1, [r6, #10]
    1256:	7af2      	ldrb	r2, [r6, #11]
    1258:	4311      	orrs	r1, r2
    125a:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    125c:	8933      	ldrh	r3, [r6, #8]
    125e:	2bff      	cmp	r3, #255	; 0xff
    1260:	d100      	bne.n	1264 <usart_init+0x17c>
    1262:	e081      	b.n	1368 <usart_init+0x280>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1264:	2280      	movs	r2, #128	; 0x80
    1266:	0452      	lsls	r2, r2, #17
    1268:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    126a:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    126c:	232c      	movs	r3, #44	; 0x2c
    126e:	5cf3      	ldrb	r3, [r6, r3]
    1270:	2b00      	cmp	r3, #0
    1272:	d103      	bne.n	127c <usart_init+0x194>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1274:	4b62      	ldr	r3, [pc, #392]	; (1400 <usart_init+0x318>)
    1276:	789b      	ldrb	r3, [r3, #2]
    1278:	079b      	lsls	r3, r3, #30
    127a:	d501      	bpl.n	1280 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    127c:	2380      	movs	r3, #128	; 0x80
    127e:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1280:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1282:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1284:	2b00      	cmp	r3, #0
    1286:	d1fc      	bne.n	1282 <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
    1288:	4643      	mov	r3, r8
    128a:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    128c:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    128e:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1290:	2b00      	cmp	r3, #0
    1292:	d1fc      	bne.n	128e <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
    1294:	4643      	mov	r3, r8
    1296:	601f      	str	r7, [r3, #0]
    1298:	ab0e      	add	r3, sp, #56	; 0x38
    129a:	2280      	movs	r2, #128	; 0x80
    129c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    129e:	2200      	movs	r2, #0
    12a0:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    12a2:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    12a4:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    12a6:	6b33      	ldr	r3, [r6, #48]	; 0x30
    12a8:	930a      	str	r3, [sp, #40]	; 0x28
    12aa:	6b73      	ldr	r3, [r6, #52]	; 0x34
    12ac:	930b      	str	r3, [sp, #44]	; 0x2c
    12ae:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    12b0:	930c      	str	r3, [sp, #48]	; 0x30
    12b2:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    12b4:	9302      	str	r3, [sp, #8]
    12b6:	930d      	str	r3, [sp, #52]	; 0x34
    12b8:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    12ba:	ae0a      	add	r6, sp, #40	; 0x28
    12bc:	e063      	b.n	1386 <usart_init+0x29e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    12be:	2308      	movs	r3, #8
    12c0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    12c2:	3b07      	subs	r3, #7
    12c4:	9307      	str	r3, [sp, #28]
    12c6:	e77e      	b.n	11c6 <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
    12c8:	6833      	ldr	r3, [r6, #0]
    12ca:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    12cc:	68f3      	ldr	r3, [r6, #12]
    12ce:	469b      	mov	fp, r3
		config->sample_adjustment |
    12d0:	6973      	ldr	r3, [r6, #20]
    12d2:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    12d4:	7e33      	ldrb	r3, [r6, #24]
    12d6:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    12d8:	2326      	movs	r3, #38	; 0x26
    12da:	5cf3      	ldrb	r3, [r6, r3]
    12dc:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    12de:	6873      	ldr	r3, [r6, #4]
    12e0:	4699      	mov	r9, r3
	switch (transfer_mode)
    12e2:	2b00      	cmp	r3, #0
    12e4:	d018      	beq.n	1318 <usart_init+0x230>
    12e6:	2380      	movs	r3, #128	; 0x80
    12e8:	055b      	lsls	r3, r3, #21
    12ea:	4599      	cmp	r9, r3
    12ec:	d001      	beq.n	12f2 <usart_init+0x20a>
	enum status_code status_code = STATUS_OK;
    12ee:	2000      	movs	r0, #0
    12f0:	e025      	b.n	133e <usart_init+0x256>
			if (!config->use_external_clock) {
    12f2:	2327      	movs	r3, #39	; 0x27
    12f4:	5cf3      	ldrb	r3, [r6, r3]
    12f6:	2b00      	cmp	r3, #0
    12f8:	d000      	beq.n	12fc <usart_init+0x214>
    12fa:	e779      	b.n	11f0 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    12fc:	6a33      	ldr	r3, [r6, #32]
    12fe:	001f      	movs	r7, r3
    1300:	b2c0      	uxtb	r0, r0
    1302:	4b40      	ldr	r3, [pc, #256]	; (1404 <usart_init+0x31c>)
    1304:	4798      	blx	r3
    1306:	0001      	movs	r1, r0
    1308:	220e      	movs	r2, #14
    130a:	ab06      	add	r3, sp, #24
    130c:	469c      	mov	ip, r3
    130e:	4462      	add	r2, ip
    1310:	0038      	movs	r0, r7
    1312:	4b3d      	ldr	r3, [pc, #244]	; (1408 <usart_init+0x320>)
    1314:	4798      	blx	r3
    1316:	e012      	b.n	133e <usart_init+0x256>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1318:	2308      	movs	r3, #8
    131a:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    131c:	2300      	movs	r3, #0
    131e:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    1320:	2327      	movs	r3, #39	; 0x27
    1322:	5cf3      	ldrb	r3, [r6, r3]
    1324:	2b00      	cmp	r3, #0
    1326:	d00e      	beq.n	1346 <usart_init+0x25e>
				status_code =
    1328:	9b06      	ldr	r3, [sp, #24]
    132a:	9300      	str	r3, [sp, #0]
    132c:	9b07      	ldr	r3, [sp, #28]
    132e:	220e      	movs	r2, #14
    1330:	a906      	add	r1, sp, #24
    1332:	468c      	mov	ip, r1
    1334:	4462      	add	r2, ip
    1336:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1338:	6a30      	ldr	r0, [r6, #32]
    133a:	4f34      	ldr	r7, [pc, #208]	; (140c <usart_init+0x324>)
    133c:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    133e:	2800      	cmp	r0, #0
    1340:	d000      	beq.n	1344 <usart_init+0x25c>
    1342:	e6e4      	b.n	110e <usart_init+0x26>
    1344:	e754      	b.n	11f0 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
    1346:	6a33      	ldr	r3, [r6, #32]
    1348:	001f      	movs	r7, r3
    134a:	b2c0      	uxtb	r0, r0
    134c:	4b2d      	ldr	r3, [pc, #180]	; (1404 <usart_init+0x31c>)
    134e:	4798      	blx	r3
    1350:	0001      	movs	r1, r0
				status_code =
    1352:	9b06      	ldr	r3, [sp, #24]
    1354:	9300      	str	r3, [sp, #0]
    1356:	9b07      	ldr	r3, [sp, #28]
    1358:	220e      	movs	r2, #14
    135a:	a806      	add	r0, sp, #24
    135c:	4684      	mov	ip, r0
    135e:	4462      	add	r2, ip
    1360:	0038      	movs	r0, r7
    1362:	4f2a      	ldr	r7, [pc, #168]	; (140c <usart_init+0x324>)
    1364:	47b8      	blx	r7
    1366:	e7ea      	b.n	133e <usart_init+0x256>
		if(config->lin_slave_enable) {
    1368:	7ef3      	ldrb	r3, [r6, #27]
    136a:	2b00      	cmp	r3, #0
    136c:	d100      	bne.n	1370 <usart_init+0x288>
    136e:	e77d      	b.n	126c <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1370:	2380      	movs	r3, #128	; 0x80
    1372:	04db      	lsls	r3, r3, #19
    1374:	431f      	orrs	r7, r3
    1376:	e779      	b.n	126c <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1378:	0020      	movs	r0, r4
    137a:	4b25      	ldr	r3, [pc, #148]	; (1410 <usart_init+0x328>)
    137c:	4798      	blx	r3
    137e:	e007      	b.n	1390 <usart_init+0x2a8>
    1380:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1382:	2f04      	cmp	r7, #4
    1384:	d00d      	beq.n	13a2 <usart_init+0x2ba>
    1386:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1388:	00bb      	lsls	r3, r7, #2
    138a:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    138c:	2800      	cmp	r0, #0
    138e:	d0f3      	beq.n	1378 <usart_init+0x290>
		if (current_pinmux != PINMUX_UNUSED) {
    1390:	1c43      	adds	r3, r0, #1
    1392:	d0f5      	beq.n	1380 <usart_init+0x298>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1394:	a90e      	add	r1, sp, #56	; 0x38
    1396:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1398:	0c00      	lsrs	r0, r0, #16
    139a:	b2c0      	uxtb	r0, r0
    139c:	4b1d      	ldr	r3, [pc, #116]	; (1414 <usart_init+0x32c>)
    139e:	4798      	blx	r3
    13a0:	e7ee      	b.n	1380 <usart_init+0x298>
		module->callback[i]            = NULL;
    13a2:	2300      	movs	r3, #0
    13a4:	60eb      	str	r3, [r5, #12]
    13a6:	612b      	str	r3, [r5, #16]
    13a8:	616b      	str	r3, [r5, #20]
    13aa:	61ab      	str	r3, [r5, #24]
    13ac:	61eb      	str	r3, [r5, #28]
    13ae:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    13b0:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    13b2:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    13b4:	2200      	movs	r2, #0
    13b6:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    13b8:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    13ba:	3330      	adds	r3, #48	; 0x30
    13bc:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    13be:	3301      	adds	r3, #1
    13c0:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    13c2:	3301      	adds	r3, #1
    13c4:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    13c6:	3301      	adds	r3, #1
    13c8:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    13ca:	6828      	ldr	r0, [r5, #0]
    13cc:	4b07      	ldr	r3, [pc, #28]	; (13ec <usart_init+0x304>)
    13ce:	4798      	blx	r3
    13d0:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    13d2:	4911      	ldr	r1, [pc, #68]	; (1418 <usart_init+0x330>)
    13d4:	4b11      	ldr	r3, [pc, #68]	; (141c <usart_init+0x334>)
    13d6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    13d8:	00a4      	lsls	r4, r4, #2
    13da:	4b11      	ldr	r3, [pc, #68]	; (1420 <usart_init+0x338>)
    13dc:	50e5      	str	r5, [r4, r3]
	return status_code;
    13de:	2000      	movs	r0, #0
    13e0:	e695      	b.n	110e <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    13e2:	2310      	movs	r3, #16
    13e4:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    13e6:	2300      	movs	r3, #0
    13e8:	9307      	str	r3, [sp, #28]
    13ea:	e6ec      	b.n	11c6 <usart_init+0xde>
    13ec:	00000fe1 	.word	0x00000fe1
    13f0:	40000400 	.word	0x40000400
    13f4:	00001d15 	.word	0x00001d15
    13f8:	00001c89 	.word	0x00001c89
    13fc:	00000e1d 	.word	0x00000e1d
    1400:	41002000 	.word	0x41002000
    1404:	00001d31 	.word	0x00001d31
    1408:	00000d5f 	.word	0x00000d5f
    140c:	00000d89 	.word	0x00000d89
    1410:	00000e69 	.word	0x00000e69
    1414:	00001e0d 	.word	0x00001e0d
    1418:	0000153d 	.word	0x0000153d
    141c:	0000101d 	.word	0x0000101d
    1420:	200002b8 	.word	0x200002b8

00001424 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1424:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1426:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1428:	2a00      	cmp	r2, #0
    142a:	d101      	bne.n	1430 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    142c:	0018      	movs	r0, r3
    142e:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1430:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1432:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1434:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1436:	2a00      	cmp	r2, #0
    1438:	d1f8      	bne.n	142c <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    143a:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
    143c:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    143e:	2102      	movs	r1, #2
    1440:	7e13      	ldrb	r3, [r2, #24]
    1442:	420b      	tst	r3, r1
    1444:	d0fc      	beq.n	1440 <usart_write_wait+0x1c>
	return STATUS_OK;
    1446:	2300      	movs	r3, #0
    1448:	e7f0      	b.n	142c <usart_write_wait+0x8>

0000144a <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    144a:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    144c:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    144e:	2a00      	cmp	r2, #0
    1450:	d101      	bne.n	1456 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    1452:	0018      	movs	r0, r3
    1454:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    1456:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1458:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    145a:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    145c:	2a00      	cmp	r2, #0
    145e:	d1f8      	bne.n	1452 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1460:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1462:	7e10      	ldrb	r0, [r2, #24]
    1464:	0740      	lsls	r0, r0, #29
    1466:	d5f4      	bpl.n	1452 <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1468:	8b53      	ldrh	r3, [r2, #26]
    146a:	b2db      	uxtb	r3, r3
	if (error_code) {
    146c:	0698      	lsls	r0, r3, #26
    146e:	d01d      	beq.n	14ac <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1470:	0798      	lsls	r0, r3, #30
    1472:	d503      	bpl.n	147c <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1474:	2302      	movs	r3, #2
    1476:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    1478:	3318      	adds	r3, #24
    147a:	e7ea      	b.n	1452 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    147c:	0758      	lsls	r0, r3, #29
    147e:	d503      	bpl.n	1488 <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1480:	2304      	movs	r3, #4
    1482:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    1484:	331a      	adds	r3, #26
    1486:	e7e4      	b.n	1452 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1488:	07d8      	lsls	r0, r3, #31
    148a:	d503      	bpl.n	1494 <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    148c:	2301      	movs	r3, #1
    148e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    1490:	3312      	adds	r3, #18
    1492:	e7de      	b.n	1452 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1494:	06d8      	lsls	r0, r3, #27
    1496:	d503      	bpl.n	14a0 <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1498:	2310      	movs	r3, #16
    149a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    149c:	3332      	adds	r3, #50	; 0x32
    149e:	e7d8      	b.n	1452 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    14a0:	069b      	lsls	r3, r3, #26
    14a2:	d503      	bpl.n	14ac <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    14a4:	2320      	movs	r3, #32
    14a6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    14a8:	3321      	adds	r3, #33	; 0x21
    14aa:	e7d2      	b.n	1452 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    14ac:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    14ae:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    14b0:	2300      	movs	r3, #0
    14b2:	e7ce      	b.n	1452 <usart_read_wait+0x8>

000014b4 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    14b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    14b6:	0004      	movs	r4, r0
    14b8:	000d      	movs	r5, r1
    14ba:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    14bc:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    14be:	4b0f      	ldr	r3, [pc, #60]	; (14fc <_usart_read_buffer+0x48>)
    14c0:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    14c2:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    14c4:	b29b      	uxth	r3, r3
    14c6:	2b00      	cmp	r3, #0
    14c8:	d003      	beq.n	14d2 <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    14ca:	4b0d      	ldr	r3, [pc, #52]	; (1500 <_usart_read_buffer+0x4c>)
    14cc:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    14ce:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    14d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    14d2:	85a6      	strh	r6, [r4, #44]	; 0x2c
    14d4:	4b0a      	ldr	r3, [pc, #40]	; (1500 <_usart_read_buffer+0x4c>)
    14d6:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    14d8:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    14da:	2205      	movs	r2, #5
    14dc:	2332      	movs	r3, #50	; 0x32
    14de:	54e2      	strb	r2, [r4, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    14e0:	3b2e      	subs	r3, #46	; 0x2e
    14e2:	75bb      	strb	r3, [r7, #22]
	if(module->lin_slave_enabled) {
    14e4:	7a23      	ldrb	r3, [r4, #8]
    14e6:	2b00      	cmp	r3, #0
    14e8:	d001      	beq.n	14ee <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    14ea:	2320      	movs	r3, #32
    14ec:	75bb      	strb	r3, [r7, #22]
	if(module->start_frame_detection_enabled) {
    14ee:	7a63      	ldrb	r3, [r4, #9]
	return STATUS_OK;
    14f0:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
    14f2:	2b00      	cmp	r3, #0
    14f4:	d0ec      	beq.n	14d0 <_usart_read_buffer+0x1c>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    14f6:	2308      	movs	r3, #8
    14f8:	75bb      	strb	r3, [r7, #22]
    14fa:	e7e9      	b.n	14d0 <_usart_read_buffer+0x1c>
    14fc:	000006a9 	.word	0x000006a9
    1500:	000006e9 	.word	0x000006e9

00001504 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1504:	1c93      	adds	r3, r2, #2
    1506:	009b      	lsls	r3, r3, #2
    1508:	18c3      	adds	r3, r0, r3
    150a:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    150c:	2130      	movs	r1, #48	; 0x30
    150e:	2301      	movs	r3, #1
    1510:	4093      	lsls	r3, r2
    1512:	001a      	movs	r2, r3
    1514:	5c43      	ldrb	r3, [r0, r1]
    1516:	4313      	orrs	r3, r2
    1518:	5443      	strb	r3, [r0, r1]
}
    151a:	4770      	bx	lr

0000151c <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    151c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    151e:	2317      	movs	r3, #23
	if (length == 0) {
    1520:	2a00      	cmp	r2, #0
    1522:	d101      	bne.n	1528 <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    1524:	0018      	movs	r0, r3
    1526:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    1528:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    152a:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    152c:	2c00      	cmp	r4, #0
    152e:	d0f9      	beq.n	1524 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    1530:	4b01      	ldr	r3, [pc, #4]	; (1538 <usart_read_buffer_job+0x1c>)
    1532:	4798      	blx	r3
    1534:	0003      	movs	r3, r0
    1536:	e7f5      	b.n	1524 <usart_read_buffer_job+0x8>
    1538:	000014b5 	.word	0x000014b5

0000153c <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    153c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    153e:	0080      	lsls	r0, r0, #2
    1540:	4b62      	ldr	r3, [pc, #392]	; (16cc <_usart_interrupt_handler+0x190>)
    1542:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1544:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1546:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1548:	2b00      	cmp	r3, #0
    154a:	d1fc      	bne.n	1546 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    154c:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    154e:	7da6      	ldrb	r6, [r4, #22]
    1550:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1552:	2330      	movs	r3, #48	; 0x30
    1554:	5ceb      	ldrb	r3, [r5, r3]
    1556:	2231      	movs	r2, #49	; 0x31
    1558:	5caf      	ldrb	r7, [r5, r2]
    155a:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    155c:	07f3      	lsls	r3, r6, #31
    155e:	d522      	bpl.n	15a6 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1560:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1562:	b29b      	uxth	r3, r3
    1564:	2b00      	cmp	r3, #0
    1566:	d01c      	beq.n	15a2 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1568:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    156a:	7813      	ldrb	r3, [r2, #0]
    156c:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    156e:	1c51      	adds	r1, r2, #1
    1570:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1572:	7969      	ldrb	r1, [r5, #5]
    1574:	2901      	cmp	r1, #1
    1576:	d00e      	beq.n	1596 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1578:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    157a:	05db      	lsls	r3, r3, #23
    157c:	0ddb      	lsrs	r3, r3, #23
    157e:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1580:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1582:	3b01      	subs	r3, #1
    1584:	b29b      	uxth	r3, r3
    1586:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1588:	2b00      	cmp	r3, #0
    158a:	d10c      	bne.n	15a6 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    158c:	3301      	adds	r3, #1
    158e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1590:	3301      	adds	r3, #1
    1592:	75a3      	strb	r3, [r4, #22]
    1594:	e007      	b.n	15a6 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1596:	7851      	ldrb	r1, [r2, #1]
    1598:	0209      	lsls	r1, r1, #8
    159a:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    159c:	3202      	adds	r2, #2
    159e:	62aa      	str	r2, [r5, #40]	; 0x28
    15a0:	e7eb      	b.n	157a <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    15a2:	2301      	movs	r3, #1
    15a4:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    15a6:	07b3      	lsls	r3, r6, #30
    15a8:	d506      	bpl.n	15b8 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    15aa:	2302      	movs	r3, #2
    15ac:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    15ae:	2200      	movs	r2, #0
    15b0:	3331      	adds	r3, #49	; 0x31
    15b2:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    15b4:	07fb      	lsls	r3, r7, #31
    15b6:	d41a      	bmi.n	15ee <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    15b8:	0773      	lsls	r3, r6, #29
    15ba:	d565      	bpl.n	1688 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    15bc:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    15be:	b29b      	uxth	r3, r3
    15c0:	2b00      	cmp	r3, #0
    15c2:	d05f      	beq.n	1684 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    15c4:	8b63      	ldrh	r3, [r4, #26]
    15c6:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    15c8:	071a      	lsls	r2, r3, #28
    15ca:	d414      	bmi.n	15f6 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    15cc:	223f      	movs	r2, #63	; 0x3f
    15ce:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    15d0:	2b00      	cmp	r3, #0
    15d2:	d034      	beq.n	163e <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    15d4:	079a      	lsls	r2, r3, #30
    15d6:	d511      	bpl.n	15fc <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    15d8:	221a      	movs	r2, #26
    15da:	2332      	movs	r3, #50	; 0x32
    15dc:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    15de:	3b30      	subs	r3, #48	; 0x30
    15e0:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    15e2:	077b      	lsls	r3, r7, #29
    15e4:	d550      	bpl.n	1688 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    15e6:	0028      	movs	r0, r5
    15e8:	696b      	ldr	r3, [r5, #20]
    15ea:	4798      	blx	r3
    15ec:	e04c      	b.n	1688 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    15ee:	0028      	movs	r0, r5
    15f0:	68eb      	ldr	r3, [r5, #12]
    15f2:	4798      	blx	r3
    15f4:	e7e0      	b.n	15b8 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    15f6:	2237      	movs	r2, #55	; 0x37
    15f8:	4013      	ands	r3, r2
    15fa:	e7e9      	b.n	15d0 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    15fc:	075a      	lsls	r2, r3, #29
    15fe:	d505      	bpl.n	160c <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1600:	221e      	movs	r2, #30
    1602:	2332      	movs	r3, #50	; 0x32
    1604:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1606:	3b2e      	subs	r3, #46	; 0x2e
    1608:	8363      	strh	r3, [r4, #26]
    160a:	e7ea      	b.n	15e2 <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    160c:	07da      	lsls	r2, r3, #31
    160e:	d505      	bpl.n	161c <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1610:	2213      	movs	r2, #19
    1612:	2332      	movs	r3, #50	; 0x32
    1614:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1616:	3b31      	subs	r3, #49	; 0x31
    1618:	8363      	strh	r3, [r4, #26]
    161a:	e7e2      	b.n	15e2 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    161c:	06da      	lsls	r2, r3, #27
    161e:	d505      	bpl.n	162c <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1620:	2242      	movs	r2, #66	; 0x42
    1622:	2332      	movs	r3, #50	; 0x32
    1624:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1626:	3b22      	subs	r3, #34	; 0x22
    1628:	8363      	strh	r3, [r4, #26]
    162a:	e7da      	b.n	15e2 <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    162c:	2220      	movs	r2, #32
    162e:	421a      	tst	r2, r3
    1630:	d0d7      	beq.n	15e2 <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1632:	3221      	adds	r2, #33	; 0x21
    1634:	2332      	movs	r3, #50	; 0x32
    1636:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1638:	3b12      	subs	r3, #18
    163a:	8363      	strh	r3, [r4, #26]
    163c:	e7d1      	b.n	15e2 <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    163e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1640:	05db      	lsls	r3, r3, #23
    1642:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1644:	b2da      	uxtb	r2, r3
    1646:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1648:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    164a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    164c:	1c51      	adds	r1, r2, #1
    164e:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1650:	7969      	ldrb	r1, [r5, #5]
    1652:	2901      	cmp	r1, #1
    1654:	d010      	beq.n	1678 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1656:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1658:	3b01      	subs	r3, #1
    165a:	b29b      	uxth	r3, r3
    165c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    165e:	2b00      	cmp	r3, #0
    1660:	d112      	bne.n	1688 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1662:	3304      	adds	r3, #4
    1664:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1666:	2200      	movs	r2, #0
    1668:	332e      	adds	r3, #46	; 0x2e
    166a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    166c:	07bb      	lsls	r3, r7, #30
    166e:	d50b      	bpl.n	1688 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1670:	0028      	movs	r0, r5
    1672:	692b      	ldr	r3, [r5, #16]
    1674:	4798      	blx	r3
    1676:	e007      	b.n	1688 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1678:	0a1b      	lsrs	r3, r3, #8
    167a:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    167c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    167e:	3301      	adds	r3, #1
    1680:	626b      	str	r3, [r5, #36]	; 0x24
    1682:	e7e8      	b.n	1656 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1684:	2304      	movs	r3, #4
    1686:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1688:	06f3      	lsls	r3, r6, #27
    168a:	d504      	bpl.n	1696 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    168c:	2310      	movs	r3, #16
    168e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1690:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1692:	06fb      	lsls	r3, r7, #27
    1694:	d40e      	bmi.n	16b4 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1696:	06b3      	lsls	r3, r6, #26
    1698:	d504      	bpl.n	16a4 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    169a:	2320      	movs	r3, #32
    169c:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    169e:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    16a0:	073b      	lsls	r3, r7, #28
    16a2:	d40b      	bmi.n	16bc <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    16a4:	0733      	lsls	r3, r6, #28
    16a6:	d504      	bpl.n	16b2 <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    16a8:	2308      	movs	r3, #8
    16aa:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    16ac:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    16ae:	06bb      	lsls	r3, r7, #26
    16b0:	d408      	bmi.n	16c4 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    16b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    16b4:	0028      	movs	r0, r5
    16b6:	69eb      	ldr	r3, [r5, #28]
    16b8:	4798      	blx	r3
    16ba:	e7ec      	b.n	1696 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    16bc:	0028      	movs	r0, r5
    16be:	69ab      	ldr	r3, [r5, #24]
    16c0:	4798      	blx	r3
    16c2:	e7ef      	b.n	16a4 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    16c4:	6a2b      	ldr	r3, [r5, #32]
    16c6:	0028      	movs	r0, r5
    16c8:	4798      	blx	r3
}
    16ca:	e7f2      	b.n	16b2 <_usart_interrupt_handler+0x176>
    16cc:	200002b8 	.word	0x200002b8

000016d0 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    16d0:	b510      	push	{r4, lr}
	switch (clock_source) {
    16d2:	2808      	cmp	r0, #8
    16d4:	d803      	bhi.n	16de <system_clock_source_get_hz+0xe>
    16d6:	0080      	lsls	r0, r0, #2
    16d8:	4b1c      	ldr	r3, [pc, #112]	; (174c <system_clock_source_get_hz+0x7c>)
    16da:	581b      	ldr	r3, [r3, r0]
    16dc:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    16de:	2000      	movs	r0, #0
    16e0:	e032      	b.n	1748 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    16e2:	4b1b      	ldr	r3, [pc, #108]	; (1750 <system_clock_source_get_hz+0x80>)
    16e4:	6918      	ldr	r0, [r3, #16]
    16e6:	e02f      	b.n	1748 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    16e8:	4b1a      	ldr	r3, [pc, #104]	; (1754 <system_clock_source_get_hz+0x84>)
    16ea:	6a1b      	ldr	r3, [r3, #32]
    16ec:	059b      	lsls	r3, r3, #22
    16ee:	0f9b      	lsrs	r3, r3, #30
    16f0:	4819      	ldr	r0, [pc, #100]	; (1758 <system_clock_source_get_hz+0x88>)
    16f2:	40d8      	lsrs	r0, r3
    16f4:	e028      	b.n	1748 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    16f6:	4b16      	ldr	r3, [pc, #88]	; (1750 <system_clock_source_get_hz+0x80>)
    16f8:	6958      	ldr	r0, [r3, #20]
    16fa:	e025      	b.n	1748 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    16fc:	4b14      	ldr	r3, [pc, #80]	; (1750 <system_clock_source_get_hz+0x80>)
    16fe:	681b      	ldr	r3, [r3, #0]
			return 0;
    1700:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1702:	079b      	lsls	r3, r3, #30
    1704:	d520      	bpl.n	1748 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1706:	4913      	ldr	r1, [pc, #76]	; (1754 <system_clock_source_get_hz+0x84>)
    1708:	2210      	movs	r2, #16
    170a:	68cb      	ldr	r3, [r1, #12]
    170c:	421a      	tst	r2, r3
    170e:	d0fc      	beq.n	170a <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
    1710:	4b0f      	ldr	r3, [pc, #60]	; (1750 <system_clock_source_get_hz+0x80>)
    1712:	681a      	ldr	r2, [r3, #0]
    1714:	2324      	movs	r3, #36	; 0x24
    1716:	4013      	ands	r3, r2
    1718:	2b04      	cmp	r3, #4
    171a:	d001      	beq.n	1720 <system_clock_source_get_hz+0x50>
			return 48000000UL;
    171c:	480f      	ldr	r0, [pc, #60]	; (175c <system_clock_source_get_hz+0x8c>)
    171e:	e013      	b.n	1748 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1720:	2000      	movs	r0, #0
    1722:	4b0f      	ldr	r3, [pc, #60]	; (1760 <system_clock_source_get_hz+0x90>)
    1724:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1726:	4b0a      	ldr	r3, [pc, #40]	; (1750 <system_clock_source_get_hz+0x80>)
    1728:	689b      	ldr	r3, [r3, #8]
    172a:	041b      	lsls	r3, r3, #16
    172c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    172e:	4358      	muls	r0, r3
    1730:	e00a      	b.n	1748 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1732:	2350      	movs	r3, #80	; 0x50
    1734:	4a07      	ldr	r2, [pc, #28]	; (1754 <system_clock_source_get_hz+0x84>)
    1736:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1738:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    173a:	075b      	lsls	r3, r3, #29
    173c:	d504      	bpl.n	1748 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    173e:	4b04      	ldr	r3, [pc, #16]	; (1750 <system_clock_source_get_hz+0x80>)
    1740:	68d8      	ldr	r0, [r3, #12]
    1742:	e001      	b.n	1748 <system_clock_source_get_hz+0x78>
		return 32768UL;
    1744:	2080      	movs	r0, #128	; 0x80
    1746:	0200      	lsls	r0, r0, #8
	}
}
    1748:	bd10      	pop	{r4, pc}
    174a:	46c0      	nop			; (mov r8, r8)
    174c:	00004be0 	.word	0x00004be0
    1750:	20000280 	.word	0x20000280
    1754:	40000800 	.word	0x40000800
    1758:	007a1200 	.word	0x007a1200
    175c:	02dc6c00 	.word	0x02dc6c00
    1760:	00001d31 	.word	0x00001d31

00001764 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1764:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1766:	490c      	ldr	r1, [pc, #48]	; (1798 <system_clock_source_osc8m_set_config+0x34>)
    1768:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    176a:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    176c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    176e:	7840      	ldrb	r0, [r0, #1]
    1770:	2201      	movs	r2, #1
    1772:	4010      	ands	r0, r2
    1774:	0180      	lsls	r0, r0, #6
    1776:	2640      	movs	r6, #64	; 0x40
    1778:	43b3      	bics	r3, r6
    177a:	4303      	orrs	r3, r0
    177c:	402a      	ands	r2, r5
    177e:	01d2      	lsls	r2, r2, #7
    1780:	2080      	movs	r0, #128	; 0x80
    1782:	4383      	bics	r3, r0
    1784:	4313      	orrs	r3, r2
    1786:	2203      	movs	r2, #3
    1788:	4022      	ands	r2, r4
    178a:	0212      	lsls	r2, r2, #8
    178c:	4803      	ldr	r0, [pc, #12]	; (179c <system_clock_source_osc8m_set_config+0x38>)
    178e:	4003      	ands	r3, r0
    1790:	4313      	orrs	r3, r2
    1792:	620b      	str	r3, [r1, #32]
}
    1794:	bd70      	pop	{r4, r5, r6, pc}
    1796:	46c0      	nop			; (mov r8, r8)
    1798:	40000800 	.word	0x40000800
    179c:	fffffcff 	.word	0xfffffcff

000017a0 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    17a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    17a2:	46de      	mov	lr, fp
    17a4:	4657      	mov	r7, sl
    17a6:	464e      	mov	r6, r9
    17a8:	4645      	mov	r5, r8
    17aa:	b5e0      	push	{r5, r6, r7, lr}
    17ac:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    17ae:	4b26      	ldr	r3, [pc, #152]	; (1848 <system_clock_source_xosc32k_set_config+0xa8>)
    17b0:	469b      	mov	fp, r3
    17b2:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    17b4:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    17b6:	7800      	ldrb	r0, [r0, #0]
    17b8:	4242      	negs	r2, r0
    17ba:	4142      	adcs	r2, r0
    17bc:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    17be:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
    17c0:	78ca      	ldrb	r2, [r1, #3]
    17c2:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
    17c4:	790a      	ldrb	r2, [r1, #4]
    17c6:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
    17c8:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    17ca:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
    17cc:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    17ce:	688a      	ldr	r2, [r1, #8]
    17d0:	491e      	ldr	r1, [pc, #120]	; (184c <system_clock_source_xosc32k_set_config+0xac>)
    17d2:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
    17d4:	2101      	movs	r1, #1
    17d6:	464a      	mov	r2, r9
    17d8:	0092      	lsls	r2, r2, #2
    17da:	4691      	mov	r9, r2
    17dc:	2204      	movs	r2, #4
    17de:	4393      	bics	r3, r2
    17e0:	464a      	mov	r2, r9
    17e2:	4313      	orrs	r3, r2
    17e4:	4642      	mov	r2, r8
    17e6:	400a      	ands	r2, r1
    17e8:	00d2      	lsls	r2, r2, #3
    17ea:	4690      	mov	r8, r2
    17ec:	2208      	movs	r2, #8
    17ee:	4393      	bics	r3, r2
    17f0:	4642      	mov	r2, r8
    17f2:	4313      	orrs	r3, r2
    17f4:	4662      	mov	r2, ip
    17f6:	400a      	ands	r2, r1
    17f8:	0112      	lsls	r2, r2, #4
    17fa:	4694      	mov	ip, r2
    17fc:	2210      	movs	r2, #16
    17fe:	4393      	bics	r3, r2
    1800:	4662      	mov	r2, ip
    1802:	4313      	orrs	r3, r2
    1804:	4008      	ands	r0, r1
    1806:	0140      	lsls	r0, r0, #5
    1808:	2220      	movs	r2, #32
    180a:	4393      	bics	r3, r2
    180c:	4303      	orrs	r3, r0
    180e:	400f      	ands	r7, r1
    1810:	01bf      	lsls	r7, r7, #6
    1812:	2040      	movs	r0, #64	; 0x40
    1814:	4383      	bics	r3, r0
    1816:	433b      	orrs	r3, r7
    1818:	400e      	ands	r6, r1
    181a:	01f6      	lsls	r6, r6, #7
    181c:	3040      	adds	r0, #64	; 0x40
    181e:	4383      	bics	r3, r0
    1820:	4333      	orrs	r3, r6
    1822:	3879      	subs	r0, #121	; 0x79
    1824:	4005      	ands	r5, r0
    1826:	022d      	lsls	r5, r5, #8
    1828:	4809      	ldr	r0, [pc, #36]	; (1850 <system_clock_source_xosc32k_set_config+0xb0>)
    182a:	4003      	ands	r3, r0
    182c:	432b      	orrs	r3, r5
    182e:	4021      	ands	r1, r4
    1830:	0309      	lsls	r1, r1, #12
    1832:	4808      	ldr	r0, [pc, #32]	; (1854 <system_clock_source_xosc32k_set_config+0xb4>)
    1834:	4003      	ands	r3, r0
    1836:	430b      	orrs	r3, r1
    1838:	465a      	mov	r2, fp
    183a:	8293      	strh	r3, [r2, #20]
}
    183c:	bc3c      	pop	{r2, r3, r4, r5}
    183e:	4690      	mov	r8, r2
    1840:	4699      	mov	r9, r3
    1842:	46a2      	mov	sl, r4
    1844:	46ab      	mov	fp, r5
    1846:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1848:	40000800 	.word	0x40000800
    184c:	20000280 	.word	0x20000280
    1850:	fffff8ff 	.word	0xfffff8ff
    1854:	ffffefff 	.word	0xffffefff

00001858 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1858:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    185a:	7a03      	ldrb	r3, [r0, #8]
    185c:	069b      	lsls	r3, r3, #26
    185e:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1860:	8942      	ldrh	r2, [r0, #10]
    1862:	0592      	lsls	r2, r2, #22
    1864:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1866:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    1868:	4918      	ldr	r1, [pc, #96]	; (18cc <system_clock_source_dfll_set_config+0x74>)
    186a:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    186c:	7983      	ldrb	r3, [r0, #6]
    186e:	79c2      	ldrb	r2, [r0, #7]
    1870:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1872:	8842      	ldrh	r2, [r0, #2]
    1874:	8884      	ldrh	r4, [r0, #4]
    1876:	4322      	orrs	r2, r4
    1878:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    187a:	7842      	ldrb	r2, [r0, #1]
    187c:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    187e:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    1880:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1882:	7803      	ldrb	r3, [r0, #0]
    1884:	2b04      	cmp	r3, #4
    1886:	d011      	beq.n	18ac <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1888:	2b20      	cmp	r3, #32
    188a:	d10e      	bne.n	18aa <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    188c:	7b03      	ldrb	r3, [r0, #12]
    188e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    1890:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1892:	4313      	orrs	r3, r2
    1894:	89c2      	ldrh	r2, [r0, #14]
    1896:	0412      	lsls	r2, r2, #16
    1898:	490d      	ldr	r1, [pc, #52]	; (18d0 <system_clock_source_dfll_set_config+0x78>)
    189a:	400a      	ands	r2, r1
    189c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    189e:	4a0b      	ldr	r2, [pc, #44]	; (18cc <system_clock_source_dfll_set_config+0x74>)
    18a0:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    18a2:	6811      	ldr	r1, [r2, #0]
    18a4:	4b0b      	ldr	r3, [pc, #44]	; (18d4 <system_clock_source_dfll_set_config+0x7c>)
    18a6:	430b      	orrs	r3, r1
    18a8:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    18aa:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    18ac:	7b03      	ldrb	r3, [r0, #12]
    18ae:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    18b0:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    18b2:	4313      	orrs	r3, r2
    18b4:	89c2      	ldrh	r2, [r0, #14]
    18b6:	0412      	lsls	r2, r2, #16
    18b8:	4905      	ldr	r1, [pc, #20]	; (18d0 <system_clock_source_dfll_set_config+0x78>)
    18ba:	400a      	ands	r2, r1
    18bc:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    18be:	4a03      	ldr	r2, [pc, #12]	; (18cc <system_clock_source_dfll_set_config+0x74>)
    18c0:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    18c2:	6813      	ldr	r3, [r2, #0]
    18c4:	2104      	movs	r1, #4
    18c6:	430b      	orrs	r3, r1
    18c8:	6013      	str	r3, [r2, #0]
    18ca:	e7ee      	b.n	18aa <system_clock_source_dfll_set_config+0x52>
    18cc:	20000280 	.word	0x20000280
    18d0:	03ff0000 	.word	0x03ff0000
    18d4:	00000424 	.word	0x00000424

000018d8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    18d8:	2808      	cmp	r0, #8
    18da:	d803      	bhi.n	18e4 <system_clock_source_enable+0xc>
    18dc:	0080      	lsls	r0, r0, #2
    18de:	4b25      	ldr	r3, [pc, #148]	; (1974 <system_clock_source_enable+0x9c>)
    18e0:	581b      	ldr	r3, [r3, r0]
    18e2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    18e4:	2017      	movs	r0, #23
    18e6:	e044      	b.n	1972 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    18e8:	4a23      	ldr	r2, [pc, #140]	; (1978 <system_clock_source_enable+0xa0>)
    18ea:	6a13      	ldr	r3, [r2, #32]
    18ec:	2102      	movs	r1, #2
    18ee:	430b      	orrs	r3, r1
    18f0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    18f2:	2000      	movs	r0, #0
    18f4:	e03d      	b.n	1972 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    18f6:	4a20      	ldr	r2, [pc, #128]	; (1978 <system_clock_source_enable+0xa0>)
    18f8:	6993      	ldr	r3, [r2, #24]
    18fa:	2102      	movs	r1, #2
    18fc:	430b      	orrs	r3, r1
    18fe:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1900:	2000      	movs	r0, #0
		break;
    1902:	e036      	b.n	1972 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1904:	4a1c      	ldr	r2, [pc, #112]	; (1978 <system_clock_source_enable+0xa0>)
    1906:	8a13      	ldrh	r3, [r2, #16]
    1908:	2102      	movs	r1, #2
    190a:	430b      	orrs	r3, r1
    190c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    190e:	2000      	movs	r0, #0
		break;
    1910:	e02f      	b.n	1972 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1912:	4a19      	ldr	r2, [pc, #100]	; (1978 <system_clock_source_enable+0xa0>)
    1914:	8a93      	ldrh	r3, [r2, #20]
    1916:	2102      	movs	r1, #2
    1918:	430b      	orrs	r3, r1
    191a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    191c:	2000      	movs	r0, #0
		break;
    191e:	e028      	b.n	1972 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1920:	4916      	ldr	r1, [pc, #88]	; (197c <system_clock_source_enable+0xa4>)
    1922:	680b      	ldr	r3, [r1, #0]
    1924:	2202      	movs	r2, #2
    1926:	4313      	orrs	r3, r2
    1928:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    192a:	4b13      	ldr	r3, [pc, #76]	; (1978 <system_clock_source_enable+0xa0>)
    192c:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    192e:	0019      	movs	r1, r3
    1930:	320e      	adds	r2, #14
    1932:	68cb      	ldr	r3, [r1, #12]
    1934:	421a      	tst	r2, r3
    1936:	d0fc      	beq.n	1932 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1938:	4a10      	ldr	r2, [pc, #64]	; (197c <system_clock_source_enable+0xa4>)
    193a:	6891      	ldr	r1, [r2, #8]
    193c:	4b0e      	ldr	r3, [pc, #56]	; (1978 <system_clock_source_enable+0xa0>)
    193e:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1940:	6852      	ldr	r2, [r2, #4]
    1942:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    1944:	2200      	movs	r2, #0
    1946:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1948:	0019      	movs	r1, r3
    194a:	3210      	adds	r2, #16
    194c:	68cb      	ldr	r3, [r1, #12]
    194e:	421a      	tst	r2, r3
    1950:	d0fc      	beq.n	194c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1952:	4b0a      	ldr	r3, [pc, #40]	; (197c <system_clock_source_enable+0xa4>)
    1954:	681b      	ldr	r3, [r3, #0]
    1956:	b29b      	uxth	r3, r3
    1958:	4a07      	ldr	r2, [pc, #28]	; (1978 <system_clock_source_enable+0xa0>)
    195a:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    195c:	2000      	movs	r0, #0
    195e:	e008      	b.n	1972 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1960:	4905      	ldr	r1, [pc, #20]	; (1978 <system_clock_source_enable+0xa0>)
    1962:	2244      	movs	r2, #68	; 0x44
    1964:	5c8b      	ldrb	r3, [r1, r2]
    1966:	2002      	movs	r0, #2
    1968:	4303      	orrs	r3, r0
    196a:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    196c:	2000      	movs	r0, #0
		break;
    196e:	e000      	b.n	1972 <system_clock_source_enable+0x9a>
		return STATUS_OK;
    1970:	2000      	movs	r0, #0
}
    1972:	4770      	bx	lr
    1974:	00004c04 	.word	0x00004c04
    1978:	40000800 	.word	0x40000800
    197c:	20000280 	.word	0x20000280

00001980 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1980:	b5f0      	push	{r4, r5, r6, r7, lr}
    1982:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1984:	22c2      	movs	r2, #194	; 0xc2
    1986:	00d2      	lsls	r2, r2, #3
    1988:	4b47      	ldr	r3, [pc, #284]	; (1aa8 <system_clock_init+0x128>)
    198a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    198c:	4947      	ldr	r1, [pc, #284]	; (1aac <system_clock_init+0x12c>)
    198e:	684b      	ldr	r3, [r1, #4]
    1990:	221e      	movs	r2, #30
    1992:	4393      	bics	r3, r2
    1994:	3a1c      	subs	r2, #28
    1996:	4313      	orrs	r3, r2
    1998:	604b      	str	r3, [r1, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    199a:	ab01      	add	r3, sp, #4
    199c:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    199e:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    19a0:	4d43      	ldr	r5, [pc, #268]	; (1ab0 <system_clock_init+0x130>)
    19a2:	b2e0      	uxtb	r0, r4
    19a4:	a901      	add	r1, sp, #4
    19a6:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    19a8:	3401      	adds	r4, #1
    19aa:	2c25      	cmp	r4, #37	; 0x25
    19ac:	d1f9      	bne.n	19a2 <system_clock_init+0x22>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    19ae:	a80a      	add	r0, sp, #40	; 0x28
    19b0:	2300      	movs	r3, #0
    19b2:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
    19b4:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    19b6:	2280      	movs	r2, #128	; 0x80
    19b8:	0212      	lsls	r2, r2, #8
    19ba:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    19bc:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    19be:	2201      	movs	r2, #1
    19c0:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    19c2:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
    19c4:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    19c6:	3205      	adds	r2, #5
    19c8:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    19ca:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    19cc:	4b39      	ldr	r3, [pc, #228]	; (1ab4 <system_clock_init+0x134>)
    19ce:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    19d0:	2005      	movs	r0, #5
    19d2:	4b39      	ldr	r3, [pc, #228]	; (1ab8 <system_clock_init+0x138>)
    19d4:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    19d6:	4934      	ldr	r1, [pc, #208]	; (1aa8 <system_clock_init+0x128>)
    19d8:	2202      	movs	r2, #2
    19da:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    19dc:	421a      	tst	r2, r3
    19de:	d0fc      	beq.n	19da <system_clock_init+0x5a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    19e0:	4a31      	ldr	r2, [pc, #196]	; (1aa8 <system_clock_init+0x128>)
    19e2:	8a93      	ldrh	r3, [r2, #20]
    19e4:	2180      	movs	r1, #128	; 0x80
    19e6:	430b      	orrs	r3, r1
    19e8:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    19ea:	ab05      	add	r3, sp, #20
    19ec:	2100      	movs	r1, #0
    19ee:	2200      	movs	r2, #0
    19f0:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    19f2:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    19f4:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    19f6:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
    19f8:	313f      	adds	r1, #63	; 0x3f
    19fa:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    19fc:	393b      	subs	r1, #59	; 0x3b
    19fe:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    1a00:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    1a02:	4b2e      	ldr	r3, [pc, #184]	; (1abc <system_clock_init+0x13c>)
    1a04:	681b      	ldr	r3, [r3, #0]
    1a06:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1a08:	2b3f      	cmp	r3, #63	; 0x3f
    1a0a:	d04b      	beq.n	1aa4 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
    1a0c:	a805      	add	r0, sp, #20
    1a0e:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    1a10:	23b7      	movs	r3, #183	; 0xb7
    1a12:	00db      	lsls	r3, r3, #3
    1a14:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1a16:	2307      	movs	r3, #7
    1a18:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1a1a:	3338      	adds	r3, #56	; 0x38
    1a1c:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1a1e:	4b28      	ldr	r3, [pc, #160]	; (1ac0 <system_clock_init+0x140>)
    1a20:	4798      	blx	r3
	config->run_in_standby  = false;
    1a22:	a804      	add	r0, sp, #16
    1a24:	2500      	movs	r5, #0
    1a26:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    1a28:	2601      	movs	r6, #1
    1a2a:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1a2c:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1a2e:	4b25      	ldr	r3, [pc, #148]	; (1ac4 <system_clock_init+0x144>)
    1a30:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1a32:	2006      	movs	r0, #6
    1a34:	4f20      	ldr	r7, [pc, #128]	; (1ab8 <system_clock_init+0x138>)
    1a36:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1a38:	4b23      	ldr	r3, [pc, #140]	; (1ac8 <system_clock_init+0x148>)
    1a3a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1a3c:	ac01      	add	r4, sp, #4
    1a3e:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    1a40:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1a42:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1a44:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1a46:	2305      	movs	r3, #5
    1a48:	7023      	strb	r3, [r4, #0]
    1a4a:	0021      	movs	r1, r4
    1a4c:	2001      	movs	r0, #1
    1a4e:	4b1f      	ldr	r3, [pc, #124]	; (1acc <system_clock_init+0x14c>)
    1a50:	4798      	blx	r3
    1a52:	2001      	movs	r0, #1
    1a54:	4b1e      	ldr	r3, [pc, #120]	; (1ad0 <system_clock_init+0x150>)
    1a56:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1a58:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1a5a:	0021      	movs	r1, r4
    1a5c:	2000      	movs	r0, #0
    1a5e:	4b14      	ldr	r3, [pc, #80]	; (1ab0 <system_clock_init+0x130>)
    1a60:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    1a62:	2000      	movs	r0, #0
    1a64:	4b1b      	ldr	r3, [pc, #108]	; (1ad4 <system_clock_init+0x154>)
    1a66:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1a68:	2007      	movs	r0, #7
    1a6a:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1a6c:	490e      	ldr	r1, [pc, #56]	; (1aa8 <system_clock_init+0x128>)
    1a6e:	22d0      	movs	r2, #208	; 0xd0
    1a70:	68cb      	ldr	r3, [r1, #12]
    1a72:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1a74:	2bd0      	cmp	r3, #208	; 0xd0
    1a76:	d1fb      	bne.n	1a70 <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    1a78:	4a17      	ldr	r2, [pc, #92]	; (1ad8 <system_clock_init+0x158>)
    1a7a:	2300      	movs	r3, #0
    1a7c:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1a7e:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1a80:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1a82:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    1a84:	a901      	add	r1, sp, #4
    1a86:	2201      	movs	r2, #1
    1a88:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    1a8a:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    1a8c:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1a8e:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1a90:	3307      	adds	r3, #7
    1a92:	700b      	strb	r3, [r1, #0]
    1a94:	2000      	movs	r0, #0
    1a96:	4b0d      	ldr	r3, [pc, #52]	; (1acc <system_clock_init+0x14c>)
    1a98:	4798      	blx	r3
    1a9a:	2000      	movs	r0, #0
    1a9c:	4b0c      	ldr	r3, [pc, #48]	; (1ad0 <system_clock_init+0x150>)
    1a9e:	4798      	blx	r3
#endif
}
    1aa0:	b00f      	add	sp, #60	; 0x3c
    1aa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    1aa4:	3b20      	subs	r3, #32
    1aa6:	e7b1      	b.n	1a0c <system_clock_init+0x8c>
    1aa8:	40000800 	.word	0x40000800
    1aac:	41004000 	.word	0x41004000
    1ab0:	00001d15 	.word	0x00001d15
    1ab4:	000017a1 	.word	0x000017a1
    1ab8:	000018d9 	.word	0x000018d9
    1abc:	00806024 	.word	0x00806024
    1ac0:	00001859 	.word	0x00001859
    1ac4:	00001765 	.word	0x00001765
    1ac8:	00001add 	.word	0x00001add
    1acc:	00001b01 	.word	0x00001b01
    1ad0:	00001bb9 	.word	0x00001bb9
    1ad4:	00001c89 	.word	0x00001c89
    1ad8:	40000400 	.word	0x40000400

00001adc <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1adc:	4a06      	ldr	r2, [pc, #24]	; (1af8 <system_gclk_init+0x1c>)
    1ade:	6993      	ldr	r3, [r2, #24]
    1ae0:	2108      	movs	r1, #8
    1ae2:	430b      	orrs	r3, r1
    1ae4:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1ae6:	2201      	movs	r2, #1
    1ae8:	4b04      	ldr	r3, [pc, #16]	; (1afc <system_gclk_init+0x20>)
    1aea:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1aec:	0019      	movs	r1, r3
    1aee:	780b      	ldrb	r3, [r1, #0]
    1af0:	4213      	tst	r3, r2
    1af2:	d1fc      	bne.n	1aee <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1af4:	4770      	bx	lr
    1af6:	46c0      	nop			; (mov r8, r8)
    1af8:	40000400 	.word	0x40000400
    1afc:	40000c00 	.word	0x40000c00

00001b00 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1b00:	b570      	push	{r4, r5, r6, lr}
    1b02:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1b04:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1b06:	780d      	ldrb	r5, [r1, #0]
    1b08:	022d      	lsls	r5, r5, #8
    1b0a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1b0c:	784b      	ldrb	r3, [r1, #1]
    1b0e:	2b00      	cmp	r3, #0
    1b10:	d002      	beq.n	1b18 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1b12:	2380      	movs	r3, #128	; 0x80
    1b14:	02db      	lsls	r3, r3, #11
    1b16:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1b18:	7a4b      	ldrb	r3, [r1, #9]
    1b1a:	2b00      	cmp	r3, #0
    1b1c:	d002      	beq.n	1b24 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1b1e:	2380      	movs	r3, #128	; 0x80
    1b20:	031b      	lsls	r3, r3, #12
    1b22:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1b24:	6848      	ldr	r0, [r1, #4]
    1b26:	2801      	cmp	r0, #1
    1b28:	d910      	bls.n	1b4c <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1b2a:	1e43      	subs	r3, r0, #1
    1b2c:	4218      	tst	r0, r3
    1b2e:	d134      	bne.n	1b9a <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1b30:	2802      	cmp	r0, #2
    1b32:	d930      	bls.n	1b96 <system_gclk_gen_set_config+0x96>
    1b34:	2302      	movs	r3, #2
    1b36:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1b38:	3201      	adds	r2, #1
						mask <<= 1) {
    1b3a:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1b3c:	4298      	cmp	r0, r3
    1b3e:	d8fb      	bhi.n	1b38 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1b40:	0212      	lsls	r2, r2, #8
    1b42:	4332      	orrs	r2, r6
    1b44:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1b46:	2380      	movs	r3, #128	; 0x80
    1b48:	035b      	lsls	r3, r3, #13
    1b4a:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1b4c:	7a0b      	ldrb	r3, [r1, #8]
    1b4e:	2b00      	cmp	r3, #0
    1b50:	d002      	beq.n	1b58 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1b52:	2380      	movs	r3, #128	; 0x80
    1b54:	039b      	lsls	r3, r3, #14
    1b56:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b58:	4a13      	ldr	r2, [pc, #76]	; (1ba8 <system_gclk_gen_set_config+0xa8>)
    1b5a:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1b5c:	b25b      	sxtb	r3, r3
    1b5e:	2b00      	cmp	r3, #0
    1b60:	dbfb      	blt.n	1b5a <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    1b62:	4b12      	ldr	r3, [pc, #72]	; (1bac <system_gclk_gen_set_config+0xac>)
    1b64:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1b66:	4b12      	ldr	r3, [pc, #72]	; (1bb0 <system_gclk_gen_set_config+0xb0>)
    1b68:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b6a:	4a0f      	ldr	r2, [pc, #60]	; (1ba8 <system_gclk_gen_set_config+0xa8>)
    1b6c:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1b6e:	b25b      	sxtb	r3, r3
    1b70:	2b00      	cmp	r3, #0
    1b72:	dbfb      	blt.n	1b6c <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1b74:	4b0c      	ldr	r3, [pc, #48]	; (1ba8 <system_gclk_gen_set_config+0xa8>)
    1b76:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1b78:	001a      	movs	r2, r3
    1b7a:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1b7c:	b25b      	sxtb	r3, r3
    1b7e:	2b00      	cmp	r3, #0
    1b80:	dbfb      	blt.n	1b7a <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1b82:	4a09      	ldr	r2, [pc, #36]	; (1ba8 <system_gclk_gen_set_config+0xa8>)
    1b84:	6853      	ldr	r3, [r2, #4]
    1b86:	2180      	movs	r1, #128	; 0x80
    1b88:	0249      	lsls	r1, r1, #9
    1b8a:	400b      	ands	r3, r1
    1b8c:	431d      	orrs	r5, r3
    1b8e:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    1b90:	4b08      	ldr	r3, [pc, #32]	; (1bb4 <system_gclk_gen_set_config+0xb4>)
    1b92:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1b94:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1b96:	2200      	movs	r2, #0
    1b98:	e7d2      	b.n	1b40 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1b9a:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1b9c:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1b9e:	2380      	movs	r3, #128	; 0x80
    1ba0:	029b      	lsls	r3, r3, #10
    1ba2:	431d      	orrs	r5, r3
    1ba4:	e7d2      	b.n	1b4c <system_gclk_gen_set_config+0x4c>
    1ba6:	46c0      	nop			; (mov r8, r8)
    1ba8:	40000c00 	.word	0x40000c00
    1bac:	000006a9 	.word	0x000006a9
    1bb0:	40000c08 	.word	0x40000c08
    1bb4:	000006e9 	.word	0x000006e9

00001bb8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1bb8:	b510      	push	{r4, lr}
    1bba:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bbc:	4a0b      	ldr	r2, [pc, #44]	; (1bec <system_gclk_gen_enable+0x34>)
    1bbe:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1bc0:	b25b      	sxtb	r3, r3
    1bc2:	2b00      	cmp	r3, #0
    1bc4:	dbfb      	blt.n	1bbe <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    1bc6:	4b0a      	ldr	r3, [pc, #40]	; (1bf0 <system_gclk_gen_enable+0x38>)
    1bc8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1bca:	4b0a      	ldr	r3, [pc, #40]	; (1bf4 <system_gclk_gen_enable+0x3c>)
    1bcc:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bce:	4a07      	ldr	r2, [pc, #28]	; (1bec <system_gclk_gen_enable+0x34>)
    1bd0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1bd2:	b25b      	sxtb	r3, r3
    1bd4:	2b00      	cmp	r3, #0
    1bd6:	dbfb      	blt.n	1bd0 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1bd8:	4a04      	ldr	r2, [pc, #16]	; (1bec <system_gclk_gen_enable+0x34>)
    1bda:	6851      	ldr	r1, [r2, #4]
    1bdc:	2380      	movs	r3, #128	; 0x80
    1bde:	025b      	lsls	r3, r3, #9
    1be0:	430b      	orrs	r3, r1
    1be2:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    1be4:	4b04      	ldr	r3, [pc, #16]	; (1bf8 <system_gclk_gen_enable+0x40>)
    1be6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1be8:	bd10      	pop	{r4, pc}
    1bea:	46c0      	nop			; (mov r8, r8)
    1bec:	40000c00 	.word	0x40000c00
    1bf0:	000006a9 	.word	0x000006a9
    1bf4:	40000c04 	.word	0x40000c04
    1bf8:	000006e9 	.word	0x000006e9

00001bfc <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1bfc:	b570      	push	{r4, r5, r6, lr}
    1bfe:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c00:	4a1a      	ldr	r2, [pc, #104]	; (1c6c <system_gclk_gen_get_hz+0x70>)
    1c02:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c04:	b25b      	sxtb	r3, r3
    1c06:	2b00      	cmp	r3, #0
    1c08:	dbfb      	blt.n	1c02 <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    1c0a:	4b19      	ldr	r3, [pc, #100]	; (1c70 <system_gclk_gen_get_hz+0x74>)
    1c0c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c0e:	4b19      	ldr	r3, [pc, #100]	; (1c74 <system_gclk_gen_get_hz+0x78>)
    1c10:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c12:	4a16      	ldr	r2, [pc, #88]	; (1c6c <system_gclk_gen_get_hz+0x70>)
    1c14:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c16:	b25b      	sxtb	r3, r3
    1c18:	2b00      	cmp	r3, #0
    1c1a:	dbfb      	blt.n	1c14 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1c1c:	4e13      	ldr	r6, [pc, #76]	; (1c6c <system_gclk_gen_get_hz+0x70>)
    1c1e:	6870      	ldr	r0, [r6, #4]
    1c20:	04c0      	lsls	r0, r0, #19
    1c22:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1c24:	4b14      	ldr	r3, [pc, #80]	; (1c78 <system_gclk_gen_get_hz+0x7c>)
    1c26:	4798      	blx	r3
    1c28:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c2a:	4b12      	ldr	r3, [pc, #72]	; (1c74 <system_gclk_gen_get_hz+0x78>)
    1c2c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1c2e:	6876      	ldr	r6, [r6, #4]
    1c30:	02f6      	lsls	r6, r6, #11
    1c32:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1c34:	4b11      	ldr	r3, [pc, #68]	; (1c7c <system_gclk_gen_get_hz+0x80>)
    1c36:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c38:	4a0c      	ldr	r2, [pc, #48]	; (1c6c <system_gclk_gen_get_hz+0x70>)
    1c3a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1c3c:	b25b      	sxtb	r3, r3
    1c3e:	2b00      	cmp	r3, #0
    1c40:	dbfb      	blt.n	1c3a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1c42:	4b0a      	ldr	r3, [pc, #40]	; (1c6c <system_gclk_gen_get_hz+0x70>)
    1c44:	689c      	ldr	r4, [r3, #8]
    1c46:	0224      	lsls	r4, r4, #8
    1c48:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1c4a:	4b0d      	ldr	r3, [pc, #52]	; (1c80 <system_gclk_gen_get_hz+0x84>)
    1c4c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1c4e:	2e00      	cmp	r6, #0
    1c50:	d107      	bne.n	1c62 <system_gclk_gen_get_hz+0x66>
    1c52:	2c01      	cmp	r4, #1
    1c54:	d907      	bls.n	1c66 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1c56:	0021      	movs	r1, r4
    1c58:	0028      	movs	r0, r5
    1c5a:	4b0a      	ldr	r3, [pc, #40]	; (1c84 <system_gclk_gen_get_hz+0x88>)
    1c5c:	4798      	blx	r3
    1c5e:	0005      	movs	r5, r0
    1c60:	e001      	b.n	1c66 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1c62:	3401      	adds	r4, #1
    1c64:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1c66:	0028      	movs	r0, r5
    1c68:	bd70      	pop	{r4, r5, r6, pc}
    1c6a:	46c0      	nop			; (mov r8, r8)
    1c6c:	40000c00 	.word	0x40000c00
    1c70:	000006a9 	.word	0x000006a9
    1c74:	40000c04 	.word	0x40000c04
    1c78:	000016d1 	.word	0x000016d1
    1c7c:	40000c08 	.word	0x40000c08
    1c80:	000006e9 	.word	0x000006e9
    1c84:	00003179 	.word	0x00003179

00001c88 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1c88:	b510      	push	{r4, lr}
    1c8a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1c8c:	4b06      	ldr	r3, [pc, #24]	; (1ca8 <system_gclk_chan_enable+0x20>)
    1c8e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1c90:	4b06      	ldr	r3, [pc, #24]	; (1cac <system_gclk_chan_enable+0x24>)
    1c92:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1c94:	4a06      	ldr	r2, [pc, #24]	; (1cb0 <system_gclk_chan_enable+0x28>)
    1c96:	8853      	ldrh	r3, [r2, #2]
    1c98:	2180      	movs	r1, #128	; 0x80
    1c9a:	01c9      	lsls	r1, r1, #7
    1c9c:	430b      	orrs	r3, r1
    1c9e:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1ca0:	4b04      	ldr	r3, [pc, #16]	; (1cb4 <system_gclk_chan_enable+0x2c>)
    1ca2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1ca4:	bd10      	pop	{r4, pc}
    1ca6:	46c0      	nop			; (mov r8, r8)
    1ca8:	000006a9 	.word	0x000006a9
    1cac:	40000c02 	.word	0x40000c02
    1cb0:	40000c00 	.word	0x40000c00
    1cb4:	000006e9 	.word	0x000006e9

00001cb8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1cb8:	b510      	push	{r4, lr}
    1cba:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1cbc:	4b0f      	ldr	r3, [pc, #60]	; (1cfc <system_gclk_chan_disable+0x44>)
    1cbe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1cc0:	4b0f      	ldr	r3, [pc, #60]	; (1d00 <system_gclk_chan_disable+0x48>)
    1cc2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1cc4:	4a0f      	ldr	r2, [pc, #60]	; (1d04 <system_gclk_chan_disable+0x4c>)
    1cc6:	8853      	ldrh	r3, [r2, #2]
    1cc8:	051b      	lsls	r3, r3, #20
    1cca:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1ccc:	8853      	ldrh	r3, [r2, #2]
    1cce:	490e      	ldr	r1, [pc, #56]	; (1d08 <system_gclk_chan_disable+0x50>)
    1cd0:	400b      	ands	r3, r1
    1cd2:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1cd4:	8853      	ldrh	r3, [r2, #2]
    1cd6:	490d      	ldr	r1, [pc, #52]	; (1d0c <system_gclk_chan_disable+0x54>)
    1cd8:	400b      	ands	r3, r1
    1cda:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1cdc:	0011      	movs	r1, r2
    1cde:	2280      	movs	r2, #128	; 0x80
    1ce0:	01d2      	lsls	r2, r2, #7
    1ce2:	884b      	ldrh	r3, [r1, #2]
    1ce4:	4213      	tst	r3, r2
    1ce6:	d1fc      	bne.n	1ce2 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1ce8:	4906      	ldr	r1, [pc, #24]	; (1d04 <system_gclk_chan_disable+0x4c>)
    1cea:	884a      	ldrh	r2, [r1, #2]
    1cec:	0203      	lsls	r3, r0, #8
    1cee:	4806      	ldr	r0, [pc, #24]	; (1d08 <system_gclk_chan_disable+0x50>)
    1cf0:	4002      	ands	r2, r0
    1cf2:	4313      	orrs	r3, r2
    1cf4:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    1cf6:	4b06      	ldr	r3, [pc, #24]	; (1d10 <system_gclk_chan_disable+0x58>)
    1cf8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1cfa:	bd10      	pop	{r4, pc}
    1cfc:	000006a9 	.word	0x000006a9
    1d00:	40000c02 	.word	0x40000c02
    1d04:	40000c00 	.word	0x40000c00
    1d08:	fffff0ff 	.word	0xfffff0ff
    1d0c:	ffffbfff 	.word	0xffffbfff
    1d10:	000006e9 	.word	0x000006e9

00001d14 <system_gclk_chan_set_config>:
{
    1d14:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1d16:	780c      	ldrb	r4, [r1, #0]
    1d18:	0224      	lsls	r4, r4, #8
    1d1a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    1d1c:	4b02      	ldr	r3, [pc, #8]	; (1d28 <system_gclk_chan_set_config+0x14>)
    1d1e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1d20:	b2a4      	uxth	r4, r4
    1d22:	4b02      	ldr	r3, [pc, #8]	; (1d2c <system_gclk_chan_set_config+0x18>)
    1d24:	805c      	strh	r4, [r3, #2]
}
    1d26:	bd10      	pop	{r4, pc}
    1d28:	00001cb9 	.word	0x00001cb9
    1d2c:	40000c00 	.word	0x40000c00

00001d30 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1d30:	b510      	push	{r4, lr}
    1d32:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1d34:	4b06      	ldr	r3, [pc, #24]	; (1d50 <system_gclk_chan_get_hz+0x20>)
    1d36:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1d38:	4b06      	ldr	r3, [pc, #24]	; (1d54 <system_gclk_chan_get_hz+0x24>)
    1d3a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1d3c:	4b06      	ldr	r3, [pc, #24]	; (1d58 <system_gclk_chan_get_hz+0x28>)
    1d3e:	885c      	ldrh	r4, [r3, #2]
    1d40:	0524      	lsls	r4, r4, #20
    1d42:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1d44:	4b05      	ldr	r3, [pc, #20]	; (1d5c <system_gclk_chan_get_hz+0x2c>)
    1d46:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1d48:	0020      	movs	r0, r4
    1d4a:	4b05      	ldr	r3, [pc, #20]	; (1d60 <system_gclk_chan_get_hz+0x30>)
    1d4c:	4798      	blx	r3
}
    1d4e:	bd10      	pop	{r4, pc}
    1d50:	000006a9 	.word	0x000006a9
    1d54:	40000c02 	.word	0x40000c02
    1d58:	40000c00 	.word	0x40000c00
    1d5c:	000006e9 	.word	0x000006e9
    1d60:	00001bfd 	.word	0x00001bfd

00001d64 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1d64:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1d66:	78d3      	ldrb	r3, [r2, #3]
    1d68:	2b00      	cmp	r3, #0
    1d6a:	d135      	bne.n	1dd8 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1d6c:	7813      	ldrb	r3, [r2, #0]
    1d6e:	2b80      	cmp	r3, #128	; 0x80
    1d70:	d029      	beq.n	1dc6 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1d72:	061b      	lsls	r3, r3, #24
    1d74:	2480      	movs	r4, #128	; 0x80
    1d76:	0264      	lsls	r4, r4, #9
    1d78:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1d7a:	7854      	ldrb	r4, [r2, #1]
    1d7c:	2502      	movs	r5, #2
    1d7e:	43ac      	bics	r4, r5
    1d80:	d106      	bne.n	1d90 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1d82:	7894      	ldrb	r4, [r2, #2]
    1d84:	2c00      	cmp	r4, #0
    1d86:	d120      	bne.n	1dca <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1d88:	2480      	movs	r4, #128	; 0x80
    1d8a:	02a4      	lsls	r4, r4, #10
    1d8c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1d8e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1d90:	7854      	ldrb	r4, [r2, #1]
    1d92:	3c01      	subs	r4, #1
    1d94:	2c01      	cmp	r4, #1
    1d96:	d91c      	bls.n	1dd2 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1d98:	040d      	lsls	r5, r1, #16
    1d9a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1d9c:	24a0      	movs	r4, #160	; 0xa0
    1d9e:	05e4      	lsls	r4, r4, #23
    1da0:	432c      	orrs	r4, r5
    1da2:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1da4:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1da6:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1da8:	24d0      	movs	r4, #208	; 0xd0
    1daa:	0624      	lsls	r4, r4, #24
    1dac:	432c      	orrs	r4, r5
    1dae:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1db0:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1db2:	78d4      	ldrb	r4, [r2, #3]
    1db4:	2c00      	cmp	r4, #0
    1db6:	d122      	bne.n	1dfe <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1db8:	035b      	lsls	r3, r3, #13
    1dba:	d51c      	bpl.n	1df6 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1dbc:	7893      	ldrb	r3, [r2, #2]
    1dbe:	2b01      	cmp	r3, #1
    1dc0:	d01e      	beq.n	1e00 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    1dc2:	6141      	str	r1, [r0, #20]
    1dc4:	e017      	b.n	1df6 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    1dc6:	2300      	movs	r3, #0
    1dc8:	e7d7      	b.n	1d7a <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1dca:	24c0      	movs	r4, #192	; 0xc0
    1dcc:	02e4      	lsls	r4, r4, #11
    1dce:	4323      	orrs	r3, r4
    1dd0:	e7dd      	b.n	1d8e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1dd2:	4c0d      	ldr	r4, [pc, #52]	; (1e08 <_system_pinmux_config+0xa4>)
    1dd4:	4023      	ands	r3, r4
    1dd6:	e7df      	b.n	1d98 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    1dd8:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1dda:	040c      	lsls	r4, r1, #16
    1ddc:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1dde:	23a0      	movs	r3, #160	; 0xa0
    1de0:	05db      	lsls	r3, r3, #23
    1de2:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1de4:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1de6:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1de8:	23d0      	movs	r3, #208	; 0xd0
    1dea:	061b      	lsls	r3, r3, #24
    1dec:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1dee:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    1df0:	78d3      	ldrb	r3, [r2, #3]
    1df2:	2b00      	cmp	r3, #0
    1df4:	d103      	bne.n	1dfe <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1df6:	7853      	ldrb	r3, [r2, #1]
    1df8:	3b01      	subs	r3, #1
    1dfa:	2b01      	cmp	r3, #1
    1dfc:	d902      	bls.n	1e04 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    1dfe:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    1e00:	6181      	str	r1, [r0, #24]
    1e02:	e7f8      	b.n	1df6 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    1e04:	6081      	str	r1, [r0, #8]
}
    1e06:	e7fa      	b.n	1dfe <_system_pinmux_config+0x9a>
    1e08:	fffbffff 	.word	0xfffbffff

00001e0c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1e0c:	b510      	push	{r4, lr}
    1e0e:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1e10:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1e12:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1e14:	2900      	cmp	r1, #0
    1e16:	d104      	bne.n	1e22 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1e18:	0943      	lsrs	r3, r0, #5
    1e1a:	01db      	lsls	r3, r3, #7
    1e1c:	4905      	ldr	r1, [pc, #20]	; (1e34 <system_pinmux_pin_set_config+0x28>)
    1e1e:	468c      	mov	ip, r1
    1e20:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1e22:	241f      	movs	r4, #31
    1e24:	4020      	ands	r0, r4
    1e26:	2101      	movs	r1, #1
    1e28:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1e2a:	0018      	movs	r0, r3
    1e2c:	4b02      	ldr	r3, [pc, #8]	; (1e38 <system_pinmux_pin_set_config+0x2c>)
    1e2e:	4798      	blx	r3
}
    1e30:	bd10      	pop	{r4, pc}
    1e32:	46c0      	nop			; (mov r8, r8)
    1e34:	41004400 	.word	0x41004400
    1e38:	00001d65 	.word	0x00001d65

00001e3c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1e3c:	4770      	bx	lr
	...

00001e40 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1e40:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1e42:	4b05      	ldr	r3, [pc, #20]	; (1e58 <system_init+0x18>)
    1e44:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1e46:	4b05      	ldr	r3, [pc, #20]	; (1e5c <system_init+0x1c>)
    1e48:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1e4a:	4b05      	ldr	r3, [pc, #20]	; (1e60 <system_init+0x20>)
    1e4c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1e4e:	4b05      	ldr	r3, [pc, #20]	; (1e64 <system_init+0x24>)
    1e50:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1e52:	4b05      	ldr	r3, [pc, #20]	; (1e68 <system_init+0x28>)
    1e54:	4798      	blx	r3
}
    1e56:	bd10      	pop	{r4, pc}
    1e58:	00001981 	.word	0x00001981
    1e5c:	00000719 	.word	0x00000719
    1e60:	00001e3d 	.word	0x00001e3d
    1e64:	00001e3d 	.word	0x00001e3d
    1e68:	00001e3d 	.word	0x00001e3d

00001e6c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1e6c:	e7fe      	b.n	1e6c <Dummy_Handler>
	...

00001e70 <Reset_Handler>:
{
    1e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    1e72:	4a2a      	ldr	r2, [pc, #168]	; (1f1c <Reset_Handler+0xac>)
    1e74:	4b2a      	ldr	r3, [pc, #168]	; (1f20 <Reset_Handler+0xb0>)
    1e76:	429a      	cmp	r2, r3
    1e78:	d011      	beq.n	1e9e <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1e7a:	001a      	movs	r2, r3
    1e7c:	4b29      	ldr	r3, [pc, #164]	; (1f24 <Reset_Handler+0xb4>)
    1e7e:	429a      	cmp	r2, r3
    1e80:	d20d      	bcs.n	1e9e <Reset_Handler+0x2e>
    1e82:	4a29      	ldr	r2, [pc, #164]	; (1f28 <Reset_Handler+0xb8>)
    1e84:	3303      	adds	r3, #3
    1e86:	1a9b      	subs	r3, r3, r2
    1e88:	089b      	lsrs	r3, r3, #2
    1e8a:	3301      	adds	r3, #1
    1e8c:	009b      	lsls	r3, r3, #2
    1e8e:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1e90:	4823      	ldr	r0, [pc, #140]	; (1f20 <Reset_Handler+0xb0>)
    1e92:	4922      	ldr	r1, [pc, #136]	; (1f1c <Reset_Handler+0xac>)
    1e94:	588c      	ldr	r4, [r1, r2]
    1e96:	5084      	str	r4, [r0, r2]
    1e98:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1e9a:	429a      	cmp	r2, r3
    1e9c:	d1fa      	bne.n	1e94 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    1e9e:	4a23      	ldr	r2, [pc, #140]	; (1f2c <Reset_Handler+0xbc>)
    1ea0:	4b23      	ldr	r3, [pc, #140]	; (1f30 <Reset_Handler+0xc0>)
    1ea2:	429a      	cmp	r2, r3
    1ea4:	d20a      	bcs.n	1ebc <Reset_Handler+0x4c>
    1ea6:	43d3      	mvns	r3, r2
    1ea8:	4921      	ldr	r1, [pc, #132]	; (1f30 <Reset_Handler+0xc0>)
    1eaa:	185b      	adds	r3, r3, r1
    1eac:	2103      	movs	r1, #3
    1eae:	438b      	bics	r3, r1
    1eb0:	3304      	adds	r3, #4
    1eb2:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1eb4:	2100      	movs	r1, #0
    1eb6:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1eb8:	4293      	cmp	r3, r2
    1eba:	d1fc      	bne.n	1eb6 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1ebc:	4a1d      	ldr	r2, [pc, #116]	; (1f34 <Reset_Handler+0xc4>)
    1ebe:	21ff      	movs	r1, #255	; 0xff
    1ec0:	4b1d      	ldr	r3, [pc, #116]	; (1f38 <Reset_Handler+0xc8>)
    1ec2:	438b      	bics	r3, r1
    1ec4:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1ec6:	39fd      	subs	r1, #253	; 0xfd
    1ec8:	2390      	movs	r3, #144	; 0x90
    1eca:	005b      	lsls	r3, r3, #1
    1ecc:	4a1b      	ldr	r2, [pc, #108]	; (1f3c <Reset_Handler+0xcc>)
    1ece:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1ed0:	4a1b      	ldr	r2, [pc, #108]	; (1f40 <Reset_Handler+0xd0>)
    1ed2:	78d3      	ldrb	r3, [r2, #3]
    1ed4:	2503      	movs	r5, #3
    1ed6:	43ab      	bics	r3, r5
    1ed8:	2402      	movs	r4, #2
    1eda:	4323      	orrs	r3, r4
    1edc:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1ede:	78d3      	ldrb	r3, [r2, #3]
    1ee0:	270c      	movs	r7, #12
    1ee2:	43bb      	bics	r3, r7
    1ee4:	2608      	movs	r6, #8
    1ee6:	4333      	orrs	r3, r6
    1ee8:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1eea:	4b16      	ldr	r3, [pc, #88]	; (1f44 <Reset_Handler+0xd4>)
    1eec:	7b98      	ldrb	r0, [r3, #14]
    1eee:	2230      	movs	r2, #48	; 0x30
    1ef0:	4390      	bics	r0, r2
    1ef2:	2220      	movs	r2, #32
    1ef4:	4310      	orrs	r0, r2
    1ef6:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1ef8:	7b99      	ldrb	r1, [r3, #14]
    1efa:	43b9      	bics	r1, r7
    1efc:	4331      	orrs	r1, r6
    1efe:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1f00:	7b9a      	ldrb	r2, [r3, #14]
    1f02:	43aa      	bics	r2, r5
    1f04:	4322      	orrs	r2, r4
    1f06:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1f08:	4a0f      	ldr	r2, [pc, #60]	; (1f48 <Reset_Handler+0xd8>)
    1f0a:	6853      	ldr	r3, [r2, #4]
    1f0c:	2180      	movs	r1, #128	; 0x80
    1f0e:	430b      	orrs	r3, r1
    1f10:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1f12:	4b0e      	ldr	r3, [pc, #56]	; (1f4c <Reset_Handler+0xdc>)
    1f14:	4798      	blx	r3
        main();
    1f16:	4b0e      	ldr	r3, [pc, #56]	; (1f50 <Reset_Handler+0xe0>)
    1f18:	4798      	blx	r3
    1f1a:	e7fe      	b.n	1f1a <Reset_Handler+0xaa>
    1f1c:	0000681c 	.word	0x0000681c
    1f20:	20000000 	.word	0x20000000
    1f24:	200001c0 	.word	0x200001c0
    1f28:	20000004 	.word	0x20000004
    1f2c:	200001c0 	.word	0x200001c0
    1f30:	20000b20 	.word	0x20000b20
    1f34:	e000ed00 	.word	0xe000ed00
    1f38:	00000000 	.word	0x00000000
    1f3c:	41007000 	.word	0x41007000
    1f40:	41005000 	.word	0x41005000
    1f44:	41004800 	.word	0x41004800
    1f48:	41004000 	.word	0x41004000
    1f4c:	000034b9 	.word	0x000034b9
    1f50:	000030c5 	.word	0x000030c5

00001f54 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    1f54:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f56:	46c6      	mov	lr, r8
    1f58:	b500      	push	{lr}
    1f5a:	000c      	movs	r4, r1
    1f5c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    1f5e:	2800      	cmp	r0, #0
    1f60:	d10f      	bne.n	1f82 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    1f62:	2a00      	cmp	r2, #0
    1f64:	dd11      	ble.n	1f8a <_read+0x36>
    1f66:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1f68:	4e09      	ldr	r6, [pc, #36]	; (1f90 <_read+0x3c>)
    1f6a:	4d0a      	ldr	r5, [pc, #40]	; (1f94 <_read+0x40>)
    1f6c:	6830      	ldr	r0, [r6, #0]
    1f6e:	0021      	movs	r1, r4
    1f70:	682b      	ldr	r3, [r5, #0]
    1f72:	4798      	blx	r3
		ptr++;
    1f74:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    1f76:	42bc      	cmp	r4, r7
    1f78:	d1f8      	bne.n	1f6c <_read+0x18>
		nChars++;
	}
	return nChars;
}
    1f7a:	4640      	mov	r0, r8
    1f7c:	bc04      	pop	{r2}
    1f7e:	4690      	mov	r8, r2
    1f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    1f82:	2301      	movs	r3, #1
    1f84:	425b      	negs	r3, r3
    1f86:	4698      	mov	r8, r3
    1f88:	e7f7      	b.n	1f7a <_read+0x26>
	for (; len > 0; --len) {
    1f8a:	4680      	mov	r8, r0
    1f8c:	e7f5      	b.n	1f7a <_read+0x26>
    1f8e:	46c0      	nop			; (mov r8, r8)
    1f90:	200002d8 	.word	0x200002d8
    1f94:	200002d0 	.word	0x200002d0

00001f98 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    1f98:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f9a:	46c6      	mov	lr, r8
    1f9c:	b500      	push	{lr}
    1f9e:	000e      	movs	r6, r1
    1fa0:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    1fa2:	3801      	subs	r0, #1
    1fa4:	2802      	cmp	r0, #2
    1fa6:	d810      	bhi.n	1fca <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    1fa8:	2a00      	cmp	r2, #0
    1faa:	d011      	beq.n	1fd0 <_write+0x38>
    1fac:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    1fae:	4b0c      	ldr	r3, [pc, #48]	; (1fe0 <_write+0x48>)
    1fb0:	4698      	mov	r8, r3
    1fb2:	4f0c      	ldr	r7, [pc, #48]	; (1fe4 <_write+0x4c>)
    1fb4:	4643      	mov	r3, r8
    1fb6:	6818      	ldr	r0, [r3, #0]
    1fb8:	5d31      	ldrb	r1, [r6, r4]
    1fba:	683b      	ldr	r3, [r7, #0]
    1fbc:	4798      	blx	r3
    1fbe:	2800      	cmp	r0, #0
    1fc0:	db08      	blt.n	1fd4 <_write+0x3c>
			return -1;
		}
		++nChars;
    1fc2:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    1fc4:	42a5      	cmp	r5, r4
    1fc6:	d1f5      	bne.n	1fb4 <_write+0x1c>
    1fc8:	e006      	b.n	1fd8 <_write+0x40>
		return -1;
    1fca:	2401      	movs	r4, #1
    1fcc:	4264      	negs	r4, r4
    1fce:	e003      	b.n	1fd8 <_write+0x40>
	for (; len != 0; --len) {
    1fd0:	0014      	movs	r4, r2
    1fd2:	e001      	b.n	1fd8 <_write+0x40>
			return -1;
    1fd4:	2401      	movs	r4, #1
    1fd6:	4264      	negs	r4, r4
	}
	return nChars;
}
    1fd8:	0020      	movs	r0, r4
    1fda:	bc04      	pop	{r2}
    1fdc:	4690      	mov	r8, r2
    1fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1fe0:	200002d8 	.word	0x200002d8
    1fe4:	200002d4 	.word	0x200002d4

00001fe8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1fe8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1fea:	4a06      	ldr	r2, [pc, #24]	; (2004 <STACK_SIZE+0x4>)
    1fec:	6812      	ldr	r2, [r2, #0]
    1fee:	2a00      	cmp	r2, #0
    1ff0:	d004      	beq.n	1ffc <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1ff2:	4a04      	ldr	r2, [pc, #16]	; (2004 <STACK_SIZE+0x4>)
    1ff4:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1ff6:	18c3      	adds	r3, r0, r3
    1ff8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1ffa:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1ffc:	4902      	ldr	r1, [pc, #8]	; (2008 <STACK_SIZE+0x8>)
    1ffe:	4a01      	ldr	r2, [pc, #4]	; (2004 <STACK_SIZE+0x4>)
    2000:	6011      	str	r1, [r2, #0]
    2002:	e7f6      	b.n	1ff2 <_sbrk+0xa>
    2004:	20000298 	.word	0x20000298
    2008:	20002b20 	.word	0x20002b20

0000200c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    200c:	2001      	movs	r0, #1
    200e:	4240      	negs	r0, r0
    2010:	4770      	bx	lr

00002012 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2012:	2380      	movs	r3, #128	; 0x80
    2014:	019b      	lsls	r3, r3, #6
    2016:	604b      	str	r3, [r1, #4]

	return 0;
}
    2018:	2000      	movs	r0, #0
    201a:	4770      	bx	lr

0000201c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    201c:	2001      	movs	r0, #1
    201e:	4770      	bx	lr

00002020 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2020:	2000      	movs	r0, #0
    2022:	4770      	bx	lr

00002024 <drawChar>:
uint16_t xCharPos = 0;
uint16_t yCharPos = 0;


void drawChar(uint8_t character)
{
    2024:	b5f0      	push	{r4, r5, r6, r7, lr}
    2026:	46d6      	mov	lr, sl
    2028:	464f      	mov	r7, r9
    202a:	4646      	mov	r6, r8
    202c:	b5c0      	push	{r6, r7, lr}
    202e:	0004      	movs	r4, r0
	uint16_t x = xCharPos;
    2030:	4b2a      	ldr	r3, [pc, #168]	; (20dc <drawChar+0xb8>)
    2032:	881b      	ldrh	r3, [r3, #0]
	uint16_t y = yCharPos;
    2034:	4a2a      	ldr	r2, [pc, #168]	; (20e0 <drawChar+0xbc>)
    2036:	8815      	ldrh	r5, [r2, #0]
	
	consoleDisplay[xCharPos][yCharPos] = character;
    2038:	005a      	lsls	r2, r3, #1
    203a:	18d2      	adds	r2, r2, r3
    203c:	00d2      	lsls	r2, r2, #3
    203e:	4829      	ldr	r0, [pc, #164]	; (20e4 <drawChar+0xc0>)
    2040:	1882      	adds	r2, r0, r2
    2042:	5554      	strb	r4, [r2, r5]
	
	REG_PORT_OUTCLR1 = LCD_CS;
    2044:	2180      	movs	r1, #128	; 0x80
    2046:	03c9      	lsls	r1, r1, #15
    2048:	4a27      	ldr	r2, [pc, #156]	; (20e8 <drawChar+0xc4>)
    204a:	6011      	str	r1, [r2, #0]
	setXY(x*10,y*20,x*10+9,y*20+19);
    204c:	0098      	lsls	r0, r3, #2
    204e:	181b      	adds	r3, r3, r0
    2050:	005b      	lsls	r3, r3, #1
    2052:	b298      	uxth	r0, r3
    2054:	2114      	movs	r1, #20
    2056:	4369      	muls	r1, r5
    2058:	b289      	uxth	r1, r1
    205a:	000b      	movs	r3, r1
    205c:	3313      	adds	r3, #19
    205e:	b29b      	uxth	r3, r3
    2060:	0002      	movs	r2, r0
    2062:	3209      	adds	r2, #9
    2064:	b292      	uxth	r2, r2
    2066:	4d21      	ldr	r5, [pc, #132]	; (20ec <drawChar+0xc8>)
    2068:	47a8      	blx	r5
    206a:	4a21      	ldr	r2, [pc, #132]	; (20f0 <drawChar+0xcc>)
    206c:	00a5      	lsls	r5, r4, #2
    206e:	192d      	adds	r5, r5, r4
    2070:	00ab      	lsls	r3, r5, #2
    2072:	18ed      	adds	r5, r5, r3
    2074:	1955      	adds	r5, r2, r5
    2076:	3401      	adds	r4, #1
    2078:	00a3      	lsls	r3, r4, #2
    207a:	191c      	adds	r4, r3, r4
    207c:	00a3      	lsls	r3, r4, #2
    207e:	18e4      	adds	r4, r4, r3
    2080:	4692      	mov	sl, r2
    2082:	44a2      	add	sl, r4
			{
				setPixel((fore_Color_High<<8)|fore_Color_Low);	
			}
			else
			{
				setPixel((back_Color_High<<8)|back_Color_Low);
    2084:	4b1b      	ldr	r3, [pc, #108]	; (20f4 <drawChar+0xd0>)
    2086:	4699      	mov	r9, r3
    2088:	4b1b      	ldr	r3, [pc, #108]	; (20f8 <drawChar+0xd4>)
    208a:	4698      	mov	r8, r3
    208c:	4f1b      	ldr	r7, [pc, #108]	; (20fc <drawChar+0xd8>)
				setPixel((fore_Color_High<<8)|fore_Color_Low);	
    208e:	4e1c      	ldr	r6, [pc, #112]	; (2100 <drawChar+0xdc>)
    2090:	e019      	b.n	20c6 <drawChar+0xa2>
				setPixel((back_Color_High<<8)|back_Color_Low);
    2092:	464b      	mov	r3, r9
    2094:	8818      	ldrh	r0, [r3, #0]
    2096:	0200      	lsls	r0, r0, #8
    2098:	4643      	mov	r3, r8
    209a:	881b      	ldrh	r3, [r3, #0]
    209c:	4318      	orrs	r0, r3
    209e:	b280      	uxth	r0, r0
    20a0:	47b8      	blx	r7
		for(int j=0;j<8;j++)
    20a2:	3c01      	subs	r4, #1
    20a4:	d30c      	bcc.n	20c0 <drawChar+0x9c>
			if((CodePage437[character][i]&(1<<(7-j)))!=0)
    20a6:	782b      	ldrb	r3, [r5, #0]
    20a8:	4123      	asrs	r3, r4
    20aa:	07db      	lsls	r3, r3, #31
    20ac:	d5f1      	bpl.n	2092 <drawChar+0x6e>
				setPixel((fore_Color_High<<8)|fore_Color_Low);	
    20ae:	8830      	ldrh	r0, [r6, #0]
    20b0:	0200      	lsls	r0, r0, #8
    20b2:	4b14      	ldr	r3, [pc, #80]	; (2104 <drawChar+0xe0>)
    20b4:	881b      	ldrh	r3, [r3, #0]
    20b6:	4318      	orrs	r0, r3
    20b8:	b280      	uxth	r0, r0
    20ba:	4b10      	ldr	r3, [pc, #64]	; (20fc <drawChar+0xd8>)
    20bc:	4798      	blx	r3
    20be:	e7f0      	b.n	20a2 <drawChar+0x7e>
    20c0:	3501      	adds	r5, #1
	for(uint16_t i=0; i <= 24; i++)
    20c2:	4555      	cmp	r5, sl
    20c4:	d001      	beq.n	20ca <drawChar+0xa6>
{
    20c6:	2407      	movs	r4, #7
    20c8:	e7ed      	b.n	20a6 <drawChar+0x82>
			}

		}
	}
	REG_PORT_OUTSET1 = LCD_CS;
    20ca:	2280      	movs	r2, #128	; 0x80
    20cc:	03d2      	lsls	r2, r2, #15
    20ce:	4b0e      	ldr	r3, [pc, #56]	; (2108 <drawChar+0xe4>)
    20d0:	601a      	str	r2, [r3, #0]
	
	//printf(consoleDisplay[xCharPos][yCharPos]);

}
    20d2:	bc1c      	pop	{r2, r3, r4}
    20d4:	4690      	mov	r8, r2
    20d6:	4699      	mov	r9, r3
    20d8:	46a2      	mov	sl, r4
    20da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    20dc:	2000029c 	.word	0x2000029c
    20e0:	2000029e 	.word	0x2000029e
    20e4:	20000314 	.word	0x20000314
    20e8:	41004494 	.word	0x41004494
    20ec:	00002889 	.word	0x00002889
    20f0:	00004c28 	.word	0x00004c28
    20f4:	20000a9a 	.word	0x20000a9a
    20f8:	20000a94 	.word	0x20000a94
    20fc:	00002a49 	.word	0x00002a49
    2100:	20000a96 	.word	0x20000a96
    2104:	20000a98 	.word	0x20000a98
    2108:	41004498 	.word	0x41004498

0000210c <newLine>:

void newLine(void)
{
    210c:	b5f0      	push	{r4, r5, r6, r7, lr}
    210e:	46de      	mov	lr, fp
    2110:	4657      	mov	r7, sl
    2112:	464e      	mov	r6, r9
    2114:	4645      	mov	r5, r8
    2116:	b5e0      	push	{r5, r6, r7, lr}
    2118:	4c56      	ldr	r4, [pc, #344]	; (2274 <newLine+0x168>)
    211a:	44a5      	add	sp, r4
    211c:	4856      	ldr	r0, [pc, #344]	; (2278 <newLine+0x16c>)
    211e:	23f0      	movs	r3, #240	; 0xf0
    2120:	00db      	lsls	r3, r3, #3
    2122:	18c4      	adds	r4, r0, r3
    2124:	e002      	b.n	212c <newLine+0x20>
    2126:	3018      	adds	r0, #24
	/*
	This is split into two parts; the first moves consoledisplay around
	so the first line is deleted and all other lines are moved up one line
	*/
	
	for(int i = 0 ; i < 80 ; i++)
    2128:	42a0      	cmp	r0, r4
    212a:	d008      	beq.n	213e <newLine+0x32>
    212c:	0001      	movs	r1, r0
    212e:	3117      	adds	r1, #23
{
    2130:	0003      	movs	r3, r0
	{
		for(int j = 1 ; j < 24 ; j++)
		{
			consoleDisplay[i][j-1] = consoleDisplay[i][j];
    2132:	785a      	ldrb	r2, [r3, #1]
    2134:	701a      	strb	r2, [r3, #0]
    2136:	3301      	adds	r3, #1
		for(int j = 1 ; j < 24 ; j++)
    2138:	428b      	cmp	r3, r1
    213a:	d1fa      	bne.n	2132 <newLine+0x26>
    213c:	e7f3      	b.n	2126 <newLine+0x1a>
    213e:	4b4f      	ldr	r3, [pc, #316]	; (227c <newLine+0x170>)
    2140:	22f0      	movs	r2, #240	; 0xf0
    2142:	00d2      	lsls	r2, r2, #3
    2144:	1899      	adds	r1, r3, r2
		}
	}
	
	for(int k = 0 ; k < 80 ; k ++)
	{
		consoleDisplay[k][23] = 0x00;
    2146:	2200      	movs	r2, #0
    2148:	701a      	strb	r2, [r3, #0]
    214a:	3318      	adds	r3, #24
	for(int k = 0 ; k < 80 ; k ++)
    214c:	428b      	cmp	r3, r1
    214e:	d1fb      	bne.n	2148 <newLine+0x3c>
    2150:	2300      	movs	r3, #0
    2152:	9300      	str	r3, [sp, #0]
			
	for(uint16_t row = 0 ; row < 460 ; row++)
	{
		//Per page 40 of datasheet (5.1.2.7, 16-bit
		//parallel interface for data ram read.
		REG_PORT_OUTCLR1 = LCD_CS;
    2154:	4b4a      	ldr	r3, [pc, #296]	; (2280 <newLine+0x174>)
    2156:	4698      	mov	r8, r3
		setXY(0, row+20, 799, row+20);
		//Send'Memory read' command 0x2E00, no data bit
		LCD_Write_COM16(0x2E,0x00);
		REG_PORT_OUTSET1 = LCD_DC;
    2158:	4f4a      	ldr	r7, [pc, #296]	; (2284 <newLine+0x178>)
		
		
		//Read pixel data into the display	
		for(uint16_t getpixel = 0 ; getpixel < 800 ; getpixel++)
		{
			REG_PORT_OUTCLR1 = LCD_RD;
    215a:	2680      	movs	r6, #128	; 0x80
    215c:	0276      	lsls	r6, r6, #9
    215e:	e046      	b.n	21ee <newLine+0xe2>
			//This can be expanded with else if for the MSBs
			//of all the colors; see datasheet page 40.
			if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
				rowPixel[getpixel] = 0xFF;
			else
				rowPixel[getpixel] = 0x00;
    2160:	4653      	mov	r3, sl
    2162:	7023      	strb	r3, [r4, #0]
			//dummy read, because pixel data broken up
			//per datasheet page 40. Everything after
			//the dummy write is BLUE pixels. Do we ever
			//need blue? IDK.
			
			REG_PORT_OUTCLR1 = LCD_RD;
    2164:	4643      	mov	r3, r8
    2166:	601e      	str	r6, [r3, #0]
			REG_PORT_OUTSET1 = LCD_RD;
    2168:	603e      	str	r6, [r7, #0]
    216a:	3401      	adds	r4, #1
		for(uint16_t getpixel = 0 ; getpixel < 800 ; getpixel++)
    216c:	4564      	cmp	r4, ip
    216e:	d008      	beq.n	2182 <newLine+0x76>
			REG_PORT_OUTCLR1 = LCD_RD;
    2170:	4643      	mov	r3, r8
    2172:	601e      	str	r6, [r3, #0]
			REG_PORT_OUTSET1 = LCD_RD;
    2174:	603e      	str	r6, [r7, #0]
			if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
    2176:	5843      	ldr	r3, [r0, r1]
    2178:	421a      	tst	r2, r3
    217a:	d0f1      	beq.n	2160 <newLine+0x54>
				rowPixel[getpixel] = 0xFF;
    217c:	464b      	mov	r3, r9
    217e:	7023      	strb	r3, [r4, #0]
    2180:	e7f0      	b.n	2164 <newLine+0x58>
    2182:	9401      	str	r4, [sp, #4]
		}
		
		REG_PORT_OUTSET1 = LCD_DC;
    2184:	2380      	movs	r3, #128	; 0x80
    2186:	041b      	lsls	r3, r3, #16
    2188:	603b      	str	r3, [r7, #0]
		REG_PORT_DIRSET1 = 0x0000FFFF;
    218a:	4a3f      	ldr	r2, [pc, #252]	; (2288 <newLine+0x17c>)
    218c:	4b3f      	ldr	r3, [pc, #252]	; (228c <newLine+0x180>)
    218e:	601a      	str	r2, [r3, #0]
		
		//now, read out that line of the display
		setXY(0, row, 799, row);	
    2190:	9900      	ldr	r1, [sp, #0]
    2192:	000b      	movs	r3, r1
    2194:	4a3e      	ldr	r2, [pc, #248]	; (2290 <newLine+0x184>)
    2196:	2000      	movs	r0, #0
    2198:	4c3e      	ldr	r4, [pc, #248]	; (2294 <newLine+0x188>)
    219a:	47a0      	blx	r4
		for(uint16_t writepixel = 0 ; writepixel < 800 ; writepixel++)
		{
			if((rowPixel[writepixel] == 0xFF))
				setPixel((fore_Color_High<<8)|fore_Color_Low);
			else
				setPixel((back_Color_High<<8)|back_Color_Low);
    219c:	4b3e      	ldr	r3, [pc, #248]	; (2298 <newLine+0x18c>)
    219e:	469b      	mov	fp, r3
    21a0:	4b3e      	ldr	r3, [pc, #248]	; (229c <newLine+0x190>)
    21a2:	469a      	mov	sl, r3
    21a4:	4b3e      	ldr	r3, [pc, #248]	; (22a0 <newLine+0x194>)
    21a6:	4699      	mov	r9, r3
    21a8:	9c01      	ldr	r4, [sp, #4]
    21aa:	e00b      	b.n	21c4 <newLine+0xb8>
				setPixel((fore_Color_High<<8)|fore_Color_Low);
    21ac:	4b3d      	ldr	r3, [pc, #244]	; (22a4 <newLine+0x198>)
    21ae:	8818      	ldrh	r0, [r3, #0]
    21b0:	0200      	lsls	r0, r0, #8
    21b2:	4b3d      	ldr	r3, [pc, #244]	; (22a8 <newLine+0x19c>)
    21b4:	881b      	ldrh	r3, [r3, #0]
    21b6:	4318      	orrs	r0, r3
    21b8:	b280      	uxth	r0, r0
    21ba:	4b39      	ldr	r3, [pc, #228]	; (22a0 <newLine+0x194>)
    21bc:	4798      	blx	r3
    21be:	3501      	adds	r5, #1
		for(uint16_t writepixel = 0 ; writepixel < 800 ; writepixel++)
    21c0:	42a5      	cmp	r5, r4
    21c2:	d00b      	beq.n	21dc <newLine+0xd0>
			if((rowPixel[writepixel] == 0xFF))
    21c4:	782b      	ldrb	r3, [r5, #0]
    21c6:	2bff      	cmp	r3, #255	; 0xff
    21c8:	d0f0      	beq.n	21ac <newLine+0xa0>
				setPixel((back_Color_High<<8)|back_Color_Low);
    21ca:	465b      	mov	r3, fp
    21cc:	8818      	ldrh	r0, [r3, #0]
    21ce:	0200      	lsls	r0, r0, #8
    21d0:	4653      	mov	r3, sl
    21d2:	881b      	ldrh	r3, [r3, #0]
    21d4:	4318      	orrs	r0, r3
    21d6:	b280      	uxth	r0, r0
    21d8:	47c8      	blx	r9
    21da:	e7f0      	b.n	21be <newLine+0xb2>
	for(uint16_t row = 0 ; row < 460 ; row++)
    21dc:	9b00      	ldr	r3, [sp, #0]
    21de:	3301      	adds	r3, #1
    21e0:	b29b      	uxth	r3, r3
    21e2:	001a      	movs	r2, r3
    21e4:	9300      	str	r3, [sp, #0]
    21e6:	23e6      	movs	r3, #230	; 0xe6
    21e8:	005b      	lsls	r3, r3, #1
    21ea:	429a      	cmp	r2, r3
    21ec:	d031      	beq.n	2252 <newLine+0x146>
		REG_PORT_OUTCLR1 = LCD_CS;
    21ee:	4643      	mov	r3, r8
    21f0:	2280      	movs	r2, #128	; 0x80
    21f2:	03d2      	lsls	r2, r2, #15
    21f4:	601a      	str	r2, [r3, #0]
		setXY(0, row+20, 799, row+20);
    21f6:	9900      	ldr	r1, [sp, #0]
    21f8:	3114      	adds	r1, #20
    21fa:	b289      	uxth	r1, r1
    21fc:	000b      	movs	r3, r1
    21fe:	4a24      	ldr	r2, [pc, #144]	; (2290 <newLine+0x184>)
    2200:	2000      	movs	r0, #0
    2202:	4c24      	ldr	r4, [pc, #144]	; (2294 <newLine+0x188>)
    2204:	47a0      	blx	r4
		LCD_Write_COM16(0x2E,0x00);
    2206:	2100      	movs	r1, #0
    2208:	202e      	movs	r0, #46	; 0x2e
    220a:	4b28      	ldr	r3, [pc, #160]	; (22ac <newLine+0x1a0>)
    220c:	4798      	blx	r3
		REG_PORT_OUTSET1 = LCD_DC;
    220e:	2380      	movs	r3, #128	; 0x80
    2210:	041b      	lsls	r3, r3, #16
    2212:	603b      	str	r3, [r7, #0]
		REG_PORT_OUTCLR1 = LCD_RD;
    2214:	4643      	mov	r3, r8
    2216:	2280      	movs	r2, #128	; 0x80
    2218:	0252      	lsls	r2, r2, #9
    221a:	601a      	str	r2, [r3, #0]
		REG_PORT_OUTSET1 = LCD_RD;
    221c:	603a      	str	r2, [r7, #0]
		REG_PORT_DIRCLR1 = PORT_PB07;
    221e:	2280      	movs	r2, #128	; 0x80
    2220:	4b23      	ldr	r3, [pc, #140]	; (22b0 <newLine+0x1a4>)
    2222:	601a      	str	r2, [r3, #0]
		PORT->Group[1].PINCFG[7].bit.INEN = 1;
    2224:	4a23      	ldr	r2, [pc, #140]	; (22b4 <newLine+0x1a8>)
    2226:	23c7      	movs	r3, #199	; 0xc7
    2228:	5cd1      	ldrb	r1, [r2, r3]
    222a:	2002      	movs	r0, #2
    222c:	4301      	orrs	r1, r0
    222e:	54d1      	strb	r1, [r2, r3]
		PORT->Group[1].PINCFG[7].bit.PULLEN = 1;
    2230:	5cd1      	ldrb	r1, [r2, r3]
    2232:	2004      	movs	r0, #4
    2234:	4301      	orrs	r1, r0
    2236:	54d1      	strb	r1, [r2, r3]
    2238:	ad02      	add	r5, sp, #8
    223a:	abca      	add	r3, sp, #808	; 0x328
    223c:	469c      	mov	ip, r3
    223e:	9501      	str	r5, [sp, #4]
			if((PORT->Group[1].IN.reg & PORT_PB07) != 0)
    2240:	0010      	movs	r0, r2
    2242:	21a0      	movs	r1, #160	; 0xa0
    2244:	2280      	movs	r2, #128	; 0x80
				rowPixel[getpixel] = 0x00;
    2246:	2300      	movs	r3, #0
    2248:	469a      	mov	sl, r3
				rowPixel[getpixel] = 0xFF;
    224a:	33ff      	adds	r3, #255	; 0xff
    224c:	4699      	mov	r9, r3
    224e:	002c      	movs	r4, r5
    2250:	e78e      	b.n	2170 <newLine+0x64>
		}
	}
	
	//clear the last character line of the display
	//and fix the console text buffer
	fillRectBackColor(0, 460, 799, 480);
    2252:	3314      	adds	r3, #20
    2254:	4a0e      	ldr	r2, [pc, #56]	; (2290 <newLine+0x184>)
    2256:	21e6      	movs	r1, #230	; 0xe6
    2258:	0049      	lsls	r1, r1, #1
    225a:	2000      	movs	r0, #0
    225c:	4c16      	ldr	r4, [pc, #88]	; (22b8 <newLine+0x1ac>)
    225e:	47a0      	blx	r4
	
	
}
    2260:	23cb      	movs	r3, #203	; 0xcb
    2262:	009b      	lsls	r3, r3, #2
    2264:	449d      	add	sp, r3
    2266:	bc3c      	pop	{r2, r3, r4, r5}
    2268:	4690      	mov	r8, r2
    226a:	4699      	mov	r9, r3
    226c:	46a2      	mov	sl, r4
    226e:	46ab      	mov	fp, r5
    2270:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2272:	46c0      	nop			; (mov r8, r8)
    2274:	fffffcd4 	.word	0xfffffcd4
    2278:	20000314 	.word	0x20000314
    227c:	2000032b 	.word	0x2000032b
    2280:	41004494 	.word	0x41004494
    2284:	41004498 	.word	0x41004498
    2288:	0000ffff 	.word	0x0000ffff
    228c:	41004488 	.word	0x41004488
    2290:	0000031f 	.word	0x0000031f
    2294:	00002889 	.word	0x00002889
    2298:	20000a9a 	.word	0x20000a9a
    229c:	20000a94 	.word	0x20000a94
    22a0:	00002a49 	.word	0x00002a49
    22a4:	20000a96 	.word	0x20000a96
    22a8:	20000a98 	.word	0x20000a98
    22ac:	00002ab5 	.word	0x00002ab5
    22b0:	41004484 	.word	0x41004484
    22b4:	41004400 	.word	0x41004400
    22b8:	00002989 	.word	0x00002989

000022bc <blinkCursor>:

void blinkCursor(void)
{
    22bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    22be:	46d6      	mov	lr, sl
    22c0:	464f      	mov	r7, r9
    22c2:	4646      	mov	r6, r8
    22c4:	b5c0      	push	{r6, r7, lr}
	uint16_t x = xCharPos;
    22c6:	4b47      	ldr	r3, [pc, #284]	; (23e4 <blinkCursor+0x128>)
    22c8:	881b      	ldrh	r3, [r3, #0]
	uint16_t y = yCharPos;
    22ca:	4a47      	ldr	r2, [pc, #284]	; (23e8 <blinkCursor+0x12c>)
    22cc:	8815      	ldrh	r5, [r2, #0]
	unsigned char character = consoleDisplay[x][y];
    22ce:	005a      	lsls	r2, r3, #1
    22d0:	18d2      	adds	r2, r2, r3
    22d2:	00d2      	lsls	r2, r2, #3
    22d4:	4845      	ldr	r0, [pc, #276]	; (23ec <blinkCursor+0x130>)
    22d6:	1882      	adds	r2, r0, r2
    22d8:	5d54      	ldrb	r4, [r2, r5]
	setXY(x*10,y*20,x*10+9,y*20+19);
    22da:	0098      	lsls	r0, r3, #2
    22dc:	181b      	adds	r3, r3, r0
    22de:	005b      	lsls	r3, r3, #1
    22e0:	b298      	uxth	r0, r3
    22e2:	2114      	movs	r1, #20
    22e4:	4369      	muls	r1, r5
    22e6:	b289      	uxth	r1, r1
    22e8:	000b      	movs	r3, r1
    22ea:	3313      	adds	r3, #19
    22ec:	b29b      	uxth	r3, r3
    22ee:	0002      	movs	r2, r0
    22f0:	3209      	adds	r2, #9
    22f2:	b292      	uxth	r2, r2
    22f4:	4d3e      	ldr	r5, [pc, #248]	; (23f0 <blinkCursor+0x134>)
    22f6:	47a8      	blx	r5
	REG_PORT_OUTCLR1 = LCD_CS;
    22f8:	2280      	movs	r2, #128	; 0x80
    22fa:	03d2      	lsls	r2, r2, #15
    22fc:	4b3d      	ldr	r3, [pc, #244]	; (23f4 <blinkCursor+0x138>)
    22fe:	601a      	str	r2, [r3, #0]
	if(cursorBlinkState)
    2300:	4b3d      	ldr	r3, [pc, #244]	; (23f8 <blinkCursor+0x13c>)
    2302:	781b      	ldrb	r3, [r3, #0]
    2304:	2b00      	cmp	r3, #0
    2306:	d113      	bne.n	2330 <blinkCursor+0x74>
    2308:	4a3c      	ldr	r2, [pc, #240]	; (23fc <blinkCursor+0x140>)
    230a:	00a5      	lsls	r5, r4, #2
    230c:	192d      	adds	r5, r5, r4
    230e:	00ab      	lsls	r3, r5, #2
    2310:	18ed      	adds	r5, r5, r3
    2312:	1955      	adds	r5, r2, r5
    2314:	3401      	adds	r4, #1
    2316:	00a3      	lsls	r3, r4, #2
    2318:	191c      	adds	r4, r3, r4
    231a:	00a3      	lsls	r3, r4, #2
    231c:	18e4      	adds	r4, r4, r3
    231e:	4692      	mov	sl, r2
    2320:	44a2      	add	sl, r4
				{
					setPixel((fore_Color_High<<8)|fore_Color_Low);
				}
				else
				{
					setPixel((back_Color_High<<8)|back_Color_Low);
    2322:	4b37      	ldr	r3, [pc, #220]	; (2400 <blinkCursor+0x144>)
    2324:	4699      	mov	r9, r3
    2326:	4b37      	ldr	r3, [pc, #220]	; (2404 <blinkCursor+0x148>)
    2328:	4698      	mov	r8, r3
    232a:	4f37      	ldr	r7, [pc, #220]	; (2408 <blinkCursor+0x14c>)
					setPixel((fore_Color_High<<8)|fore_Color_Low);
    232c:	4e37      	ldr	r6, [pc, #220]	; (240c <blinkCursor+0x150>)
    232e:	e049      	b.n	23c4 <blinkCursor+0x108>
    2330:	4a32      	ldr	r2, [pc, #200]	; (23fc <blinkCursor+0x140>)
    2332:	00a5      	lsls	r5, r4, #2
    2334:	192d      	adds	r5, r5, r4
    2336:	00ab      	lsls	r3, r5, #2
    2338:	18ed      	adds	r5, r5, r3
    233a:	1955      	adds	r5, r2, r5
    233c:	3401      	adds	r4, #1
    233e:	00a3      	lsls	r3, r4, #2
    2340:	191c      	adds	r4, r3, r4
    2342:	00a3      	lsls	r3, r4, #2
    2344:	18e4      	adds	r4, r4, r3
    2346:	4692      	mov	sl, r2
    2348:	44a2      	add	sl, r4
					setPixel((fore_Color_High<<8)|fore_Color_Low);
    234a:	4b30      	ldr	r3, [pc, #192]	; (240c <blinkCursor+0x150>)
    234c:	4699      	mov	r9, r3
    234e:	4b30      	ldr	r3, [pc, #192]	; (2410 <blinkCursor+0x154>)
    2350:	4698      	mov	r8, r3
    2352:	4f2d      	ldr	r7, [pc, #180]	; (2408 <blinkCursor+0x14c>)
					setPixel((back_Color_High<<8)|back_Color_Low);
    2354:	4e2a      	ldr	r6, [pc, #168]	; (2400 <blinkCursor+0x144>)
    2356:	e019      	b.n	238c <blinkCursor+0xd0>
					setPixel((fore_Color_High<<8)|fore_Color_Low);
    2358:	464b      	mov	r3, r9
    235a:	8818      	ldrh	r0, [r3, #0]
    235c:	0200      	lsls	r0, r0, #8
    235e:	4643      	mov	r3, r8
    2360:	881b      	ldrh	r3, [r3, #0]
    2362:	4318      	orrs	r0, r3
    2364:	b280      	uxth	r0, r0
    2366:	47b8      	blx	r7
			for(int j=0;j<8;j++)
    2368:	3c01      	subs	r4, #1
    236a:	d30c      	bcc.n	2386 <blinkCursor+0xca>
				if((CodePage437[character][i]&(1<<(7-j)))!=0)
    236c:	782b      	ldrb	r3, [r5, #0]
    236e:	4123      	asrs	r3, r4
    2370:	07db      	lsls	r3, r3, #31
    2372:	d5f1      	bpl.n	2358 <blinkCursor+0x9c>
					setPixel((back_Color_High<<8)|back_Color_Low);
    2374:	8830      	ldrh	r0, [r6, #0]
    2376:	0200      	lsls	r0, r0, #8
    2378:	4b22      	ldr	r3, [pc, #136]	; (2404 <blinkCursor+0x148>)
    237a:	881b      	ldrh	r3, [r3, #0]
    237c:	4318      	orrs	r0, r3
    237e:	b280      	uxth	r0, r0
    2380:	4b21      	ldr	r3, [pc, #132]	; (2408 <blinkCursor+0x14c>)
    2382:	4798      	blx	r3
    2384:	e7f0      	b.n	2368 <blinkCursor+0xac>
    2386:	3501      	adds	r5, #1
		for(uint16_t i=0; i <= 24; i++)
    2388:	4555      	cmp	r5, sl
    238a:	d01d      	beq.n	23c8 <blinkCursor+0x10c>
{
    238c:	2407      	movs	r4, #7
    238e:	e7ed      	b.n	236c <blinkCursor+0xb0>
					setPixel((back_Color_High<<8)|back_Color_Low);
    2390:	464b      	mov	r3, r9
    2392:	8818      	ldrh	r0, [r3, #0]
    2394:	0200      	lsls	r0, r0, #8
    2396:	4643      	mov	r3, r8
    2398:	881b      	ldrh	r3, [r3, #0]
    239a:	4318      	orrs	r0, r3
    239c:	b280      	uxth	r0, r0
    239e:	47b8      	blx	r7
			for(int j=0;j<8;j++)
    23a0:	3c01      	subs	r4, #1
    23a2:	d30c      	bcc.n	23be <blinkCursor+0x102>
				if((CodePage437[character][i]&(1<<(7-j)))!=0)
    23a4:	782b      	ldrb	r3, [r5, #0]
    23a6:	4123      	asrs	r3, r4
    23a8:	07db      	lsls	r3, r3, #31
    23aa:	d5f1      	bpl.n	2390 <blinkCursor+0xd4>
					setPixel((fore_Color_High<<8)|fore_Color_Low);
    23ac:	8830      	ldrh	r0, [r6, #0]
    23ae:	0200      	lsls	r0, r0, #8
    23b0:	4b17      	ldr	r3, [pc, #92]	; (2410 <blinkCursor+0x154>)
    23b2:	881b      	ldrh	r3, [r3, #0]
    23b4:	4318      	orrs	r0, r3
    23b6:	b280      	uxth	r0, r0
    23b8:	4b13      	ldr	r3, [pc, #76]	; (2408 <blinkCursor+0x14c>)
    23ba:	4798      	blx	r3
    23bc:	e7f0      	b.n	23a0 <blinkCursor+0xe4>
    23be:	3501      	adds	r5, #1
		for(uint16_t i=0; i <= 24; i++)
    23c0:	4555      	cmp	r5, sl
    23c2:	d001      	beq.n	23c8 <blinkCursor+0x10c>
{
    23c4:	2407      	movs	r4, #7
    23c6:	e7ed      	b.n	23a4 <blinkCursor+0xe8>
				}
			}
		}
	}

	REG_PORT_OUTSET1 = LCD_CS;
    23c8:	2280      	movs	r2, #128	; 0x80
    23ca:	03d2      	lsls	r2, r2, #15
    23cc:	4b11      	ldr	r3, [pc, #68]	; (2414 <blinkCursor+0x158>)
    23ce:	601a      	str	r2, [r3, #0]
	
	//invert cursorBlinkState
	cursorBlinkState = !cursorBlinkState;
    23d0:	4a09      	ldr	r2, [pc, #36]	; (23f8 <blinkCursor+0x13c>)
    23d2:	7813      	ldrb	r3, [r2, #0]
    23d4:	2101      	movs	r1, #1
    23d6:	404b      	eors	r3, r1
    23d8:	7013      	strb	r3, [r2, #0]
	
}
    23da:	bc1c      	pop	{r2, r3, r4}
    23dc:	4690      	mov	r8, r2
    23de:	4699      	mov	r9, r3
    23e0:	46a2      	mov	sl, r4
    23e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    23e4:	2000029c 	.word	0x2000029c
    23e8:	2000029e 	.word	0x2000029e
    23ec:	20000314 	.word	0x20000314
    23f0:	00002889 	.word	0x00002889
    23f4:	41004494 	.word	0x41004494
    23f8:	20000010 	.word	0x20000010
    23fc:	00004c28 	.word	0x00004c28
    2400:	20000a9a 	.word	0x20000a9a
    2404:	20000a94 	.word	0x20000a94
    2408:	00002a49 	.word	0x00002a49
    240c:	20000a96 	.word	0x20000a96
    2410:	20000a98 	.word	0x20000a98
    2414:	41004498 	.word	0x41004498

00002418 <writeString>:

void writeString(const char str[])
{
    2418:	b5f0      	push	{r4, r5, r6, r7, lr}
    241a:	46c6      	mov	lr, r8
    241c:	b500      	push	{lr}
    241e:	0005      	movs	r5, r0
	int length = strlen(str);
    2420:	4b0c      	ldr	r3, [pc, #48]	; (2454 <writeString+0x3c>)
    2422:	4798      	blx	r3
	for(int i = 0; i < length; i++)
    2424:	2800      	cmp	r0, #0
    2426:	dd11      	ble.n	244c <writeString+0x34>
    2428:	002c      	movs	r4, r5
    242a:	182d      	adds	r5, r5, r0
	{
		drawChar(str[i]);
    242c:	4f0a      	ldr	r7, [pc, #40]	; (2458 <writeString+0x40>)
		if(xCharPos <= 80)
    242e:	4e0b      	ldr	r6, [pc, #44]	; (245c <writeString+0x44>)
		xCharPos++;
    2430:	46b0      	mov	r8, r6
    2432:	e002      	b.n	243a <writeString+0x22>
    2434:	3401      	adds	r4, #1
	for(int i = 0; i < length; i++)
    2436:	42ac      	cmp	r4, r5
    2438:	d008      	beq.n	244c <writeString+0x34>
		drawChar(str[i]);
    243a:	7820      	ldrb	r0, [r4, #0]
    243c:	47b8      	blx	r7
		if(xCharPos <= 80)
    243e:	8833      	ldrh	r3, [r6, #0]
    2440:	2b50      	cmp	r3, #80	; 0x50
    2442:	d8f7      	bhi.n	2434 <writeString+0x1c>
		xCharPos++;
    2444:	3301      	adds	r3, #1
    2446:	4642      	mov	r2, r8
    2448:	8013      	strh	r3, [r2, #0]
    244a:	e7f3      	b.n	2434 <writeString+0x1c>
	}
}
    244c:	bc04      	pop	{r2}
    244e:	4690      	mov	r8, r2
    2450:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2452:	46c0      	nop			; (mov r8, r8)
    2454:	00003921 	.word	0x00003921
    2458:	00002025 	.word	0x00002025
    245c:	2000029c 	.word	0x2000029c

00002460 <scanCodesContains>:

bool scanCodesContains(int scanCode)
{
	for(int i = 0 ; i < 70 ; i++)
	{
		if(scanCodes[i] == scanCode)
    2460:	4b09      	ldr	r3, [pc, #36]	; (2488 <scanCodesContains+0x28>)
    2462:	681b      	ldr	r3, [r3, #0]
    2464:	4298      	cmp	r0, r3
    2466:	d00b      	beq.n	2480 <scanCodesContains+0x20>
    2468:	4a07      	ldr	r2, [pc, #28]	; (2488 <scanCodesContains+0x28>)
    246a:	1d13      	adds	r3, r2, #4
    246c:	3219      	adds	r2, #25
    246e:	32ff      	adds	r2, #255	; 0xff
    2470:	6819      	ldr	r1, [r3, #0]
    2472:	4281      	cmp	r1, r0
    2474:	d006      	beq.n	2484 <scanCodesContains+0x24>
    2476:	3304      	adds	r3, #4
	for(int i = 0 ; i < 70 ; i++)
    2478:	4293      	cmp	r3, r2
    247a:	d1f9      	bne.n	2470 <scanCodesContains+0x10>
		{
			return true;
		}
	}
	return false;
    247c:	2000      	movs	r0, #0
    247e:	e002      	b.n	2486 <scanCodesContains+0x26>
			return true;
    2480:	2001      	movs	r0, #1
    2482:	e000      	b.n	2486 <scanCodesContains+0x26>
    2484:	2001      	movs	r0, #1
}
    2486:	4770      	bx	lr
    2488:	2000003c 	.word	0x2000003c

0000248c <keyDown>:

bool keyDown(int scancode)
{
	for(int i = 0 ; i < 20 ; i++)
	{
		if(keyDownBuffer[i] == scancode)
    248c:	4b09      	ldr	r3, [pc, #36]	; (24b4 <keyDown+0x28>)
    248e:	781b      	ldrb	r3, [r3, #0]
    2490:	4298      	cmp	r0, r3
    2492:	d00a      	beq.n	24aa <keyDown+0x1e>
    2494:	4907      	ldr	r1, [pc, #28]	; (24b4 <keyDown+0x28>)
    2496:	1c4b      	adds	r3, r1, #1
    2498:	3114      	adds	r1, #20
    249a:	781a      	ldrb	r2, [r3, #0]
    249c:	4282      	cmp	r2, r0
    249e:	d006      	beq.n	24ae <keyDown+0x22>
    24a0:	3301      	adds	r3, #1
	for(int i = 0 ; i < 20 ; i++)
    24a2:	428b      	cmp	r3, r1
    24a4:	d1f9      	bne.n	249a <keyDown+0xe>
		{
			return true;
		}	
	}
	return false;
    24a6:	2000      	movs	r0, #0
}
    24a8:	4770      	bx	lr
			return true;
    24aa:	2001      	movs	r0, #1
    24ac:	e7fc      	b.n	24a8 <keyDown+0x1c>
    24ae:	2001      	movs	r0, #1
    24b0:	e7fa      	b.n	24a8 <keyDown+0x1c>
    24b2:	46c0      	nop			; (mov r8, r8)
    24b4:	20000014 	.word	0x20000014

000024b8 <printKeyboardBuffer>:
{
    24b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    24ba:	46d6      	mov	lr, sl
    24bc:	464f      	mov	r7, r9
    24be:	4646      	mov	r6, r8
    24c0:	b5c0      	push	{r6, r7, lr}
    24c2:	b0a6      	sub	sp, #152	; 0x98
	unsigned char noCase[] =
    24c4:	4c2e      	ldr	r4, [pc, #184]	; (2580 <printKeyboardBuffer+0xc8>)
    24c6:	2246      	movs	r2, #70	; 0x46
    24c8:	0021      	movs	r1, r4
    24ca:	a814      	add	r0, sp, #80	; 0x50
    24cc:	4d2d      	ldr	r5, [pc, #180]	; (2584 <printKeyboardBuffer+0xcc>)
    24ce:	47a8      	blx	r5
	unsigned char shiftCase[] =
    24d0:	0021      	movs	r1, r4
    24d2:	3148      	adds	r1, #72	; 0x48
    24d4:	2246      	movs	r2, #70	; 0x46
    24d6:	a802      	add	r0, sp, #8
    24d8:	47a8      	blx	r5
    24da:	4e2b      	ldr	r6, [pc, #172]	; (2588 <printKeyboardBuffer+0xd0>)
    24dc:	0031      	movs	r1, r6
    24de:	3114      	adds	r1, #20
    24e0:	0035      	movs	r5, r6
	bool shifted = false;
    24e2:	2300      	movs	r3, #0
    24e4:	9301      	str	r3, [sp, #4]
    24e6:	e002      	b.n	24ee <printKeyboardBuffer+0x36>
    24e8:	3501      	adds	r5, #1
	for(int i=0; i<20; i++)
    24ea:	428d      	cmp	r5, r1
    24ec:	d00b      	beq.n	2506 <printKeyboardBuffer+0x4e>
		if((scanCodeBuffer[i] == 13) | (scanCodeBuffer[i] == 49))
    24ee:	782b      	ldrb	r3, [r5, #0]
    24f0:	001a      	movs	r2, r3
    24f2:	3a0d      	subs	r2, #13
    24f4:	4250      	negs	r0, r2
    24f6:	4142      	adcs	r2, r0
    24f8:	3b31      	subs	r3, #49	; 0x31
    24fa:	4258      	negs	r0, r3
    24fc:	4143      	adcs	r3, r0
    24fe:	4313      	orrs	r3, r2
    2500:	d0f2      	beq.n	24e8 <printKeyboardBuffer+0x30>
			shifted = true;
    2502:	9301      	str	r3, [sp, #4]
    2504:	e7f0      	b.n	24e8 <printKeyboardBuffer+0x30>
    2506:	2700      	movs	r7, #0
		if(!keyDown(scanCodeBuffer[i]))
    2508:	4b1f      	ldr	r3, [pc, #124]	; (2588 <printKeyboardBuffer+0xd0>)
    250a:	469a      	mov	sl, r3
    250c:	4b1f      	ldr	r3, [pc, #124]	; (258c <printKeyboardBuffer+0xd4>)
    250e:	4699      	mov	r9, r3
			keyDownBuffer[i] = scanCodeBuffer[i];
    2510:	4b1f      	ldr	r3, [pc, #124]	; (2590 <printKeyboardBuffer+0xd8>)
    2512:	4698      	mov	r8, r3
    2514:	e012      	b.n	253c <printKeyboardBuffer+0x84>
				if(breakEnable)
    2516:	4b1f      	ldr	r3, [pc, #124]	; (2594 <printKeyboardBuffer+0xdc>)
    2518:	781b      	ldrb	r3, [r3, #0]
    251a:	2b00      	cmp	r3, #0
    251c:	d00b      	beq.n	2536 <printKeyboardBuffer+0x7e>
					ring_put(ouroboros, 0x00);
    251e:	4b1e      	ldr	r3, [pc, #120]	; (2598 <printKeyboardBuffer+0xe0>)
    2520:	6818      	ldr	r0, [r3, #0]
    2522:	2100      	movs	r1, #0
    2524:	4b1d      	ldr	r3, [pc, #116]	; (259c <printKeyboardBuffer+0xe4>)
    2526:	4798      	blx	r3
    2528:	e005      	b.n	2536 <printKeyboardBuffer+0x7e>
					ring_put(ouroboros, noCase[scanCodeBuffer[i]]);
    252a:	ab14      	add	r3, sp, #80	; 0x50
    252c:	5d19      	ldrb	r1, [r3, r4]
    252e:	4b1a      	ldr	r3, [pc, #104]	; (2598 <printKeyboardBuffer+0xe0>)
    2530:	6818      	ldr	r0, [r3, #0]
    2532:	4b1a      	ldr	r3, [pc, #104]	; (259c <printKeyboardBuffer+0xe4>)
    2534:	4798      	blx	r3
	for(int i = 0 ; i < 20 ; i++)
    2536:	3701      	adds	r7, #1
    2538:	2f14      	cmp	r7, #20
    253a:	d015      	beq.n	2568 <printKeyboardBuffer+0xb0>
		if(!keyDown(scanCodeBuffer[i]))
    253c:	4653      	mov	r3, sl
    253e:	5cfc      	ldrb	r4, [r7, r3]
    2540:	0020      	movs	r0, r4
    2542:	47c8      	blx	r9
    2544:	2800      	cmp	r0, #0
    2546:	d1f6      	bne.n	2536 <printKeyboardBuffer+0x7e>
			keyDownBuffer[i] = scanCodeBuffer[i];
    2548:	4643      	mov	r3, r8
    254a:	55dc      	strb	r4, [r3, r7]
			if(scanCodeBuffer[i] == 0x00)  //do nothing
    254c:	2c01      	cmp	r4, #1
    254e:	d9f2      	bls.n	2536 <printKeyboardBuffer+0x7e>
			else if(scanCodeBuffer[i] == 67)		//Break key, set by break enable in settings
    2550:	2c43      	cmp	r4, #67	; 0x43
    2552:	d0e0      	beq.n	2516 <printKeyboardBuffer+0x5e>
				if(shifted)
    2554:	9b01      	ldr	r3, [sp, #4]
    2556:	2b00      	cmp	r3, #0
    2558:	d0e7      	beq.n	252a <printKeyboardBuffer+0x72>
					ring_put(ouroboros, shiftCase[scanCodeBuffer[i]]);
    255a:	ab02      	add	r3, sp, #8
    255c:	5d19      	ldrb	r1, [r3, r4]
    255e:	4b0e      	ldr	r3, [pc, #56]	; (2598 <printKeyboardBuffer+0xe0>)
    2560:	6818      	ldr	r0, [r3, #0]
    2562:	4b0e      	ldr	r3, [pc, #56]	; (259c <printKeyboardBuffer+0xe4>)
    2564:	4798      	blx	r3
    2566:	e7e6      	b.n	2536 <printKeyboardBuffer+0x7e>
		scanCodeBuffer[i] = 0xFF;
    2568:	23ff      	movs	r3, #255	; 0xff
    256a:	7033      	strb	r3, [r6, #0]
    256c:	3601      	adds	r6, #1
	for(int i = 0 ; i < 20 ; i++)
    256e:	42ae      	cmp	r6, r5
    2570:	d1fb      	bne.n	256a <printKeyboardBuffer+0xb2>
}
    2572:	b026      	add	sp, #152	; 0x98
    2574:	bc1c      	pop	{r2, r3, r4}
    2576:	4690      	mov	r8, r2
    2578:	4699      	mov	r9, r3
    257a:	46a2      	mov	sl, r4
    257c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    257e:	46c0      	nop			; (mov r8, r8)
    2580:	00006528 	.word	0x00006528
    2584:	00003515 	.word	0x00003515
    2588:	20000028 	.word	0x20000028
    258c:	0000248d 	.word	0x0000248d
    2590:	20000014 	.word	0x20000014
    2594:	20000158 	.word	0x20000158
    2598:	200002b0 	.word	0x200002b0
    259c:	00000141 	.word	0x00000141

000025a0 <removeFromKeyDown>:

void removeFromKeyDown(int scancode)
{
    25a0:	b510      	push	{r4, lr}
    25a2:	4b07      	ldr	r3, [pc, #28]	; (25c0 <removeFromKeyDown+0x20>)
    25a4:	0019      	movs	r1, r3
    25a6:	3114      	adds	r1, #20
	for(int i = 0 ; i < 20 ; i++)
	{
		if(keyDownBuffer[i] == scancode)
		{
			keyDownBuffer[i] = 0xFF;
    25a8:	24ff      	movs	r4, #255	; 0xff
    25aa:	e002      	b.n	25b2 <removeFromKeyDown+0x12>
    25ac:	3301      	adds	r3, #1
	for(int i = 0 ; i < 20 ; i++)
    25ae:	428b      	cmp	r3, r1
    25b0:	d004      	beq.n	25bc <removeFromKeyDown+0x1c>
		if(keyDownBuffer[i] == scancode)
    25b2:	781a      	ldrb	r2, [r3, #0]
    25b4:	4282      	cmp	r2, r0
    25b6:	d1f9      	bne.n	25ac <removeFromKeyDown+0xc>
			keyDownBuffer[i] = 0xFF;
    25b8:	701c      	strb	r4, [r3, #0]
    25ba:	e7f7      	b.n	25ac <removeFromKeyDown+0xc>
		}
	}
}
    25bc:	bd10      	pop	{r4, pc}
    25be:	46c0      	nop			; (mov r8, r8)
    25c0:	20000014 	.word	0x20000014

000025c4 <readKeyboard>:
{
    25c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    25c6:	46de      	mov	lr, fp
    25c8:	4657      	mov	r7, sl
    25ca:	464e      	mov	r6, r9
    25cc:	4645      	mov	r5, r8
    25ce:	b5e0      	push	{r5, r6, r7, lr}
    25d0:	b083      	sub	sp, #12
    25d2:	4e6d      	ldr	r6, [pc, #436]	; (2788 <readKeyboard+0x1c4>)
    25d4:	0031      	movs	r1, r6
    25d6:	3119      	adds	r1, #25
    25d8:	31ff      	adds	r1, #255	; 0xff
    25da:	0033      	movs	r3, r6
		scanCodes[i] = 0xFF;
    25dc:	22ff      	movs	r2, #255	; 0xff
    25de:	c304      	stmia	r3!, {r2}
	for(i = 0 ; i < 70 ; i++)
    25e0:	428b      	cmp	r3, r1
    25e2:	d1fc      	bne.n	25de <readKeyboard+0x1a>
	PORT->Group[0].WRCONFIG.bit.DRVSTR = 1;
    25e4:	4a69      	ldr	r2, [pc, #420]	; (278c <readKeyboard+0x1c8>)
    25e6:	6a91      	ldr	r1, [r2, #40]	; 0x28
    25e8:	2380      	movs	r3, #128	; 0x80
    25ea:	03db      	lsls	r3, r3, #15
    25ec:	430b      	orrs	r3, r1
    25ee:	6293      	str	r3, [r2, #40]	; 0x28
    25f0:	4c67      	ldr	r4, [pc, #412]	; (2790 <readKeyboard+0x1cc>)
    25f2:	341c      	adds	r4, #28
    25f4:	4b66      	ldr	r3, [pc, #408]	; (2790 <readKeyboard+0x1cc>)
		REG_PORT_DIRSET0 = kb_col[i];
    25f6:	4867      	ldr	r0, [pc, #412]	; (2794 <readKeyboard+0x1d0>)
		REG_PORT_OUTCLR0 = kb_col[i];
    25f8:	4967      	ldr	r1, [pc, #412]	; (2798 <readKeyboard+0x1d4>)
		REG_PORT_DIRSET0 = kb_col[i];
    25fa:	681a      	ldr	r2, [r3, #0]
    25fc:	6002      	str	r2, [r0, #0]
		REG_PORT_OUTCLR0 = kb_col[i];
    25fe:	cb04      	ldmia	r3!, {r2}
    2600:	600a      	str	r2, [r1, #0]
	for (i = 0; i < NUM_COL; i++) {
    2602:	42a3      	cmp	r3, r4
    2604:	d1f9      	bne.n	25fa <readKeyboard+0x36>
    2606:	2200      	movs	r2, #0
		REG_PORT_DIRCLR0 = kb_row[i];
    2608:	4b64      	ldr	r3, [pc, #400]	; (279c <readKeyboard+0x1d8>)
    260a:	469c      	mov	ip, r3
    260c:	4f64      	ldr	r7, [pc, #400]	; (27a0 <readKeyboard+0x1dc>)
		PORT->Group[0].PINCFG[kb_row_index[i]].bit.PULLEN = 1;
    260e:	4d65      	ldr	r5, [pc, #404]	; (27a4 <readKeyboard+0x1e0>)
    2610:	2404      	movs	r4, #4
		PORT->Group[0].PINCFG[kb_row_index[i]].bit.INEN = 1;
    2612:	2002      	movs	r0, #2
		REG_PORT_DIRCLR0 = kb_row[i];
    2614:	4663      	mov	r3, ip
    2616:	58d3      	ldr	r3, [r2, r3]
    2618:	603b      	str	r3, [r7, #0]
		PORT->Group[0].PINCFG[kb_row_index[i]].bit.PULLEN = 1;
    261a:	5953      	ldr	r3, [r2, r5]
    261c:	4962      	ldr	r1, [pc, #392]	; (27a8 <readKeyboard+0x1e4>)
    261e:	4688      	mov	r8, r1
    2620:	4443      	add	r3, r8
    2622:	7819      	ldrb	r1, [r3, #0]
    2624:	4321      	orrs	r1, r4
    2626:	7019      	strb	r1, [r3, #0]
		PORT->Group[0].PINCFG[kb_row_index[i]].bit.INEN = 1;
    2628:	7819      	ldrb	r1, [r3, #0]
    262a:	4301      	orrs	r1, r0
    262c:	7019      	strb	r1, [r3, #0]
    262e:	3204      	adds	r2, #4
	for (i = 0; i < NUM_ROW; i++) {
    2630:	2a28      	cmp	r2, #40	; 0x28
    2632:	d1ef      	bne.n	2614 <readKeyboard+0x50>
    2634:	4b56      	ldr	r3, [pc, #344]	; (2790 <readKeyboard+0x1cc>)
    2636:	4699      	mov	r9, r3
    2638:	2300      	movs	r3, #0
    263a:	4698      	mov	r8, r3
    263c:	2200      	movs	r2, #0
		REG_PORT_OUTSET0 = kb_col[i];
    263e:	4b5b      	ldr	r3, [pc, #364]	; (27ac <readKeyboard+0x1e8>)
    2640:	469b      	mov	fp, r3
			if((PORT->Group[0].IN.reg & kb_row[j]) != 0) {
    2642:	4d52      	ldr	r5, [pc, #328]	; (278c <readKeyboard+0x1c8>)
				scanCodes[scanCodeIndex] = (i * NUM_ROW) + j;
    2644:	4b50      	ldr	r3, [pc, #320]	; (2788 <readKeyboard+0x1c4>)
    2646:	469c      	mov	ip, r3
		REG_PORT_OUTCLR0 = kb_col[i];
    2648:	4b53      	ldr	r3, [pc, #332]	; (2798 <readKeyboard+0x1d4>)
    264a:	469a      	mov	sl, r3
    264c:	9601      	str	r6, [sp, #4]
    264e:	464e      	mov	r6, r9
    2650:	4647      	mov	r7, r8
    2652:	e015      	b.n	2680 <readKeyboard+0xbc>
    2654:	3304      	adds	r3, #4
    2656:	3101      	adds	r1, #1
		for (j = 0; j < NUM_ROW; j++) {	
    2658:	42a3      	cmp	r3, r4
    265a:	d008      	beq.n	266e <readKeyboard+0xaa>
			if((PORT->Group[0].IN.reg & kb_row[j]) != 0) {
    265c:	6a28      	ldr	r0, [r5, #32]
    265e:	681e      	ldr	r6, [r3, #0]
    2660:	4206      	tst	r6, r0
    2662:	d0f7      	beq.n	2654 <readKeyboard+0x90>
				scanCodes[scanCodeIndex] = (i * NUM_ROW) + j;
    2664:	0090      	lsls	r0, r2, #2
    2666:	4666      	mov	r6, ip
    2668:	5181      	str	r1, [r0, r6]
				scanCodeIndex++;
    266a:	3201      	adds	r2, #1
    266c:	e7f2      	b.n	2654 <readKeyboard+0x90>
    266e:	9e00      	ldr	r6, [sp, #0]
		REG_PORT_OUTCLR0 = kb_col[i];
    2670:	4649      	mov	r1, r9
    2672:	6809      	ldr	r1, [r1, #0]
    2674:	4650      	mov	r0, sl
    2676:	6001      	str	r1, [r0, #0]
    2678:	3604      	adds	r6, #4
    267a:	370a      	adds	r7, #10
	for (i = 0; i < NUM_COL; i++) {
    267c:	2f46      	cmp	r7, #70	; 0x46
    267e:	d00a      	beq.n	2696 <readKeyboard+0xd2>
    2680:	46b1      	mov	r9, r6
		REG_PORT_OUTSET0 = kb_col[i];
    2682:	465b      	mov	r3, fp
    2684:	6831      	ldr	r1, [r6, #0]
    2686:	6019      	str	r1, [r3, #0]
    2688:	4b44      	ldr	r3, [pc, #272]	; (279c <readKeyboard+0x1d8>)
    268a:	4698      	mov	r8, r3
    268c:	001c      	movs	r4, r3
    268e:	3428      	adds	r4, #40	; 0x28
    2690:	0039      	movs	r1, r7
    2692:	9600      	str	r6, [sp, #0]
    2694:	e7e2      	b.n	265c <readKeyboard+0x98>
    2696:	4647      	mov	r7, r8
    2698:	9e01      	ldr	r6, [sp, #4]
    269a:	4641      	mov	r1, r8
		REG_PORT_DIRSET0 = kb_row[i];
    269c:	4d3d      	ldr	r5, [pc, #244]	; (2794 <readKeyboard+0x1d0>)
		REG_PORT_OUTCLR0 = kb_row[i];
    269e:	4c3e      	ldr	r4, [pc, #248]	; (2798 <readKeyboard+0x1d4>)
		REG_PORT_DIRSET0 = kb_row[i];
    26a0:	6808      	ldr	r0, [r1, #0]
    26a2:	6028      	str	r0, [r5, #0]
		REG_PORT_OUTCLR0 = kb_row[i];
    26a4:	c901      	ldmia	r1!, {r0}
    26a6:	6020      	str	r0, [r4, #0]
	for (i = 0; i < NUM_ROW; i++) {
    26a8:	4299      	cmp	r1, r3
    26aa:	d1f9      	bne.n	26a0 <readKeyboard+0xdc>
    26ac:	2100      	movs	r1, #0
		REG_PORT_DIRCLR0 = kb_col[i];
    26ae:	4b38      	ldr	r3, [pc, #224]	; (2790 <readKeyboard+0x1cc>)
    26b0:	4699      	mov	r9, r3
    26b2:	4b3b      	ldr	r3, [pc, #236]	; (27a0 <readKeyboard+0x1dc>)
    26b4:	4698      	mov	r8, r3
		PORT->Group[0].PINCFG[kb_col_index[i]].bit.PULLEN = 1;
    26b6:	4b3e      	ldr	r3, [pc, #248]	; (27b0 <readKeyboard+0x1ec>)
    26b8:	469c      	mov	ip, r3
    26ba:	2504      	movs	r5, #4
		PORT->Group[0].PINCFG[kb_col_index[i]].bit.INEN = 1;
    26bc:	2402      	movs	r4, #2
		REG_PORT_DIRCLR0 = kb_col[i];
    26be:	4643      	mov	r3, r8
    26c0:	4648      	mov	r0, r9
    26c2:	5808      	ldr	r0, [r1, r0]
    26c4:	6018      	str	r0, [r3, #0]
		PORT->Group[0].PINCFG[kb_col_index[i]].bit.PULLEN = 1;
    26c6:	4663      	mov	r3, ip
    26c8:	58cb      	ldr	r3, [r1, r3]
    26ca:	4837      	ldr	r0, [pc, #220]	; (27a8 <readKeyboard+0x1e4>)
    26cc:	4682      	mov	sl, r0
    26ce:	4453      	add	r3, sl
    26d0:	7818      	ldrb	r0, [r3, #0]
    26d2:	4328      	orrs	r0, r5
    26d4:	7018      	strb	r0, [r3, #0]
		PORT->Group[0].PINCFG[kb_col_index[i]].bit.INEN = 1;
    26d6:	7818      	ldrb	r0, [r3, #0]
    26d8:	4320      	orrs	r0, r4
    26da:	7018      	strb	r0, [r3, #0]
    26dc:	3104      	adds	r1, #4
	for (i = 0; i < NUM_COL; i++) {
    26de:	291c      	cmp	r1, #28
    26e0:	d1ed      	bne.n	26be <readKeyboard+0xfa>
    26e2:	2300      	movs	r3, #0
    26e4:	469c      	mov	ip, r3
		REG_PORT_OUTSET0 = kb_row[i];
    26e6:	4b31      	ldr	r3, [pc, #196]	; (27ac <readKeyboard+0x1e8>)
    26e8:	469b      	mov	fp, r3
			if((PORT->Group[0].IN.reg & kb_col[j]) != 0)
    26ea:	4d28      	ldr	r5, [pc, #160]	; (278c <readKeyboard+0x1c8>)
				scanCodes[scanCodeIndex] = (j * NUM_ROW) + i;
    26ec:	4b26      	ldr	r3, [pc, #152]	; (2788 <readKeyboard+0x1c4>)
    26ee:	4698      	mov	r8, r3
		REG_PORT_OUTCLR0 = kb_row[i];
    26f0:	4b29      	ldr	r3, [pc, #164]	; (2798 <readKeyboard+0x1d4>)
    26f2:	469a      	mov	sl, r3
    26f4:	46b1      	mov	r9, r6
    26f6:	003e      	movs	r6, r7
    26f8:	4667      	mov	r7, ip
    26fa:	e015      	b.n	2728 <readKeyboard+0x164>
    26fc:	3104      	adds	r1, #4
    26fe:	330a      	adds	r3, #10
		for (j = 0; j < NUM_COL; j++) {
    2700:	42a3      	cmp	r3, r4
    2702:	d008      	beq.n	2716 <readKeyboard+0x152>
			if((PORT->Group[0].IN.reg & kb_col[j]) != 0)
    2704:	6a28      	ldr	r0, [r5, #32]
    2706:	680e      	ldr	r6, [r1, #0]
    2708:	4206      	tst	r6, r0
    270a:	d0f7      	beq.n	26fc <readKeyboard+0x138>
				scanCodes[scanCodeIndex] = (j * NUM_ROW) + i;
    270c:	0090      	lsls	r0, r2, #2
    270e:	4646      	mov	r6, r8
    2710:	5183      	str	r3, [r0, r6]
				scanCodeIndex++;
    2712:	3201      	adds	r2, #1
    2714:	e7f2      	b.n	26fc <readKeyboard+0x138>
    2716:	9e00      	ldr	r6, [sp, #0]
		REG_PORT_OUTCLR0 = kb_row[i];
    2718:	4663      	mov	r3, ip
    271a:	681b      	ldr	r3, [r3, #0]
    271c:	4651      	mov	r1, sl
    271e:	600b      	str	r3, [r1, #0]
	for (i = 0; i < NUM_ROW; i++) {
    2720:	3701      	adds	r7, #1
    2722:	3604      	adds	r6, #4
    2724:	2f0a      	cmp	r7, #10
    2726:	d009      	beq.n	273c <readKeyboard+0x178>
    2728:	46b4      	mov	ip, r6
		REG_PORT_OUTSET0 = kb_row[i];
    272a:	465b      	mov	r3, fp
    272c:	6831      	ldr	r1, [r6, #0]
    272e:	6019      	str	r1, [r3, #0]
    2730:	003b      	movs	r3, r7
    2732:	003c      	movs	r4, r7
    2734:	3446      	adds	r4, #70	; 0x46
    2736:	4916      	ldr	r1, [pc, #88]	; (2790 <readKeyboard+0x1cc>)
    2738:	9600      	str	r6, [sp, #0]
    273a:	e7e3      	b.n	2704 <readKeyboard+0x140>
    273c:	464e      	mov	r6, r9
	for(i = 0 ; i < scanCodeIndex ; i++)
    273e:	2a00      	cmp	r2, #0
    2740:	dd08      	ble.n	2754 <readKeyboard+0x190>
    2742:	4b1c      	ldr	r3, [pc, #112]	; (27b4 <readKeyboard+0x1f0>)
    2744:	0092      	lsls	r2, r2, #2
    2746:	4910      	ldr	r1, [pc, #64]	; (2788 <readKeyboard+0x1c4>)
    2748:	188a      	adds	r2, r1, r2
		scanCodeBuffer[i] = scanCodes[i];	
    274a:	ce02      	ldmia	r6!, {r1}
    274c:	7019      	strb	r1, [r3, #0]
    274e:	3301      	adds	r3, #1
	for(i = 0 ; i < scanCodeIndex ; i++)
    2750:	42b2      	cmp	r2, r6
    2752:	d1fa      	bne.n	274a <readKeyboard+0x186>
		REG_PORT_OUTSET0 = kb_row[i];
    2754:	2400      	movs	r4, #0
		if(keyDown(i) && !scanCodesContains(i))
    2756:	4d18      	ldr	r5, [pc, #96]	; (27b8 <readKeyboard+0x1f4>)
    2758:	4e18      	ldr	r6, [pc, #96]	; (27bc <readKeyboard+0x1f8>)
			removeFromKeyDown(i);
    275a:	4f19      	ldr	r7, [pc, #100]	; (27c0 <readKeyboard+0x1fc>)
    275c:	e002      	b.n	2764 <readKeyboard+0x1a0>
	for(i = 0; i < 70; i++)
    275e:	3401      	adds	r4, #1
    2760:	2c46      	cmp	r4, #70	; 0x46
    2762:	d00a      	beq.n	277a <readKeyboard+0x1b6>
		if(keyDown(i) && !scanCodesContains(i))
    2764:	0020      	movs	r0, r4
    2766:	47a8      	blx	r5
    2768:	2800      	cmp	r0, #0
    276a:	d0f8      	beq.n	275e <readKeyboard+0x19a>
    276c:	0020      	movs	r0, r4
    276e:	47b0      	blx	r6
    2770:	2800      	cmp	r0, #0
    2772:	d1f4      	bne.n	275e <readKeyboard+0x19a>
			removeFromKeyDown(i);
    2774:	0020      	movs	r0, r4
    2776:	47b8      	blx	r7
    2778:	e7f1      	b.n	275e <readKeyboard+0x19a>
}
    277a:	b003      	add	sp, #12
    277c:	bc3c      	pop	{r2, r3, r4, r5}
    277e:	4690      	mov	r8, r2
    2780:	4699      	mov	r9, r3
    2782:	46a2      	mov	sl, r4
    2784:	46ab      	mov	fp, r5
    2786:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2788:	2000003c 	.word	0x2000003c
    278c:	41004400 	.word	0x41004400
    2790:	000065b8 	.word	0x000065b8
    2794:	41004408 	.word	0x41004408
    2798:	41004414 	.word	0x41004414
    279c:	000065f0 	.word	0x000065f0
    27a0:	41004404 	.word	0x41004404
    27a4:	00006618 	.word	0x00006618
    27a8:	41004440 	.word	0x41004440
    27ac:	41004418 	.word	0x41004418
    27b0:	000065d4 	.word	0x000065d4
    27b4:	20000028 	.word	0x20000028
    27b8:	0000248d 	.word	0x0000248d
    27bc:	00002461 	.word	0x00002461
    27c0:	000025a1 	.word	0x000025a1

000027c4 <setColorRGB>:

uint16_t fore_Color_High, fore_Color_Low;
uint16_t back_Color_High, back_Color_Low;

void setColorRGB(uint8_t r, uint8_t g, uint8_t b)
{
    27c4:	b510      	push	{r4, lr}
	fore_Color_High = ((r&248)|g>>5);
    27c6:	094b      	lsrs	r3, r1, #5
    27c8:	2407      	movs	r4, #7
    27ca:	43a0      	bics	r0, r4
    27cc:	4318      	orrs	r0, r3
    27ce:	4b05      	ldr	r3, [pc, #20]	; (27e4 <setColorRGB+0x20>)
    27d0:	8018      	strh	r0, [r3, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    27d2:	00c9      	lsls	r1, r1, #3
    27d4:	23e0      	movs	r3, #224	; 0xe0
    27d6:	4019      	ands	r1, r3
    27d8:	08d2      	lsrs	r2, r2, #3
    27da:	430a      	orrs	r2, r1
    27dc:	4b02      	ldr	r3, [pc, #8]	; (27e8 <setColorRGB+0x24>)
    27de:	801a      	strh	r2, [r3, #0]
}
    27e0:	bd10      	pop	{r4, pc}
    27e2:	46c0      	nop			; (mov r8, r8)
    27e4:	20000a96 	.word	0x20000a96
    27e8:	20000a98 	.word	0x20000a98

000027ec <setBackColorRGB>:
	fore_Color_Low = (color & 0xFF);
}

void setBackColorRGB(unsigned char r,
unsigned char g, unsigned char b)
{
    27ec:	b510      	push	{r4, lr}
	back_Color_High = ((r&248)|g>>5);
    27ee:	094b      	lsrs	r3, r1, #5
    27f0:	2407      	movs	r4, #7
    27f2:	43a0      	bics	r0, r4
    27f4:	4318      	orrs	r0, r3
    27f6:	4b05      	ldr	r3, [pc, #20]	; (280c <setBackColorRGB+0x20>)
    27f8:	8018      	strh	r0, [r3, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    27fa:	00c9      	lsls	r1, r1, #3
    27fc:	23e0      	movs	r3, #224	; 0xe0
    27fe:	4019      	ands	r1, r3
    2800:	08d2      	lsrs	r2, r2, #3
    2802:	430a      	orrs	r2, r1
    2804:	4b02      	ldr	r3, [pc, #8]	; (2810 <setBackColorRGB+0x24>)
    2806:	801a      	strh	r2, [r3, #0]
}
    2808:	bd10      	pop	{r4, pc}
    280a:	46c0      	nop			; (mov r8, r8)
    280c:	20000a9a 	.word	0x20000a9a
    2810:	20000a94 	.word	0x20000a94

00002814 <LCD_Fast_Fill>:
	(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
	REG_PORT_OUTSET1 = LCD_CS;
}

void LCD_Fast_Fill(int ch, int cl, long pix)
{
    2814:	b570      	push	{r4, r5, r6, lr}
	int blocks;
	
	
	REG_PORT_OUTCLR1 = 0x0000ffff;
    2816:	4c19      	ldr	r4, [pc, #100]	; (287c <LCD_Fast_Fill+0x68>)
    2818:	4b19      	ldr	r3, [pc, #100]	; (2880 <LCD_Fast_Fill+0x6c>)
    281a:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTSET1 = (ch << 8) | cl;
    281c:	0200      	lsls	r0, r0, #8
    281e:	4301      	orrs	r1, r0
    2820:	4b18      	ldr	r3, [pc, #96]	; (2884 <LCD_Fast_Fill+0x70>)
    2822:	6019      	str	r1, [r3, #0]

	blocks = pix/16;
    2824:	17d3      	asrs	r3, r2, #31
    2826:	260f      	movs	r6, #15
    2828:	401e      	ands	r6, r3
    282a:	18b6      	adds	r6, r6, r2
    282c:	1136      	asrs	r6, r6, #4
	for (int i=0; i<blocks; i++)
    282e:	2500      	movs	r5, #0
    2830:	2e00      	cmp	r6, #0
    2832:	dd0c      	ble.n	284e <LCD_Fast_Fill+0x3a>
	{
		for (int j=0; j<16; j++)
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    2834:	4c12      	ldr	r4, [pc, #72]	; (2880 <LCD_Fast_Fill+0x6c>)
    2836:	2180      	movs	r1, #128	; 0x80
    2838:	0289      	lsls	r1, r1, #10
			REG_PORT_OUTSET1 = LCD_WR;
    283a:	4812      	ldr	r0, [pc, #72]	; (2884 <LCD_Fast_Fill+0x70>)
{
    283c:	2310      	movs	r3, #16
			REG_PORT_OUTCLR1 = LCD_WR;
    283e:	6021      	str	r1, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    2840:	6001      	str	r1, [r0, #0]
    2842:	3b01      	subs	r3, #1
		for (int j=0; j<16; j++)
    2844:	2b00      	cmp	r3, #0
    2846:	d1fa      	bne.n	283e <LCD_Fast_Fill+0x2a>
	for (int i=0; i<blocks; i++)
    2848:	3501      	adds	r5, #1
    284a:	42ae      	cmp	r6, r5
    284c:	d1f6      	bne.n	283c <LCD_Fast_Fill+0x28>
		}
	}
	
	if ((pix % 16) != 0)
    284e:	0713      	lsls	r3, r2, #28
    2850:	d013      	beq.n	287a <LCD_Fast_Fill+0x66>
	for (int i=0; i<(pix % 16)+1; i++)
    2852:	17d3      	asrs	r3, r2, #31
    2854:	0f1b      	lsrs	r3, r3, #28
    2856:	18d2      	adds	r2, r2, r3
    2858:	210f      	movs	r1, #15
    285a:	4011      	ands	r1, r2
    285c:	1ac9      	subs	r1, r1, r3
    285e:	1c4b      	adds	r3, r1, #1
    2860:	2b00      	cmp	r3, #0
    2862:	dd0a      	ble.n	287a <LCD_Fast_Fill+0x66>
    2864:	0019      	movs	r1, r3
    2866:	2300      	movs	r3, #0
	{
		REG_PORT_OUTCLR1 = LCD_WR;
    2868:	4c05      	ldr	r4, [pc, #20]	; (2880 <LCD_Fast_Fill+0x6c>)
    286a:	2280      	movs	r2, #128	; 0x80
    286c:	0292      	lsls	r2, r2, #10
		REG_PORT_OUTSET1 = LCD_WR;
    286e:	4805      	ldr	r0, [pc, #20]	; (2884 <LCD_Fast_Fill+0x70>)
		REG_PORT_OUTCLR1 = LCD_WR;
    2870:	6022      	str	r2, [r4, #0]
		REG_PORT_OUTSET1 = LCD_WR;
    2872:	6002      	str	r2, [r0, #0]
	for (int i=0; i<(pix % 16)+1; i++)
    2874:	3301      	adds	r3, #1
    2876:	4299      	cmp	r1, r3
    2878:	d1fa      	bne.n	2870 <LCD_Fast_Fill+0x5c>
	}
}
    287a:	bd70      	pop	{r4, r5, r6, pc}
    287c:	0000ffff 	.word	0x0000ffff
    2880:	41004494 	.word	0x41004494
    2884:	41004498 	.word	0x41004498

00002888 <setXY>:
{
	setXY(0,0,display_X_size,display_Y_size);
}

void setXY(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
    2888:	b5f0      	push	{r4, r5, r6, r7, lr}
    288a:	b083      	sub	sp, #12
    288c:	0007      	movs	r7, r0
    288e:	9100      	str	r1, [sp, #0]
    2890:	0016      	movs	r6, r2
    2892:	9301      	str	r3, [sp, #4]
	y1=display_Y_size-y1;
	y2=display_Y_size-y2;
	SwapUint16(y1, y2);
	*/
	
	LCD_Write_COM16(0x2a,0x00);
    2894:	2100      	movs	r1, #0
    2896:	202a      	movs	r0, #42	; 0x2a
    2898:	4c17      	ldr	r4, [pc, #92]	; (28f8 <setXY+0x70>)
    289a:	47a0      	blx	r4
	LCD_Write_DATA8(x1>>8);
    289c:	0a38      	lsrs	r0, r7, #8
    289e:	4d17      	ldr	r5, [pc, #92]	; (28fc <setXY+0x74>)
    28a0:	47a8      	blx	r5
	LCD_Write_COM16(0x2a,0x01);
    28a2:	2101      	movs	r1, #1
    28a4:	202a      	movs	r0, #42	; 0x2a
    28a6:	47a0      	blx	r4
	LCD_Write_DATA8(x1);
    28a8:	b2f8      	uxtb	r0, r7
    28aa:	47a8      	blx	r5
	LCD_Write_COM16(0x2a,0x02);
    28ac:	2102      	movs	r1, #2
    28ae:	202a      	movs	r0, #42	; 0x2a
    28b0:	47a0      	blx	r4
	LCD_Write_DATA8(x2>>8);
    28b2:	0a30      	lsrs	r0, r6, #8
    28b4:	47a8      	blx	r5
	LCD_Write_COM16(0x2a,0x03);
    28b6:	2103      	movs	r1, #3
    28b8:	202a      	movs	r0, #42	; 0x2a
    28ba:	47a0      	blx	r4
	LCD_Write_DATA8(x2);
    28bc:	b2f0      	uxtb	r0, r6
    28be:	47a8      	blx	r5

	LCD_Write_COM16(0x2b,0x00);
    28c0:	2100      	movs	r1, #0
    28c2:	202b      	movs	r0, #43	; 0x2b
    28c4:	47a0      	blx	r4
	LCD_Write_DATA8(y1>>8);
    28c6:	9e00      	ldr	r6, [sp, #0]
    28c8:	0a30      	lsrs	r0, r6, #8
    28ca:	47a8      	blx	r5
	LCD_Write_COM16(0x2b,0x01);
    28cc:	2101      	movs	r1, #1
    28ce:	202b      	movs	r0, #43	; 0x2b
    28d0:	47a0      	blx	r4
	LCD_Write_DATA8(y1);
    28d2:	b2f0      	uxtb	r0, r6
    28d4:	47a8      	blx	r5
	LCD_Write_COM16(0x2b,0x02);
    28d6:	2102      	movs	r1, #2
    28d8:	202b      	movs	r0, #43	; 0x2b
    28da:	47a0      	blx	r4
	LCD_Write_DATA8(y2>>8);
    28dc:	9e01      	ldr	r6, [sp, #4]
    28de:	0a30      	lsrs	r0, r6, #8
    28e0:	47a8      	blx	r5
	LCD_Write_COM16(0x2b,0x03);
    28e2:	2103      	movs	r1, #3
    28e4:	202b      	movs	r0, #43	; 0x2b
    28e6:	47a0      	blx	r4
	LCD_Write_DATA8(y2);
    28e8:	b2f0      	uxtb	r0, r6
    28ea:	47a8      	blx	r5

	LCD_Write_COM16(0x2c,0x00);
    28ec:	2100      	movs	r1, #0
    28ee:	202c      	movs	r0, #44	; 0x2c
    28f0:	47a0      	blx	r4
}
    28f2:	b003      	add	sp, #12
    28f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28f6:	46c0      	nop			; (mov r8, r8)
    28f8:	00002ab5 	.word	0x00002ab5
    28fc:	00002ae5 	.word	0x00002ae5

00002900 <fillRect>:
{
    2900:	b5f0      	push	{r4, r5, r6, r7, lr}
    2902:	46ce      	mov	lr, r9
    2904:	4647      	mov	r7, r8
    2906:	b580      	push	{r7, lr}
    2908:	b083      	sub	sp, #12
    290a:	0006      	movs	r6, r0
    290c:	4689      	mov	r9, r1
    290e:	0014      	movs	r4, r2
    2910:	001d      	movs	r5, r3
	if (x1>x2)
    2912:	4290      	cmp	r0, r2
    2914:	dd01      	ble.n	291a <fillRect+0x1a>
		x1 = x2;
    2916:	0016      	movs	r6, r2
		x2 = temp;
    2918:	0004      	movs	r4, r0
	if (y1>y2)
    291a:	45a9      	cmp	r9, r5
    291c:	dd02      	ble.n	2924 <fillRect+0x24>
    291e:	0033      	movs	r3, r6
		x1 = x2;
    2920:	0026      	movs	r6, r4
		x2 = temp;
    2922:	001c      	movs	r4, r3
	REG_PORT_OUTCLR1 = LCD_CS;
    2924:	2380      	movs	r3, #128	; 0x80
    2926:	03db      	lsls	r3, r3, #15
    2928:	4698      	mov	r8, r3
    292a:	4b11      	ldr	r3, [pc, #68]	; (2970 <fillRect+0x70>)
    292c:	4642      	mov	r2, r8
    292e:	601a      	str	r2, [r3, #0]
	setXY(x1, y1, x2, y2);
    2930:	b2ab      	uxth	r3, r5
    2932:	b2a2      	uxth	r2, r4
    2934:	4649      	mov	r1, r9
    2936:	4668      	mov	r0, sp
    2938:	80c1      	strh	r1, [r0, #6]
    293a:	88c1      	ldrh	r1, [r0, #6]
    293c:	b2b0      	uxth	r0, r6
    293e:	4f0d      	ldr	r7, [pc, #52]	; (2974 <fillRect+0x74>)
    2940:	47b8      	blx	r7
	REG_PORT_OUTSET1 = LCD_DC;
    2942:	4f0d      	ldr	r7, [pc, #52]	; (2978 <fillRect+0x78>)
    2944:	2380      	movs	r3, #128	; 0x80
    2946:	041b      	lsls	r3, r3, #16
    2948:	603b      	str	r3, [r7, #0]
	(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
    294a:	1ba4      	subs	r4, r4, r6
    294c:	3401      	adds	r4, #1
    294e:	464b      	mov	r3, r9
    2950:	1aea      	subs	r2, r5, r3
    2952:	3201      	adds	r2, #1
	LCD_Fast_Fill(fore_Color_High, fore_Color_Low,
    2954:	4362      	muls	r2, r4
    2956:	4b09      	ldr	r3, [pc, #36]	; (297c <fillRect+0x7c>)
    2958:	8819      	ldrh	r1, [r3, #0]
    295a:	4b09      	ldr	r3, [pc, #36]	; (2980 <fillRect+0x80>)
    295c:	8818      	ldrh	r0, [r3, #0]
    295e:	4b09      	ldr	r3, [pc, #36]	; (2984 <fillRect+0x84>)
    2960:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    2962:	4643      	mov	r3, r8
    2964:	603b      	str	r3, [r7, #0]
}
    2966:	b003      	add	sp, #12
    2968:	bc0c      	pop	{r2, r3}
    296a:	4690      	mov	r8, r2
    296c:	4699      	mov	r9, r3
    296e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2970:	41004494 	.word	0x41004494
    2974:	00002889 	.word	0x00002889
    2978:	41004498 	.word	0x41004498
    297c:	20000a98 	.word	0x20000a98
    2980:	20000a96 	.word	0x20000a96
    2984:	00002815 	.word	0x00002815

00002988 <fillRectBackColor>:
{
    2988:	b5f0      	push	{r4, r5, r6, r7, lr}
    298a:	46ce      	mov	lr, r9
    298c:	4647      	mov	r7, r8
    298e:	b580      	push	{r7, lr}
    2990:	b083      	sub	sp, #12
    2992:	0006      	movs	r6, r0
    2994:	4689      	mov	r9, r1
    2996:	0014      	movs	r4, r2
    2998:	001d      	movs	r5, r3
	if (x1>x2)
    299a:	4290      	cmp	r0, r2
    299c:	dd01      	ble.n	29a2 <fillRectBackColor+0x1a>
		x1 = x2;
    299e:	0016      	movs	r6, r2
		x2 = temp;
    29a0:	0004      	movs	r4, r0
	if (y1>y2)
    29a2:	45a9      	cmp	r9, r5
    29a4:	dd02      	ble.n	29ac <fillRectBackColor+0x24>
    29a6:	0033      	movs	r3, r6
		x1 = x2;
    29a8:	0026      	movs	r6, r4
		x2 = temp;
    29aa:	001c      	movs	r4, r3
	REG_PORT_OUTCLR1 = LCD_CS;
    29ac:	2380      	movs	r3, #128	; 0x80
    29ae:	03db      	lsls	r3, r3, #15
    29b0:	4698      	mov	r8, r3
    29b2:	4b11      	ldr	r3, [pc, #68]	; (29f8 <fillRectBackColor+0x70>)
    29b4:	4642      	mov	r2, r8
    29b6:	601a      	str	r2, [r3, #0]
	setXY(x1, y1, x2, y2);
    29b8:	b2ab      	uxth	r3, r5
    29ba:	b2a2      	uxth	r2, r4
    29bc:	4649      	mov	r1, r9
    29be:	4668      	mov	r0, sp
    29c0:	80c1      	strh	r1, [r0, #6]
    29c2:	88c1      	ldrh	r1, [r0, #6]
    29c4:	b2b0      	uxth	r0, r6
    29c6:	4f0d      	ldr	r7, [pc, #52]	; (29fc <fillRectBackColor+0x74>)
    29c8:	47b8      	blx	r7
	REG_PORT_OUTSET1 = LCD_DC;
    29ca:	4f0d      	ldr	r7, [pc, #52]	; (2a00 <fillRectBackColor+0x78>)
    29cc:	2380      	movs	r3, #128	; 0x80
    29ce:	041b      	lsls	r3, r3, #16
    29d0:	603b      	str	r3, [r7, #0]
	(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
    29d2:	1ba4      	subs	r4, r4, r6
    29d4:	3401      	adds	r4, #1
    29d6:	464b      	mov	r3, r9
    29d8:	1aea      	subs	r2, r5, r3
    29da:	3201      	adds	r2, #1
	LCD_Fast_Fill(back_Color_High, back_Color_Low,
    29dc:	4362      	muls	r2, r4
    29de:	4b09      	ldr	r3, [pc, #36]	; (2a04 <fillRectBackColor+0x7c>)
    29e0:	8819      	ldrh	r1, [r3, #0]
    29e2:	4b09      	ldr	r3, [pc, #36]	; (2a08 <fillRectBackColor+0x80>)
    29e4:	8818      	ldrh	r0, [r3, #0]
    29e6:	4b09      	ldr	r3, [pc, #36]	; (2a0c <fillRectBackColor+0x84>)
    29e8:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    29ea:	4643      	mov	r3, r8
    29ec:	603b      	str	r3, [r7, #0]
}
    29ee:	b003      	add	sp, #12
    29f0:	bc0c      	pop	{r2, r3}
    29f2:	4690      	mov	r8, r2
    29f4:	4699      	mov	r9, r3
    29f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    29f8:	41004494 	.word	0x41004494
    29fc:	00002889 	.word	0x00002889
    2a00:	41004498 	.word	0x41004498
    2a04:	20000a94 	.word	0x20000a94
    2a08:	20000a9a 	.word	0x20000a9a
    2a0c:	00002815 	.word	0x00002815

00002a10 <clrXY>:
{
    2a10:	b510      	push	{r4, lr}
	setXY(0,0,display_X_size,display_Y_size);
    2a12:	4b04      	ldr	r3, [pc, #16]	; (2a24 <clrXY+0x14>)
    2a14:	881b      	ldrh	r3, [r3, #0]
    2a16:	4a04      	ldr	r2, [pc, #16]	; (2a28 <clrXY+0x18>)
    2a18:	8812      	ldrh	r2, [r2, #0]
    2a1a:	2100      	movs	r1, #0
    2a1c:	2000      	movs	r0, #0
    2a1e:	4c03      	ldr	r4, [pc, #12]	; (2a2c <clrXY+0x1c>)
    2a20:	47a0      	blx	r4
}
    2a22:	bd10      	pop	{r4, pc}
    2a24:	20000156 	.word	0x20000156
    2a28:	20000154 	.word	0x20000154
    2a2c:	00002889 	.word	0x00002889

00002a30 <clrScr>:
{
    2a30:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_CS;
    2a32:	2280      	movs	r2, #128	; 0x80
    2a34:	03d2      	lsls	r2, r2, #15
    2a36:	4b02      	ldr	r3, [pc, #8]	; (2a40 <clrScr+0x10>)
    2a38:	601a      	str	r2, [r3, #0]
	clrXY();
    2a3a:	4b02      	ldr	r3, [pc, #8]	; (2a44 <clrScr+0x14>)
    2a3c:	4798      	blx	r3
}
    2a3e:	bd10      	pop	{r4, pc}
    2a40:	41004494 	.word	0x41004494
    2a44:	00002a11 	.word	0x00002a11

00002a48 <setPixel>:

void setPixel(uint16_t color)
{
    2a48:	b510      	push	{r4, lr}
	//it sets it to a 16-bit color.
	LCD_Write_DATA16((color>>8),(color&0xFF));
    2a4a:	b2c1      	uxtb	r1, r0
    2a4c:	0a00      	lsrs	r0, r0, #8
    2a4e:	4b01      	ldr	r3, [pc, #4]	; (2a54 <setPixel+0xc>)
    2a50:	4798      	blx	r3
}
    2a52:	bd10      	pop	{r4, pc}
    2a54:	00002acd 	.word	0x00002acd

00002a58 <clearScreen>:
	LCD_Write_DATA8(0x80);
	REG_PORT_OUTSET1 = LCD_CS;
}
*/
void clearScreen(void)
{
    2a58:	b510      	push	{r4, lr}
	fore_Color_High = ((r&248)|g>>5);
    2a5a:	2300      	movs	r3, #0
    2a5c:	4a06      	ldr	r2, [pc, #24]	; (2a78 <clearScreen+0x20>)
    2a5e:	8013      	strh	r3, [r2, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    2a60:	4a06      	ldr	r2, [pc, #24]	; (2a7c <clearScreen+0x24>)
    2a62:	8013      	strh	r3, [r2, #0]
	setColorRGB(0,0,0);
	fillRect(0,0,display_Y_size,display_X_size);
    2a64:	4b06      	ldr	r3, [pc, #24]	; (2a80 <clearScreen+0x28>)
    2a66:	881b      	ldrh	r3, [r3, #0]
    2a68:	4a06      	ldr	r2, [pc, #24]	; (2a84 <clearScreen+0x2c>)
    2a6a:	8812      	ldrh	r2, [r2, #0]
    2a6c:	2100      	movs	r1, #0
    2a6e:	2000      	movs	r0, #0
    2a70:	4c05      	ldr	r4, [pc, #20]	; (2a88 <clearScreen+0x30>)
    2a72:	47a0      	blx	r4
}
    2a74:	bd10      	pop	{r4, pc}
    2a76:	46c0      	nop			; (mov r8, r8)
    2a78:	20000a96 	.word	0x20000a96
    2a7c:	20000a98 	.word	0x20000a98
    2a80:	20000154 	.word	0x20000154
    2a84:	20000156 	.word	0x20000156
    2a88:	00002901 	.word	0x00002901

00002a8c <LCD_Write_Bus>:
	fillRect(0,0,799,489);
		
}

void LCD_Write_Bus(char VH, char VL)
{
    2a8c:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = 0x0000ffff;
    2a8e:	4c06      	ldr	r4, [pc, #24]	; (2aa8 <LCD_Write_Bus+0x1c>)
    2a90:	4b06      	ldr	r3, [pc, #24]	; (2aac <LCD_Write_Bus+0x20>)
    2a92:	6023      	str	r3, [r4, #0]
	REG_PORT_OUTSET1 = (VH << 8) | VL;
    2a94:	0200      	lsls	r0, r0, #8
    2a96:	4301      	orrs	r1, r0
    2a98:	4b05      	ldr	r3, [pc, #20]	; (2ab0 <LCD_Write_Bus+0x24>)
    2a9a:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    2a9c:	2280      	movs	r2, #128	; 0x80
    2a9e:	0292      	lsls	r2, r2, #10
    2aa0:	6022      	str	r2, [r4, #0]
	REG_PORT_OUTSET1 = LCD_WR;
    2aa2:	601a      	str	r2, [r3, #0]
}
    2aa4:	bd10      	pop	{r4, pc}
    2aa6:	46c0      	nop			; (mov r8, r8)
    2aa8:	41004494 	.word	0x41004494
    2aac:	0000ffff 	.word	0x0000ffff
    2ab0:	41004498 	.word	0x41004498

00002ab4 <LCD_Write_COM16>:

void LCD_Write_COM16(char VH, char VL)
{
    2ab4:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_DC;
    2ab6:	2280      	movs	r2, #128	; 0x80
    2ab8:	0412      	lsls	r2, r2, #16
    2aba:	4b02      	ldr	r3, [pc, #8]	; (2ac4 <LCD_Write_COM16+0x10>)
    2abc:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    2abe:	4b02      	ldr	r3, [pc, #8]	; (2ac8 <LCD_Write_COM16+0x14>)
    2ac0:	4798      	blx	r3
}
    2ac2:	bd10      	pop	{r4, pc}
    2ac4:	41004494 	.word	0x41004494
    2ac8:	00002a8d 	.word	0x00002a8d

00002acc <LCD_Write_DATA16>:
	REG_PORT_OUTCLR1 = LCD_DC;
	LCD_Write_Bus(0x00, VL);
}

void LCD_Write_DATA16(char VH, char VL)
{
    2acc:	b510      	push	{r4, lr}
	REG_PORT_OUTSET1 = LCD_DC;
    2ace:	2280      	movs	r2, #128	; 0x80
    2ad0:	0412      	lsls	r2, r2, #16
    2ad2:	4b02      	ldr	r3, [pc, #8]	; (2adc <LCD_Write_DATA16+0x10>)
    2ad4:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    2ad6:	4b02      	ldr	r3, [pc, #8]	; (2ae0 <LCD_Write_DATA16+0x14>)
    2ad8:	4798      	blx	r3
}
    2ada:	bd10      	pop	{r4, pc}
    2adc:	41004498 	.word	0x41004498
    2ae0:	00002a8d 	.word	0x00002a8d

00002ae4 <LCD_Write_DATA8>:

void LCD_Write_DATA8(char VL)
{
    2ae4:	b510      	push	{r4, lr}
    2ae6:	0001      	movs	r1, r0
	REG_PORT_OUTSET1 = LCD_DC;
    2ae8:	2280      	movs	r2, #128	; 0x80
    2aea:	0412      	lsls	r2, r2, #16
    2aec:	4b02      	ldr	r3, [pc, #8]	; (2af8 <LCD_Write_DATA8+0x14>)
    2aee:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(0x00, VL);
    2af0:	2000      	movs	r0, #0
    2af2:	4b02      	ldr	r3, [pc, #8]	; (2afc <LCD_Write_DATA8+0x18>)
    2af4:	4798      	blx	r3
}
    2af6:	bd10      	pop	{r4, pc}
    2af8:	41004498 	.word	0x41004498
    2afc:	00002a8d 	.word	0x00002a8d

00002b00 <InitLCD>:
{
    2b00:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b02:	46c6      	mov	lr, r8
    2b04:	b500      	push	{lr}
    2b06:	b082      	sub	sp, #8
	REG_PORT_DIRSET1 = 0x0000ffff;		//LCD data bus, PB00 - PB15
    2b08:	4b80      	ldr	r3, [pc, #512]	; (2d0c <InitLCD+0x20c>)
    2b0a:	4f81      	ldr	r7, [pc, #516]	; (2d10 <InitLCD+0x210>)
    2b0c:	601f      	str	r7, [r3, #0]
	REG_PORT_DIRSET1 = LCD_Reset;
    2b0e:	2580      	movs	r5, #128	; 0x80
    2b10:	05ed      	lsls	r5, r5, #23
    2b12:	601d      	str	r5, [r3, #0]
	REG_PORT_DIRSET1 = LCD_CS;
    2b14:	2680      	movs	r6, #128	; 0x80
    2b16:	03f6      	lsls	r6, r6, #15
    2b18:	601e      	str	r6, [r3, #0]
	REG_PORT_DIRSET1 = LCD_WR;
    2b1a:	2080      	movs	r0, #128	; 0x80
    2b1c:	0280      	lsls	r0, r0, #10
    2b1e:	6018      	str	r0, [r3, #0]
	REG_PORT_DIRSET1 = LCD_DC;
    2b20:	2180      	movs	r1, #128	; 0x80
    2b22:	0409      	lsls	r1, r1, #16
    2b24:	6019      	str	r1, [r3, #0]
	REG_PORT_DIRSET1 = LCD_RD;
    2b26:	2280      	movs	r2, #128	; 0x80
    2b28:	0252      	lsls	r2, r2, #9
    2b2a:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = 0x0000ffff;
    2b2c:	4c79      	ldr	r4, [pc, #484]	; (2d14 <InitLCD+0x214>)
    2b2e:	6027      	str	r7, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_Reset;
    2b30:	6025      	str	r5, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    2b32:	6026      	str	r6, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    2b34:	6020      	str	r0, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_DC;
    2b36:	6021      	str	r1, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_RD;
    2b38:	6022      	str	r2, [r4, #0]
	REG_PORT_DIRSET1 = PORT_PB16;
    2b3a:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTSET1 = PORT_PB16;
    2b3c:	4f76      	ldr	r7, [pc, #472]	; (2d18 <InitLCD+0x218>)
    2b3e:	603a      	str	r2, [r7, #0]
	REG_PORT_OUTSET1 = LCD_Reset;
    2b40:	603d      	str	r5, [r7, #0]
	delay_ms(5);
    2b42:	2005      	movs	r0, #5
    2b44:	4b75      	ldr	r3, [pc, #468]	; (2d1c <InitLCD+0x21c>)
    2b46:	4698      	mov	r8, r3
    2b48:	4798      	blx	r3
	REG_PORT_OUTCLR1 = LCD_Reset;
    2b4a:	6025      	str	r5, [r4, #0]
	delay_ms(5);
    2b4c:	2005      	movs	r0, #5
    2b4e:	47c0      	blx	r8
	REG_PORT_OUTSET1 = LCD_Reset;
    2b50:	603d      	str	r5, [r7, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    2b52:	6026      	str	r6, [r4, #0]
	for(int i = 0; i < 70; i++)
    2b54:	2400      	movs	r4, #0
		REG_PORT_OUTCLR1 = LCD_DC;
    2b56:	4b6f      	ldr	r3, [pc, #444]	; (2d14 <InitLCD+0x214>)
    2b58:	4698      	mov	r8, r3
    2b5a:	2580      	movs	r5, #128	; 0x80
    2b5c:	042d      	lsls	r5, r5, #16
    2b5e:	002f      	movs	r7, r5
		LCD_Write_COM16(belial[i],mulciber[i]);
    2b60:	4e6f      	ldr	r6, [pc, #444]	; (2d20 <InitLCD+0x220>)
		REG_PORT_OUTCLR1 = LCD_DC;
    2b62:	4643      	mov	r3, r8
    2b64:	601f      	str	r7, [r3, #0]
		LCD_Write_COM16(belial[i],mulciber[i]);
    2b66:	5da1      	ldrb	r1, [r4, r6]
    2b68:	4b6e      	ldr	r3, [pc, #440]	; (2d24 <InitLCD+0x224>)
    2b6a:	5ce0      	ldrb	r0, [r4, r3]
    2b6c:	4b6e      	ldr	r3, [pc, #440]	; (2d28 <InitLCD+0x228>)
    2b6e:	4798      	blx	r3
		REG_PORT_OUTSET1 = LCD_DC;
    2b70:	4b69      	ldr	r3, [pc, #420]	; (2d18 <InitLCD+0x218>)
    2b72:	601d      	str	r5, [r3, #0]
		LCD_Write_DATA8(lucifer[i]);
    2b74:	4b6d      	ldr	r3, [pc, #436]	; (2d2c <InitLCD+0x22c>)
    2b76:	5ce0      	ldrb	r0, [r4, r3]
    2b78:	4b6d      	ldr	r3, [pc, #436]	; (2d30 <InitLCD+0x230>)
    2b7a:	4798      	blx	r3
	for(int i = 0; i < 70; i++)
    2b7c:	3401      	adds	r4, #1
    2b7e:	2c46      	cmp	r4, #70	; 0x46
    2b80:	d1ef      	bne.n	2b62 <InitLCD+0x62>
    2b82:	23d1      	movs	r3, #209	; 0xd1
    2b84:	9301      	str	r3, [sp, #4]
			LCD_Write_COM16(k,0x00);
    2b86:	4d68      	ldr	r5, [pc, #416]	; (2d28 <InitLCD+0x228>)
			LCD_Write_DATA8(beelzebub[l]);
    2b88:	4f69      	ldr	r7, [pc, #420]	; (2d30 <InitLCD+0x230>)
    2b8a:	4c6a      	ldr	r4, [pc, #424]	; (2d34 <InitLCD+0x234>)
    2b8c:	0026      	movs	r6, r4
    2b8e:	3634      	adds	r6, #52	; 0x34
			LCD_Write_COM16(k,0x00);
    2b90:	2100      	movs	r1, #0
    2b92:	9801      	ldr	r0, [sp, #4]
    2b94:	47a8      	blx	r5
			LCD_Write_DATA8(beelzebub[l]);
    2b96:	7820      	ldrb	r0, [r4, #0]
    2b98:	47b8      	blx	r7
    2b9a:	3401      	adds	r4, #1
		for(int l = 0; l < 52; l++)
    2b9c:	42a6      	cmp	r6, r4
    2b9e:	d1f7      	bne.n	2b90 <InitLCD+0x90>
	for(char k = 0xD1; k < 0xD6; k++)
    2ba0:	9b01      	ldr	r3, [sp, #4]
    2ba2:	3301      	adds	r3, #1
    2ba4:	b2db      	uxtb	r3, r3
    2ba6:	9301      	str	r3, [sp, #4]
    2ba8:	2bd6      	cmp	r3, #214	; 0xd6
    2baa:	d1ee      	bne.n	2b8a <InitLCD+0x8a>
	LCD_Write_COM16(0xF0, 0x00);LCD_Write_DATA8(0x55);
    2bac:	2100      	movs	r1, #0
    2bae:	20f0      	movs	r0, #240	; 0xf0
    2bb0:	4c5d      	ldr	r4, [pc, #372]	; (2d28 <InitLCD+0x228>)
    2bb2:	47a0      	blx	r4
    2bb4:	2055      	movs	r0, #85	; 0x55
    2bb6:	4d5e      	ldr	r5, [pc, #376]	; (2d30 <InitLCD+0x230>)
    2bb8:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x01);LCD_Write_DATA8(0xAA);	
    2bba:	2101      	movs	r1, #1
    2bbc:	20f0      	movs	r0, #240	; 0xf0
    2bbe:	47a0      	blx	r4
    2bc0:	20aa      	movs	r0, #170	; 0xaa
    2bc2:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x02);LCD_Write_DATA8(0x52);	
    2bc4:	2102      	movs	r1, #2
    2bc6:	20f0      	movs	r0, #240	; 0xf0
    2bc8:	47a0      	blx	r4
    2bca:	2052      	movs	r0, #82	; 0x52
    2bcc:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x03);LCD_Write_DATA8(0x08);	
    2bce:	2103      	movs	r1, #3
    2bd0:	20f0      	movs	r0, #240	; 0xf0
    2bd2:	47a0      	blx	r4
    2bd4:	2008      	movs	r0, #8
    2bd6:	47a8      	blx	r5
	LCD_Write_COM16(0xF0, 0x04);LCD_Write_DATA8(0x00);	
    2bd8:	2104      	movs	r1, #4
    2bda:	20f0      	movs	r0, #240	; 0xf0
    2bdc:	47a0      	blx	r4
    2bde:	2000      	movs	r0, #0
    2be0:	47a8      	blx	r5
	LCD_Write_COM16(0xB1, 0x00);LCD_Write_DATA8(0xCC);
    2be2:	2100      	movs	r1, #0
    2be4:	20b1      	movs	r0, #177	; 0xb1
    2be6:	47a0      	blx	r4
    2be8:	20cc      	movs	r0, #204	; 0xcc
    2bea:	47a8      	blx	r5
	LCD_Write_COM16(0xB1, 0x01);LCD_Write_DATA8(0x00);	
    2bec:	2101      	movs	r1, #1
    2bee:	20b1      	movs	r0, #177	; 0xb1
    2bf0:	47a0      	blx	r4
    2bf2:	2000      	movs	r0, #0
    2bf4:	47a8      	blx	r5
	LCD_Write_COM16(0xB5, 0x00);LCD_Write_DATA8(0x50);	
    2bf6:	2100      	movs	r1, #0
    2bf8:	20b5      	movs	r0, #181	; 0xb5
    2bfa:	47a0      	blx	r4
    2bfc:	2050      	movs	r0, #80	; 0x50
    2bfe:	47a8      	blx	r5
	LCD_Write_COM16(0xB6, 0x00);LCD_Write_DATA8(0x05);
    2c00:	2100      	movs	r1, #0
    2c02:	20b6      	movs	r0, #182	; 0xb6
    2c04:	47a0      	blx	r4
    2c06:	2005      	movs	r0, #5
    2c08:	47a8      	blx	r5
	LCD_Write_COM16(0xB7, 0x00);LCD_Write_DATA8(0x70);
    2c0a:	2100      	movs	r1, #0
    2c0c:	20b7      	movs	r0, #183	; 0xb7
    2c0e:	47a0      	blx	r4
    2c10:	2070      	movs	r0, #112	; 0x70
    2c12:	47a8      	blx	r5
	LCD_Write_COM16(0xB7, 0x01);LCD_Write_DATA8(0x70);
    2c14:	2101      	movs	r1, #1
    2c16:	20b7      	movs	r0, #183	; 0xb7
    2c18:	47a0      	blx	r4
    2c1a:	2070      	movs	r0, #112	; 0x70
    2c1c:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x00);LCD_Write_DATA8(0x01);
    2c1e:	2100      	movs	r1, #0
    2c20:	20b8      	movs	r0, #184	; 0xb8
    2c22:	47a0      	blx	r4
    2c24:	2001      	movs	r0, #1
    2c26:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x01);LCD_Write_DATA8(0x03);
    2c28:	2101      	movs	r1, #1
    2c2a:	20b8      	movs	r0, #184	; 0xb8
    2c2c:	47a0      	blx	r4
    2c2e:	2003      	movs	r0, #3
    2c30:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x02);LCD_Write_DATA8(0x03);
    2c32:	2102      	movs	r1, #2
    2c34:	20b8      	movs	r0, #184	; 0xb8
    2c36:	47a0      	blx	r4
    2c38:	2003      	movs	r0, #3
    2c3a:	47a8      	blx	r5
	LCD_Write_COM16(0xB8, 0x03);LCD_Write_DATA8(0x03);	
    2c3c:	2103      	movs	r1, #3
    2c3e:	20b8      	movs	r0, #184	; 0xb8
    2c40:	47a0      	blx	r4
    2c42:	2003      	movs	r0, #3
    2c44:	47a8      	blx	r5
	LCD_Write_COM16(0xBC, 0x00);LCD_Write_DATA8(0x02);
    2c46:	2100      	movs	r1, #0
    2c48:	20bc      	movs	r0, #188	; 0xbc
    2c4a:	47a0      	blx	r4
    2c4c:	2002      	movs	r0, #2
    2c4e:	47a8      	blx	r5
	LCD_Write_COM16(0xBC, 0x01);LCD_Write_DATA8(0x00);
    2c50:	2101      	movs	r1, #1
    2c52:	20bc      	movs	r0, #188	; 0xbc
    2c54:	47a0      	blx	r4
    2c56:	2000      	movs	r0, #0
    2c58:	47a8      	blx	r5
	LCD_Write_COM16(0xBC, 0x02);LCD_Write_DATA8(0x00);
    2c5a:	2102      	movs	r1, #2
    2c5c:	20bc      	movs	r0, #188	; 0xbc
    2c5e:	47a0      	blx	r4
    2c60:	2000      	movs	r0, #0
    2c62:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x00);LCD_Write_DATA8(0xD0);
    2c64:	2100      	movs	r1, #0
    2c66:	20c9      	movs	r0, #201	; 0xc9
    2c68:	47a0      	blx	r4
    2c6a:	20d0      	movs	r0, #208	; 0xd0
    2c6c:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x01);LCD_Write_DATA8(0x02);
    2c6e:	2101      	movs	r1, #1
    2c70:	20c9      	movs	r0, #201	; 0xc9
    2c72:	47a0      	blx	r4
    2c74:	2002      	movs	r0, #2
    2c76:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x02);LCD_Write_DATA8(0x50);
    2c78:	2102      	movs	r1, #2
    2c7a:	20c9      	movs	r0, #201	; 0xc9
    2c7c:	47a0      	blx	r4
    2c7e:	2050      	movs	r0, #80	; 0x50
    2c80:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x03);LCD_Write_DATA8(0x50);
    2c82:	2103      	movs	r1, #3
    2c84:	20c9      	movs	r0, #201	; 0xc9
    2c86:	47a0      	blx	r4
    2c88:	2050      	movs	r0, #80	; 0x50
    2c8a:	47a8      	blx	r5
	LCD_Write_COM16(0xC9, 0x04);LCD_Write_DATA8(0x50);
    2c8c:	2104      	movs	r1, #4
    2c8e:	20c9      	movs	r0, #201	; 0xc9
    2c90:	47a0      	blx	r4
    2c92:	2050      	movs	r0, #80	; 0x50
    2c94:	47a8      	blx	r5
	LCD_Write_COM16(0x35, 0x00);LCD_Write_DATA8(0x00);
    2c96:	2100      	movs	r1, #0
    2c98:	2035      	movs	r0, #53	; 0x35
    2c9a:	47a0      	blx	r4
    2c9c:	2000      	movs	r0, #0
    2c9e:	47a8      	blx	r5
	LCD_Write_COM16(0x3A, 0x00);LCD_Write_DATA8(0x55);
    2ca0:	2100      	movs	r1, #0
    2ca2:	203a      	movs	r0, #58	; 0x3a
    2ca4:	47a0      	blx	r4
    2ca6:	2055      	movs	r0, #85	; 0x55
    2ca8:	47a8      	blx	r5
	LCD_Write_COM16(0x36, 0x00);LCD_Write_DATA8(0xE2);  //This is the MADCTL register
    2caa:	2100      	movs	r1, #0
    2cac:	2036      	movs	r0, #54	; 0x36
    2cae:	47a0      	blx	r4
    2cb0:	20e2      	movs	r0, #226	; 0xe2
    2cb2:	47a8      	blx	r5
  	LCD_Write_COM16(0x11,0x00);   //Start Up  
    2cb4:	2100      	movs	r1, #0
    2cb6:	2011      	movs	r0, #17
    2cb8:	47a0      	blx	r4
  	delay_ms(100);
    2cba:	2064      	movs	r0, #100	; 0x64
    2cbc:	4e17      	ldr	r6, [pc, #92]	; (2d1c <InitLCD+0x21c>)
    2cbe:	47b0      	blx	r6
  	LCD_Write_COM16(0x29,0x00);   //Display On  
    2cc0:	2100      	movs	r1, #0
    2cc2:	2029      	movs	r0, #41	; 0x29
    2cc4:	47a0      	blx	r4
   	delay_ms(100);
    2cc6:	2064      	movs	r0, #100	; 0x64
    2cc8:	47b0      	blx	r6
	LCD_Write_COM16(0x51,0x00);LCD_Write_DATA8(0xFF);
    2cca:	2100      	movs	r1, #0
    2ccc:	2051      	movs	r0, #81	; 0x51
    2cce:	47a0      	blx	r4
    2cd0:	20ff      	movs	r0, #255	; 0xff
    2cd2:	47a8      	blx	r5
	REG_PORT_OUTSET1 = LCD_CS;
    2cd4:	2280      	movs	r2, #128	; 0x80
    2cd6:	03d2      	lsls	r2, r2, #15
    2cd8:	4b0f      	ldr	r3, [pc, #60]	; (2d18 <InitLCD+0x218>)
    2cda:	601a      	str	r2, [r3, #0]
	clrScr();
    2cdc:	4b16      	ldr	r3, [pc, #88]	; (2d38 <InitLCD+0x238>)
    2cde:	4798      	blx	r3
	setColorRGB(0,0,0);
    2ce0:	2200      	movs	r2, #0
    2ce2:	2100      	movs	r1, #0
    2ce4:	2000      	movs	r0, #0
    2ce6:	4b15      	ldr	r3, [pc, #84]	; (2d3c <InitLCD+0x23c>)
    2ce8:	4798      	blx	r3
	setBackColorRGB(0, 0, 0);
    2cea:	2200      	movs	r2, #0
    2cec:	2100      	movs	r1, #0
    2cee:	2000      	movs	r0, #0
    2cf0:	4b13      	ldr	r3, [pc, #76]	; (2d40 <InitLCD+0x240>)
    2cf2:	4798      	blx	r3
	fillRect(0,0,799,489);
    2cf4:	23ea      	movs	r3, #234	; 0xea
    2cf6:	33ff      	adds	r3, #255	; 0xff
    2cf8:	4a12      	ldr	r2, [pc, #72]	; (2d44 <InitLCD+0x244>)
    2cfa:	2100      	movs	r1, #0
    2cfc:	2000      	movs	r0, #0
    2cfe:	4c12      	ldr	r4, [pc, #72]	; (2d48 <InitLCD+0x248>)
    2d00:	47a0      	blx	r4
}
    2d02:	b002      	add	sp, #8
    2d04:	bc04      	pop	{r2}
    2d06:	4690      	mov	r8, r2
    2d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2d0a:	46c0      	nop			; (mov r8, r8)
    2d0c:	41004488 	.word	0x41004488
    2d10:	0000ffff 	.word	0x0000ffff
    2d14:	41004494 	.word	0x41004494
    2d18:	41004498 	.word	0x41004498
    2d1c:	0000067d 	.word	0x0000067d
    2d20:	00006704 	.word	0x00006704
    2d24:	00006674 	.word	0x00006674
    2d28:	00002ab5 	.word	0x00002ab5
    2d2c:	000066bc 	.word	0x000066bc
    2d30:	00002ae5 	.word	0x00002ae5
    2d34:	00006640 	.word	0x00006640
    2d38:	00002a31 	.word	0x00002a31
    2d3c:	000027c5 	.word	0x000027c5
    2d40:	000027ed 	.word	0x000027ed
    2d44:	0000031f 	.word	0x0000031f
    2d48:	00002901 	.word	0x00002901

00002d4c <usart_read_callback>:
	SysTick_Config(SystemCoreClock/1000);
	system_interrupt_enable(SYSTEM_INTERRUPT_SYSTICK);
}

void usart_read_callback(struct usart_module *const usart_module)
{
    2d4c:	b510      	push	{r4, lr}
	// Read one character from the UART.
	//We can only use this function because it's non-blocking
	//and we can only read one character because reading > 1 means
	//it doesn't complete until _all_ characters are read.
	
	usart_read_buffer_job(&usart_instance, (uint8_t*)&rx_buf, 1);
    2d4e:	4c06      	ldr	r4, [pc, #24]	; (2d68 <usart_read_callback+0x1c>)
    2d50:	2201      	movs	r2, #1
    2d52:	0021      	movs	r1, r4
    2d54:	4805      	ldr	r0, [pc, #20]	; (2d6c <usart_read_callback+0x20>)
    2d56:	4b06      	ldr	r3, [pc, #24]	; (2d70 <usart_read_callback+0x24>)
    2d58:	4798      	blx	r3
	
	//stuff that ONE CHARACTER into the circular FIFO buffer
	ring_put(ouroboros, rx_buf);
    2d5a:	7821      	ldrb	r1, [r4, #0]
    2d5c:	4b05      	ldr	r3, [pc, #20]	; (2d74 <usart_read_callback+0x28>)
    2d5e:	6818      	ldr	r0, [r3, #0]
    2d60:	4b05      	ldr	r3, [pc, #20]	; (2d78 <usart_read_callback+0x2c>)
    2d62:	4798      	blx	r3
}
    2d64:	bd10      	pop	{r4, pc}
    2d66:	46c0      	nop			; (mov r8, r8)
    2d68:	20000af8 	.word	0x20000af8
    2d6c:	200002dc 	.word	0x200002dc
    2d70:	0000151d 	.word	0x0000151d
    2d74:	200002b0 	.word	0x200002b0
    2d78:	00000141 	.word	0x00000141

00002d7c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2d7c:	b570      	push	{r4, r5, r6, lr}
    2d7e:	b082      	sub	sp, #8
    2d80:	0005      	movs	r5, r0
    2d82:	000e      	movs	r6, r1
	uint16_t temp = 0;
    2d84:	2200      	movs	r2, #0
    2d86:	466b      	mov	r3, sp
    2d88:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    2d8a:	4c06      	ldr	r4, [pc, #24]	; (2da4 <usart_serial_getchar+0x28>)
    2d8c:	466b      	mov	r3, sp
    2d8e:	1d99      	adds	r1, r3, #6
    2d90:	0028      	movs	r0, r5
    2d92:	47a0      	blx	r4
    2d94:	2800      	cmp	r0, #0
    2d96:	d1f9      	bne.n	2d8c <usart_serial_getchar+0x10>

	*c = temp;
    2d98:	466b      	mov	r3, sp
    2d9a:	3306      	adds	r3, #6
    2d9c:	881b      	ldrh	r3, [r3, #0]
    2d9e:	7033      	strb	r3, [r6, #0]
}
    2da0:	b002      	add	sp, #8
    2da2:	bd70      	pop	{r4, r5, r6, pc}
    2da4:	0000144b 	.word	0x0000144b

00002da8 <usart_serial_putchar>:
{
    2da8:	b570      	push	{r4, r5, r6, lr}
    2daa:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    2dac:	b28c      	uxth	r4, r1
    2dae:	4e03      	ldr	r6, [pc, #12]	; (2dbc <usart_serial_putchar+0x14>)
    2db0:	0021      	movs	r1, r4
    2db2:	0028      	movs	r0, r5
    2db4:	47b0      	blx	r6
    2db6:	2800      	cmp	r0, #0
    2db8:	d1fa      	bne.n	2db0 <usart_serial_putchar+0x8>
}
    2dba:	bd70      	pop	{r4, r5, r6, pc}
    2dbc:	00001425 	.word	0x00001425

00002dc0 <SysTick_Handler>:
	ul_tickcount++;
    2dc0:	4a02      	ldr	r2, [pc, #8]	; (2dcc <SysTick_Handler+0xc>)
    2dc2:	8813      	ldrh	r3, [r2, #0]
    2dc4:	3301      	adds	r3, #1
    2dc6:	8013      	strh	r3, [r2, #0]
}
    2dc8:	4770      	bx	lr
    2dca:	46c0      	nop			; (mov r8, r8)
    2dcc:	200002a2 	.word	0x200002a2

00002dd0 <conf_systick>:
{
    2dd0:	b510      	push	{r4, lr}
	SysTick_Config(SystemCoreClock/1000);
    2dd2:	4b0e      	ldr	r3, [pc, #56]	; (2e0c <conf_systick+0x3c>)
    2dd4:	6818      	ldr	r0, [r3, #0]
    2dd6:	21fa      	movs	r1, #250	; 0xfa
    2dd8:	0089      	lsls	r1, r1, #2
    2dda:	4b0d      	ldr	r3, [pc, #52]	; (2e10 <conf_systick+0x40>)
    2ddc:	4798      	blx	r3
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
    2dde:	3801      	subs	r0, #1
    2de0:	4b0c      	ldr	r3, [pc, #48]	; (2e14 <conf_systick+0x44>)
    2de2:	4298      	cmp	r0, r3
    2de4:	d80d      	bhi.n	2e02 <conf_systick+0x32>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
    2de6:	4a0c      	ldr	r2, [pc, #48]	; (2e18 <conf_systick+0x48>)
    2de8:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
    2dea:	480c      	ldr	r0, [pc, #48]	; (2e1c <conf_systick+0x4c>)
    2dec:	6a03      	ldr	r3, [r0, #32]
    2dee:	021b      	lsls	r3, r3, #8
    2df0:	0a1b      	lsrs	r3, r3, #8
    2df2:	21c0      	movs	r1, #192	; 0xc0
    2df4:	0609      	lsls	r1, r1, #24
    2df6:	430b      	orrs	r3, r1
    2df8:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
    2dfa:	2300      	movs	r3, #0
    2dfc:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
    2dfe:	3307      	adds	r3, #7
    2e00:	6013      	str	r3, [r2, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2e02:	2280      	movs	r2, #128	; 0x80
    2e04:	0612      	lsls	r2, r2, #24
    2e06:	4b06      	ldr	r3, [pc, #24]	; (2e20 <conf_systick+0x50>)
    2e08:	601a      	str	r2, [r3, #0]
}
    2e0a:	bd10      	pop	{r4, pc}
    2e0c:	2000000c 	.word	0x2000000c
    2e10:	00003179 	.word	0x00003179
    2e14:	00ffffff 	.word	0x00ffffff
    2e18:	e000e010 	.word	0xe000e010
    2e1c:	e000ed00 	.word	0xe000ed00
    2e20:	e000e100 	.word	0xe000e100

00002e24 <configure_usart>:

/**************************SERCOM STUFF*******************************/


void configure_usart(void)
{
    2e24:	b570      	push	{r4, r5, r6, lr}
    2e26:	b090      	sub	sp, #64	; 0x40
	config->data_order       = USART_DATAORDER_LSB;
    2e28:	2380      	movs	r3, #128	; 0x80
    2e2a:	05db      	lsls	r3, r3, #23
    2e2c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2e2e:	2300      	movs	r3, #0
    2e30:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    2e32:	22ff      	movs	r2, #255	; 0xff
    2e34:	4669      	mov	r1, sp
    2e36:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    2e38:	2200      	movs	r2, #0
    2e3a:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2e3c:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    2e3e:	2196      	movs	r1, #150	; 0x96
    2e40:	0189      	lsls	r1, r1, #6
    2e42:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    2e44:	2101      	movs	r1, #1
    2e46:	2024      	movs	r0, #36	; 0x24
    2e48:	466c      	mov	r4, sp
    2e4a:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    2e4c:	3001      	adds	r0, #1
    2e4e:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    2e50:	3125      	adds	r1, #37	; 0x25
    2e52:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    2e54:	3101      	adds	r1, #1
    2e56:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    2e58:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    2e5a:	3105      	adds	r1, #5
    2e5c:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2e5e:	3101      	adds	r1, #1
    2e60:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2e62:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2e64:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    2e66:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    2e68:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    2e6a:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    2e6c:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    2e6e:	2313      	movs	r3, #19
    2e70:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    2e72:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = 9600;
	config_usart.mux_setting = USART_RX_1_TX_0_XCK_1;
    2e74:	2380      	movs	r3, #128	; 0x80
    2e76:	035b      	lsls	r3, r3, #13
    2e78:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_PA08D_SERCOM2_PAD0;
    2e7a:	4b1e      	ldr	r3, [pc, #120]	; (2ef4 <configure_usart+0xd0>)
    2e7c:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = PINMUX_PA09D_SERCOM2_PAD1;
    2e7e:	4b1e      	ldr	r3, [pc, #120]	; (2ef8 <configure_usart+0xd4>)
    2e80:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = PINMUX_UNUSED;
    2e82:	2301      	movs	r3, #1
    2e84:	425b      	negs	r3, r3
    2e86:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = PINMUX_UNUSED;
    2e88:	930f      	str	r3, [sp, #60]	; 0x3c
	
	while (usart_init(&usart_instance, SERCOM2, &config_usart) != STATUS_OK) {
    2e8a:	4d1c      	ldr	r5, [pc, #112]	; (2efc <configure_usart+0xd8>)
    2e8c:	4c1c      	ldr	r4, [pc, #112]	; (2f00 <configure_usart+0xdc>)
    2e8e:	466a      	mov	r2, sp
    2e90:	491c      	ldr	r1, [pc, #112]	; (2f04 <configure_usart+0xe0>)
    2e92:	0028      	movs	r0, r5
    2e94:	47a0      	blx	r4
    2e96:	2800      	cmp	r0, #0
    2e98:	d1f9      	bne.n	2e8e <configure_usart+0x6a>
	stdio_base = (void *)module;
    2e9a:	4c18      	ldr	r4, [pc, #96]	; (2efc <configure_usart+0xd8>)
    2e9c:	4b1a      	ldr	r3, [pc, #104]	; (2f08 <configure_usart+0xe4>)
    2e9e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2ea0:	4a1a      	ldr	r2, [pc, #104]	; (2f0c <configure_usart+0xe8>)
    2ea2:	4b1b      	ldr	r3, [pc, #108]	; (2f10 <configure_usart+0xec>)
    2ea4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2ea6:	4a1b      	ldr	r2, [pc, #108]	; (2f14 <configure_usart+0xf0>)
    2ea8:	4b1b      	ldr	r3, [pc, #108]	; (2f18 <configure_usart+0xf4>)
    2eaa:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    2eac:	466a      	mov	r2, sp
    2eae:	4915      	ldr	r1, [pc, #84]	; (2f04 <configure_usart+0xe0>)
    2eb0:	0020      	movs	r0, r4
    2eb2:	4b13      	ldr	r3, [pc, #76]	; (2f00 <configure_usart+0xdc>)
    2eb4:	4798      	blx	r3
	setbuf(stdout, NULL);
    2eb6:	4e19      	ldr	r6, [pc, #100]	; (2f1c <configure_usart+0xf8>)
    2eb8:	6833      	ldr	r3, [r6, #0]
    2eba:	6898      	ldr	r0, [r3, #8]
    2ebc:	2100      	movs	r1, #0
    2ebe:	4d18      	ldr	r5, [pc, #96]	; (2f20 <configure_usart+0xfc>)
    2ec0:	47a8      	blx	r5
	setbuf(stdin, NULL);
    2ec2:	6833      	ldr	r3, [r6, #0]
    2ec4:	6858      	ldr	r0, [r3, #4]
    2ec6:	2100      	movs	r1, #0
    2ec8:	47a8      	blx	r5
	SercomUsart *const usart_hw = &(module->hw->USART);
    2eca:	6825      	ldr	r5, [r4, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2ecc:	0028      	movs	r0, r5
    2ece:	4b15      	ldr	r3, [pc, #84]	; (2f24 <configure_usart+0x100>)
    2ed0:	4798      	blx	r3
    2ed2:	231f      	movs	r3, #31
    2ed4:	4018      	ands	r0, r3
    2ed6:	3b1e      	subs	r3, #30
    2ed8:	4083      	lsls	r3, r0
    2eda:	4a13      	ldr	r2, [pc, #76]	; (2f28 <configure_usart+0x104>)
    2edc:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2ede:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    2ee0:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2ee2:	2b00      	cmp	r3, #0
    2ee4:	d1fc      	bne.n	2ee0 <configure_usart+0xbc>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2ee6:	682b      	ldr	r3, [r5, #0]
    2ee8:	2202      	movs	r2, #2
    2eea:	4313      	orrs	r3, r2
    2eec:	602b      	str	r3, [r5, #0]
	}
	stdio_serial_init(&usart_instance, SERCOM2, &config_usart);
	usart_enable(&usart_instance);
}
    2eee:	b010      	add	sp, #64	; 0x40
    2ef0:	bd70      	pop	{r4, r5, r6, pc}
    2ef2:	46c0      	nop			; (mov r8, r8)
    2ef4:	00080003 	.word	0x00080003
    2ef8:	00090003 	.word	0x00090003
    2efc:	200002dc 	.word	0x200002dc
    2f00:	000010e9 	.word	0x000010e9
    2f04:	42001000 	.word	0x42001000
    2f08:	200002d8 	.word	0x200002d8
    2f0c:	00002da9 	.word	0x00002da9
    2f10:	200002d4 	.word	0x200002d4
    2f14:	00002d7d 	.word	0x00002d7d
    2f18:	200002d0 	.word	0x200002d0
    2f1c:	2000015c 	.word	0x2000015c
    2f20:	000037b5 	.word	0x000037b5
    2f24:	00001059 	.word	0x00001059
    2f28:	e000e100 	.word	0xe000e100

00002f2c <configure_usart_callbacks>:

void configure_usart_callbacks(void)
{
    2f2c:	b510      	push	{r4, lr}
	usart_register_callback(&usart_instance,usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
    2f2e:	4c06      	ldr	r4, [pc, #24]	; (2f48 <configure_usart_callbacks+0x1c>)
    2f30:	2201      	movs	r2, #1
    2f32:	4906      	ldr	r1, [pc, #24]	; (2f4c <configure_usart_callbacks+0x20>)
    2f34:	0020      	movs	r0, r4
    2f36:	4b06      	ldr	r3, [pc, #24]	; (2f50 <configure_usart_callbacks+0x24>)
    2f38:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    2f3a:	2231      	movs	r2, #49	; 0x31
    2f3c:	5ca3      	ldrb	r3, [r4, r2]
    2f3e:	2102      	movs	r1, #2
    2f40:	430b      	orrs	r3, r1
    2f42:	54a3      	strb	r3, [r4, r2]
	usart_enable_callback(&usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
}
    2f44:	bd10      	pop	{r4, pc}
    2f46:	46c0      	nop			; (mov r8, r8)
    2f48:	200002dc 	.word	0x200002dc
    2f4c:	00002d4d 	.word	0x00002d4d
    2f50:	00001505 	.word	0x00001505

00002f54 <configure_adc>:
	usart_enable(&usart_USB);
}
*/

void configure_adc(void)
{
    2f54:	b510      	push	{r4, lr}
    2f56:	b08c      	sub	sp, #48	; 0x30
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    2f58:	4668      	mov	r0, sp
    2f5a:	4b11      	ldr	r3, [pc, #68]	; (2fa0 <configure_adc+0x4c>)
    2f5c:	4798      	blx	r3
	config_adc.positive_input = ADC_POSITIVE_INPUT_DAC;
    2f5e:	231c      	movs	r3, #28
    2f60:	466a      	mov	r2, sp
    2f62:	7313      	strb	r3, [r2, #12]
	adc_init(&adc_instance, ADC, &config_adc);
    2f64:	4c0f      	ldr	r4, [pc, #60]	; (2fa4 <configure_adc+0x50>)
    2f66:	4910      	ldr	r1, [pc, #64]	; (2fa8 <configure_adc+0x54>)
    2f68:	0020      	movs	r0, r4
    2f6a:	4b10      	ldr	r3, [pc, #64]	; (2fac <configure_adc+0x58>)
    2f6c:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    2f6e:	6822      	ldr	r2, [r4, #0]
    2f70:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    2f72:	b25b      	sxtb	r3, r3
    2f74:	2b00      	cmp	r3, #0
    2f76:	dbfb      	blt.n	2f70 <configure_adc+0x1c>
    2f78:	2180      	movs	r1, #128	; 0x80
    2f7a:	0409      	lsls	r1, r1, #16
    2f7c:	4b0c      	ldr	r3, [pc, #48]	; (2fb0 <configure_adc+0x5c>)
    2f7e:	6019      	str	r1, [r3, #0]
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    2f80:	230f      	movs	r3, #15
    2f82:	7593      	strb	r3, [r2, #22]
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    2f84:	7613      	strb	r3, [r2, #24]
	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    2f86:	7813      	ldrb	r3, [r2, #0]
    2f88:	2102      	movs	r1, #2
    2f8a:	430b      	orrs	r3, r1
    2f8c:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
    2f8e:	4b05      	ldr	r3, [pc, #20]	; (2fa4 <configure_adc+0x50>)
    2f90:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    2f92:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
    2f94:	b25b      	sxtb	r3, r3
    2f96:	2b00      	cmp	r3, #0
    2f98:	dbfb      	blt.n	2f92 <configure_adc+0x3e>
	adc_enable(&adc_instance);
}
    2f9a:	b00c      	add	sp, #48	; 0x30
    2f9c:	bd10      	pop	{r4, pc}
    2f9e:	46c0      	nop			; (mov r8, r8)
    2fa0:	00000751 	.word	0x00000751
    2fa4:	20000afc 	.word	0x20000afc
    2fa8:	42004000 	.word	0x42004000
    2fac:	00000795 	.word	0x00000795
    2fb0:	e000e100 	.word	0xe000e100

00002fb4 <setupBoard>:


void setupBoard(void)
{
    2fb4:	b570      	push	{r4, r5, r6, lr}
	uint16_t adcResult;

	system_init();
    2fb6:	4b30      	ldr	r3, [pc, #192]	; (3078 <setupBoard+0xc4>)
    2fb8:	4798      	blx	r3
	
	configure_adc();
    2fba:	4b30      	ldr	r3, [pc, #192]	; (307c <setupBoard+0xc8>)
    2fbc:	4798      	blx	r3
	Adc *const adc_module = module_inst->hw;
    2fbe:	4b30      	ldr	r3, [pc, #192]	; (3080 <setupBoard+0xcc>)
    2fc0:	6819      	ldr	r1, [r3, #0]
    2fc2:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    2fc4:	b25b      	sxtb	r3, r3
    2fc6:	2b00      	cmp	r3, #0
    2fc8:	dbfb      	blt.n	2fc2 <setupBoard+0xe>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    2fca:	7b0b      	ldrb	r3, [r1, #12]
    2fcc:	2202      	movs	r2, #2
    2fce:	4313      	orrs	r3, r2
    2fd0:	730b      	strb	r3, [r1, #12]
    2fd2:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    2fd4:	b25b      	sxtb	r3, r3
    2fd6:	2b00      	cmp	r3, #0
    2fd8:	dbfb      	blt.n	2fd2 <setupBoard+0x1e>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2fda:	2001      	movs	r0, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    2fdc:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
    2fde:	2402      	movs	r4, #2
    2fe0:	e001      	b.n	2fe6 <setupBoard+0x32>
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    2fe2:	4210      	tst	r0, r2
    2fe4:	d10a      	bne.n	2ffc <setupBoard+0x48>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    2fe6:	7e0b      	ldrb	r3, [r1, #24]
    2fe8:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2fea:	0002      	movs	r2, r0
    2fec:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    2fee:	421d      	tst	r5, r3
    2ff0:	d000      	beq.n	2ff4 <setupBoard+0x40>
		status_flags |= ADC_STATUS_WINDOW;
    2ff2:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    2ff4:	421c      	tst	r4, r3
    2ff6:	d0f4      	beq.n	2fe2 <setupBoard+0x2e>
		status_flags |= ADC_STATUS_OVERRUN;
    2ff8:	432a      	orrs	r2, r5
    2ffa:	e7f2      	b.n	2fe2 <setupBoard+0x2e>
    2ffc:	7e4b      	ldrb	r3, [r1, #25]
	while (adc_is_syncing(module_inst)) {
    2ffe:	b25b      	sxtb	r3, r3
    3000:	2b00      	cmp	r3, #0
    3002:	dbfb      	blt.n	2ffc <setupBoard+0x48>
	*result = adc_module->RESULT.reg;
    3004:	8b4c      	ldrh	r4, [r1, #26]
    3006:	b2a4      	uxth	r4, r4
	adc_module->INTFLAG.reg = int_flags;
    3008:	2301      	movs	r3, #1
    300a:	760b      	strb	r3, [r1, #24]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    300c:	7e0a      	ldrb	r2, [r1, #24]
    300e:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    3010:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    3012:	0750      	lsls	r0, r2, #29
    3014:	d501      	bpl.n	301a <setupBoard+0x66>
		status_flags |= ADC_STATUS_WINDOW;
    3016:	2002      	movs	r0, #2
    3018:	4303      	orrs	r3, r0
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    301a:	0792      	lsls	r2, r2, #30
    301c:	d501      	bpl.n	3022 <setupBoard+0x6e>
		status_flags |= ADC_STATUS_OVERRUN;
    301e:	2204      	movs	r2, #4
    3020:	4313      	orrs	r3, r2
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    3022:	075b      	lsls	r3, r3, #29
    3024:	d501      	bpl.n	302a <setupBoard+0x76>
	adc_module->INTFLAG.reg = int_flags;
    3026:	2302      	movs	r3, #2
    3028:	760b      	strb	r3, [r1, #24]
	adc_start_conversion(&adc_instance);
	do {
	/* Wait for conversion to be done and read out result */
	} while (adc_read(&adc_instance, &adcResult) == STATUS_BUSY);
	
	delay_init();
    302a:	4b16      	ldr	r3, [pc, #88]	; (3084 <setupBoard+0xd0>)
    302c:	4798      	blx	r3
	srand(adcResult);
    302e:	0020      	movs	r0, r4
    3030:	4b15      	ldr	r3, [pc, #84]	; (3088 <setupBoard+0xd4>)
    3032:	4798      	blx	r3
	conf_systick();
    3034:	4c15      	ldr	r4, [pc, #84]	; (308c <setupBoard+0xd8>)
    3036:	47a0      	blx	r4
    
	//configure_usart_USB();
	
	configure_usart();
    3038:	4b15      	ldr	r3, [pc, #84]	; (3090 <setupBoard+0xdc>)
    303a:	4798      	blx	r3
	configure_usart_callbacks();
    303c:	4b15      	ldr	r3, [pc, #84]	; (3094 <setupBoard+0xe0>)
    303e:	4798      	blx	r3
	cpu_irq_enable();
    3040:	2201      	movs	r2, #1
    3042:	4b15      	ldr	r3, [pc, #84]	; (3098 <setupBoard+0xe4>)
    3044:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    3046:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    304a:	b662      	cpsie	i
	system_interrupt_enable_global();
	
	//I have no idea why I need to call this; it's in the callback and it
	//doesn't work without this line here. Remove this at your own peril.
	usart_read_buffer_job(&usart_instance, (uint8_t*)&rx_buf, 1);
    304c:	4913      	ldr	r1, [pc, #76]	; (309c <setupBoard+0xe8>)
    304e:	4814      	ldr	r0, [pc, #80]	; (30a0 <setupBoard+0xec>)
    3050:	4b14      	ldr	r3, [pc, #80]	; (30a4 <setupBoard+0xf0>)
    3052:	4798      	blx	r3

	printf("\n\rSerial OK 9600 8N1\n\r");
    3054:	4814      	ldr	r0, [pc, #80]	; (30a8 <setupBoard+0xf4>)
    3056:	4b15      	ldr	r3, [pc, #84]	; (30ac <setupBoard+0xf8>)
    3058:	4798      	blx	r3
	
	InitLCD();
    305a:	4b15      	ldr	r3, [pc, #84]	; (30b0 <setupBoard+0xfc>)
    305c:	4798      	blx	r3
	splashScreen();
    305e:	4b15      	ldr	r3, [pc, #84]	; (30b4 <setupBoard+0x100>)
    3060:	4798      	blx	r3
			
	conf_systick();
    3062:	47a0      	blx	r4

	xCharPos=0;
    3064:	2300      	movs	r3, #0
    3066:	4a14      	ldr	r2, [pc, #80]	; (30b8 <setupBoard+0x104>)
    3068:	8013      	strh	r3, [r2, #0]
	yCharPos=0;
    306a:	4a14      	ldr	r2, [pc, #80]	; (30bc <setupBoard+0x108>)
    306c:	8013      	strh	r3, [r2, #0]
	drawChar(0xFF);
    306e:	20ff      	movs	r0, #255	; 0xff
    3070:	4b13      	ldr	r3, [pc, #76]	; (30c0 <setupBoard+0x10c>)
    3072:	4798      	blx	r3
}
    3074:	bd70      	pop	{r4, r5, r6, pc}
    3076:	46c0      	nop			; (mov r8, r8)
    3078:	00001e41 	.word	0x00001e41
    307c:	00002f55 	.word	0x00002f55
    3080:	20000afc 	.word	0x20000afc
    3084:	0000063d 	.word	0x0000063d
    3088:	000036bd 	.word	0x000036bd
    308c:	00002dd1 	.word	0x00002dd1
    3090:	00002e25 	.word	0x00002e25
    3094:	00002f2d 	.word	0x00002f2d
    3098:	20000008 	.word	0x20000008
    309c:	20000af8 	.word	0x20000af8
    30a0:	200002dc 	.word	0x200002dc
    30a4:	0000151d 	.word	0x0000151d
    30a8:	0000674c 	.word	0x0000674c
    30ac:	00003689 	.word	0x00003689
    30b0:	00002b01 	.word	0x00002b01
    30b4:	000002a1 	.word	0x000002a1
    30b8:	2000029c 	.word	0x2000029c
    30bc:	2000029e 	.word	0x2000029e
    30c0:	00002025 	.word	0x00002025

000030c4 <main>:
{
    30c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	setupBoard();
    30c6:	4b20      	ldr	r3, [pc, #128]	; (3148 <main+0x84>)
    30c8:	4798      	blx	r3
	uint8_t * buffer  = malloc(UART_BUFFER_SIZE * sizeof(uint8_t));
    30ca:	200a      	movs	r0, #10
    30cc:	4b1f      	ldr	r3, [pc, #124]	; (314c <main+0x88>)
    30ce:	4798      	blx	r3
	ouroboros = ring_init(buffer, UART_BUFFER_SIZE);
    30d0:	210a      	movs	r1, #10
    30d2:	4b1f      	ldr	r3, [pc, #124]	; (3150 <main+0x8c>)
    30d4:	4798      	blx	r3
    30d6:	4b1f      	ldr	r3, [pc, #124]	; (3154 <main+0x90>)
    30d8:	6018      	str	r0, [r3, #0]
		if((ul_tickcount % (UINT16_MAX/4) == 0) && (funcLock == false))
    30da:	4f1f      	ldr	r7, [pc, #124]	; (3158 <main+0x94>)
    30dc:	4e1f      	ldr	r6, [pc, #124]	; (315c <main+0x98>)
    30de:	4d20      	ldr	r5, [pc, #128]	; (3160 <main+0x9c>)
    30e0:	e015      	b.n	310e <main+0x4a>
		if((ul_tickcount % 200 == 0) && (funcLock == false))
    30e2:	21c8      	movs	r1, #200	; 0xc8
    30e4:	0020      	movs	r0, r4
    30e6:	4b1d      	ldr	r3, [pc, #116]	; (315c <main+0x98>)
    30e8:	4798      	blx	r3
    30ea:	b289      	uxth	r1, r1
    30ec:	2900      	cmp	r1, #0
    30ee:	d10e      	bne.n	310e <main+0x4a>
    30f0:	4b1c      	ldr	r3, [pc, #112]	; (3164 <main+0xa0>)
    30f2:	781b      	ldrb	r3, [r3, #0]
    30f4:	2b00      	cmp	r3, #0
    30f6:	d10a      	bne.n	310e <main+0x4a>
			funcLock = true;
    30f8:	4c1a      	ldr	r4, [pc, #104]	; (3164 <main+0xa0>)
    30fa:	2301      	movs	r3, #1
    30fc:	7023      	strb	r3, [r4, #0]
			readKeyboard();
    30fe:	4b1a      	ldr	r3, [pc, #104]	; (3168 <main+0xa4>)
    3100:	4798      	blx	r3
			printKeyboardBuffer();
    3102:	4b1a      	ldr	r3, [pc, #104]	; (316c <main+0xa8>)
    3104:	4798      	blx	r3
			parseRXBuffer();
    3106:	4b1a      	ldr	r3, [pc, #104]	; (3170 <main+0xac>)
    3108:	4798      	blx	r3
			funcLock = false;
    310a:	2300      	movs	r3, #0
    310c:	7023      	strb	r3, [r4, #0]
		__WFI();
    310e:	bf30      	wfi
		if((ul_tickcount % (UINT16_MAX/4) == 0) && (funcLock == false))
    3110:	883c      	ldrh	r4, [r7, #0]
    3112:	0029      	movs	r1, r5
    3114:	0020      	movs	r0, r4
    3116:	47b0      	blx	r6
    3118:	b289      	uxth	r1, r1
    311a:	2900      	cmp	r1, #0
    311c:	d1e1      	bne.n	30e2 <main+0x1e>
    311e:	4b11      	ldr	r3, [pc, #68]	; (3164 <main+0xa0>)
    3120:	781b      	ldrb	r3, [r3, #0]
    3122:	2b00      	cmp	r3, #0
    3124:	d1f3      	bne.n	310e <main+0x4a>
			funcLock = true;
    3126:	4c0f      	ldr	r4, [pc, #60]	; (3164 <main+0xa0>)
    3128:	3301      	adds	r3, #1
    312a:	7023      	strb	r3, [r4, #0]
			blinkCursor();
    312c:	4b11      	ldr	r3, [pc, #68]	; (3174 <main+0xb0>)
    312e:	4798      	blx	r3
			funcLock = false;
    3130:	2300      	movs	r3, #0
    3132:	7023      	strb	r3, [r4, #0]
		if((ul_tickcount % 200 == 0) && (funcLock == false))
    3134:	4b08      	ldr	r3, [pc, #32]	; (3158 <main+0x94>)
    3136:	8818      	ldrh	r0, [r3, #0]
    3138:	21c8      	movs	r1, #200	; 0xc8
    313a:	4b08      	ldr	r3, [pc, #32]	; (315c <main+0x98>)
    313c:	4798      	blx	r3
    313e:	b289      	uxth	r1, r1
    3140:	2900      	cmp	r1, #0
    3142:	d0d9      	beq.n	30f8 <main+0x34>
    3144:	e7e3      	b.n	310e <main+0x4a>
    3146:	46c0      	nop			; (mov r8, r8)
    3148:	00002fb5 	.word	0x00002fb5
    314c:	00003501 	.word	0x00003501
    3150:	00000115 	.word	0x00000115
    3154:	200002b0 	.word	0x200002b0
    3158:	200002a2 	.word	0x200002a2
    315c:	00003285 	.word	0x00003285
    3160:	00003fff 	.word	0x00003fff
    3164:	200002a0 	.word	0x200002a0
    3168:	000025c5 	.word	0x000025c5
    316c:	000024b9 	.word	0x000024b9
    3170:	00000481 	.word	0x00000481
    3174:	000022bd 	.word	0x000022bd

00003178 <__udivsi3>:
    3178:	2200      	movs	r2, #0
    317a:	0843      	lsrs	r3, r0, #1
    317c:	428b      	cmp	r3, r1
    317e:	d374      	bcc.n	326a <__udivsi3+0xf2>
    3180:	0903      	lsrs	r3, r0, #4
    3182:	428b      	cmp	r3, r1
    3184:	d35f      	bcc.n	3246 <__udivsi3+0xce>
    3186:	0a03      	lsrs	r3, r0, #8
    3188:	428b      	cmp	r3, r1
    318a:	d344      	bcc.n	3216 <__udivsi3+0x9e>
    318c:	0b03      	lsrs	r3, r0, #12
    318e:	428b      	cmp	r3, r1
    3190:	d328      	bcc.n	31e4 <__udivsi3+0x6c>
    3192:	0c03      	lsrs	r3, r0, #16
    3194:	428b      	cmp	r3, r1
    3196:	d30d      	bcc.n	31b4 <__udivsi3+0x3c>
    3198:	22ff      	movs	r2, #255	; 0xff
    319a:	0209      	lsls	r1, r1, #8
    319c:	ba12      	rev	r2, r2
    319e:	0c03      	lsrs	r3, r0, #16
    31a0:	428b      	cmp	r3, r1
    31a2:	d302      	bcc.n	31aa <__udivsi3+0x32>
    31a4:	1212      	asrs	r2, r2, #8
    31a6:	0209      	lsls	r1, r1, #8
    31a8:	d065      	beq.n	3276 <__udivsi3+0xfe>
    31aa:	0b03      	lsrs	r3, r0, #12
    31ac:	428b      	cmp	r3, r1
    31ae:	d319      	bcc.n	31e4 <__udivsi3+0x6c>
    31b0:	e000      	b.n	31b4 <__udivsi3+0x3c>
    31b2:	0a09      	lsrs	r1, r1, #8
    31b4:	0bc3      	lsrs	r3, r0, #15
    31b6:	428b      	cmp	r3, r1
    31b8:	d301      	bcc.n	31be <__udivsi3+0x46>
    31ba:	03cb      	lsls	r3, r1, #15
    31bc:	1ac0      	subs	r0, r0, r3
    31be:	4152      	adcs	r2, r2
    31c0:	0b83      	lsrs	r3, r0, #14
    31c2:	428b      	cmp	r3, r1
    31c4:	d301      	bcc.n	31ca <__udivsi3+0x52>
    31c6:	038b      	lsls	r3, r1, #14
    31c8:	1ac0      	subs	r0, r0, r3
    31ca:	4152      	adcs	r2, r2
    31cc:	0b43      	lsrs	r3, r0, #13
    31ce:	428b      	cmp	r3, r1
    31d0:	d301      	bcc.n	31d6 <__udivsi3+0x5e>
    31d2:	034b      	lsls	r3, r1, #13
    31d4:	1ac0      	subs	r0, r0, r3
    31d6:	4152      	adcs	r2, r2
    31d8:	0b03      	lsrs	r3, r0, #12
    31da:	428b      	cmp	r3, r1
    31dc:	d301      	bcc.n	31e2 <__udivsi3+0x6a>
    31de:	030b      	lsls	r3, r1, #12
    31e0:	1ac0      	subs	r0, r0, r3
    31e2:	4152      	adcs	r2, r2
    31e4:	0ac3      	lsrs	r3, r0, #11
    31e6:	428b      	cmp	r3, r1
    31e8:	d301      	bcc.n	31ee <__udivsi3+0x76>
    31ea:	02cb      	lsls	r3, r1, #11
    31ec:	1ac0      	subs	r0, r0, r3
    31ee:	4152      	adcs	r2, r2
    31f0:	0a83      	lsrs	r3, r0, #10
    31f2:	428b      	cmp	r3, r1
    31f4:	d301      	bcc.n	31fa <__udivsi3+0x82>
    31f6:	028b      	lsls	r3, r1, #10
    31f8:	1ac0      	subs	r0, r0, r3
    31fa:	4152      	adcs	r2, r2
    31fc:	0a43      	lsrs	r3, r0, #9
    31fe:	428b      	cmp	r3, r1
    3200:	d301      	bcc.n	3206 <__udivsi3+0x8e>
    3202:	024b      	lsls	r3, r1, #9
    3204:	1ac0      	subs	r0, r0, r3
    3206:	4152      	adcs	r2, r2
    3208:	0a03      	lsrs	r3, r0, #8
    320a:	428b      	cmp	r3, r1
    320c:	d301      	bcc.n	3212 <__udivsi3+0x9a>
    320e:	020b      	lsls	r3, r1, #8
    3210:	1ac0      	subs	r0, r0, r3
    3212:	4152      	adcs	r2, r2
    3214:	d2cd      	bcs.n	31b2 <__udivsi3+0x3a>
    3216:	09c3      	lsrs	r3, r0, #7
    3218:	428b      	cmp	r3, r1
    321a:	d301      	bcc.n	3220 <__udivsi3+0xa8>
    321c:	01cb      	lsls	r3, r1, #7
    321e:	1ac0      	subs	r0, r0, r3
    3220:	4152      	adcs	r2, r2
    3222:	0983      	lsrs	r3, r0, #6
    3224:	428b      	cmp	r3, r1
    3226:	d301      	bcc.n	322c <__udivsi3+0xb4>
    3228:	018b      	lsls	r3, r1, #6
    322a:	1ac0      	subs	r0, r0, r3
    322c:	4152      	adcs	r2, r2
    322e:	0943      	lsrs	r3, r0, #5
    3230:	428b      	cmp	r3, r1
    3232:	d301      	bcc.n	3238 <__udivsi3+0xc0>
    3234:	014b      	lsls	r3, r1, #5
    3236:	1ac0      	subs	r0, r0, r3
    3238:	4152      	adcs	r2, r2
    323a:	0903      	lsrs	r3, r0, #4
    323c:	428b      	cmp	r3, r1
    323e:	d301      	bcc.n	3244 <__udivsi3+0xcc>
    3240:	010b      	lsls	r3, r1, #4
    3242:	1ac0      	subs	r0, r0, r3
    3244:	4152      	adcs	r2, r2
    3246:	08c3      	lsrs	r3, r0, #3
    3248:	428b      	cmp	r3, r1
    324a:	d301      	bcc.n	3250 <__udivsi3+0xd8>
    324c:	00cb      	lsls	r3, r1, #3
    324e:	1ac0      	subs	r0, r0, r3
    3250:	4152      	adcs	r2, r2
    3252:	0883      	lsrs	r3, r0, #2
    3254:	428b      	cmp	r3, r1
    3256:	d301      	bcc.n	325c <__udivsi3+0xe4>
    3258:	008b      	lsls	r3, r1, #2
    325a:	1ac0      	subs	r0, r0, r3
    325c:	4152      	adcs	r2, r2
    325e:	0843      	lsrs	r3, r0, #1
    3260:	428b      	cmp	r3, r1
    3262:	d301      	bcc.n	3268 <__udivsi3+0xf0>
    3264:	004b      	lsls	r3, r1, #1
    3266:	1ac0      	subs	r0, r0, r3
    3268:	4152      	adcs	r2, r2
    326a:	1a41      	subs	r1, r0, r1
    326c:	d200      	bcs.n	3270 <__udivsi3+0xf8>
    326e:	4601      	mov	r1, r0
    3270:	4152      	adcs	r2, r2
    3272:	4610      	mov	r0, r2
    3274:	4770      	bx	lr
    3276:	e7ff      	b.n	3278 <__udivsi3+0x100>
    3278:	b501      	push	{r0, lr}
    327a:	2000      	movs	r0, #0
    327c:	f000 f8f0 	bl	3460 <__aeabi_idiv0>
    3280:	bd02      	pop	{r1, pc}
    3282:	46c0      	nop			; (mov r8, r8)

00003284 <__aeabi_uidivmod>:
    3284:	2900      	cmp	r1, #0
    3286:	d0f7      	beq.n	3278 <__udivsi3+0x100>
    3288:	e776      	b.n	3178 <__udivsi3>
    328a:	4770      	bx	lr

0000328c <__divsi3>:
    328c:	4603      	mov	r3, r0
    328e:	430b      	orrs	r3, r1
    3290:	d47f      	bmi.n	3392 <__divsi3+0x106>
    3292:	2200      	movs	r2, #0
    3294:	0843      	lsrs	r3, r0, #1
    3296:	428b      	cmp	r3, r1
    3298:	d374      	bcc.n	3384 <__divsi3+0xf8>
    329a:	0903      	lsrs	r3, r0, #4
    329c:	428b      	cmp	r3, r1
    329e:	d35f      	bcc.n	3360 <__divsi3+0xd4>
    32a0:	0a03      	lsrs	r3, r0, #8
    32a2:	428b      	cmp	r3, r1
    32a4:	d344      	bcc.n	3330 <__divsi3+0xa4>
    32a6:	0b03      	lsrs	r3, r0, #12
    32a8:	428b      	cmp	r3, r1
    32aa:	d328      	bcc.n	32fe <__divsi3+0x72>
    32ac:	0c03      	lsrs	r3, r0, #16
    32ae:	428b      	cmp	r3, r1
    32b0:	d30d      	bcc.n	32ce <__divsi3+0x42>
    32b2:	22ff      	movs	r2, #255	; 0xff
    32b4:	0209      	lsls	r1, r1, #8
    32b6:	ba12      	rev	r2, r2
    32b8:	0c03      	lsrs	r3, r0, #16
    32ba:	428b      	cmp	r3, r1
    32bc:	d302      	bcc.n	32c4 <__divsi3+0x38>
    32be:	1212      	asrs	r2, r2, #8
    32c0:	0209      	lsls	r1, r1, #8
    32c2:	d065      	beq.n	3390 <__divsi3+0x104>
    32c4:	0b03      	lsrs	r3, r0, #12
    32c6:	428b      	cmp	r3, r1
    32c8:	d319      	bcc.n	32fe <__divsi3+0x72>
    32ca:	e000      	b.n	32ce <__divsi3+0x42>
    32cc:	0a09      	lsrs	r1, r1, #8
    32ce:	0bc3      	lsrs	r3, r0, #15
    32d0:	428b      	cmp	r3, r1
    32d2:	d301      	bcc.n	32d8 <__divsi3+0x4c>
    32d4:	03cb      	lsls	r3, r1, #15
    32d6:	1ac0      	subs	r0, r0, r3
    32d8:	4152      	adcs	r2, r2
    32da:	0b83      	lsrs	r3, r0, #14
    32dc:	428b      	cmp	r3, r1
    32de:	d301      	bcc.n	32e4 <__divsi3+0x58>
    32e0:	038b      	lsls	r3, r1, #14
    32e2:	1ac0      	subs	r0, r0, r3
    32e4:	4152      	adcs	r2, r2
    32e6:	0b43      	lsrs	r3, r0, #13
    32e8:	428b      	cmp	r3, r1
    32ea:	d301      	bcc.n	32f0 <__divsi3+0x64>
    32ec:	034b      	lsls	r3, r1, #13
    32ee:	1ac0      	subs	r0, r0, r3
    32f0:	4152      	adcs	r2, r2
    32f2:	0b03      	lsrs	r3, r0, #12
    32f4:	428b      	cmp	r3, r1
    32f6:	d301      	bcc.n	32fc <__divsi3+0x70>
    32f8:	030b      	lsls	r3, r1, #12
    32fa:	1ac0      	subs	r0, r0, r3
    32fc:	4152      	adcs	r2, r2
    32fe:	0ac3      	lsrs	r3, r0, #11
    3300:	428b      	cmp	r3, r1
    3302:	d301      	bcc.n	3308 <__divsi3+0x7c>
    3304:	02cb      	lsls	r3, r1, #11
    3306:	1ac0      	subs	r0, r0, r3
    3308:	4152      	adcs	r2, r2
    330a:	0a83      	lsrs	r3, r0, #10
    330c:	428b      	cmp	r3, r1
    330e:	d301      	bcc.n	3314 <__divsi3+0x88>
    3310:	028b      	lsls	r3, r1, #10
    3312:	1ac0      	subs	r0, r0, r3
    3314:	4152      	adcs	r2, r2
    3316:	0a43      	lsrs	r3, r0, #9
    3318:	428b      	cmp	r3, r1
    331a:	d301      	bcc.n	3320 <__divsi3+0x94>
    331c:	024b      	lsls	r3, r1, #9
    331e:	1ac0      	subs	r0, r0, r3
    3320:	4152      	adcs	r2, r2
    3322:	0a03      	lsrs	r3, r0, #8
    3324:	428b      	cmp	r3, r1
    3326:	d301      	bcc.n	332c <__divsi3+0xa0>
    3328:	020b      	lsls	r3, r1, #8
    332a:	1ac0      	subs	r0, r0, r3
    332c:	4152      	adcs	r2, r2
    332e:	d2cd      	bcs.n	32cc <__divsi3+0x40>
    3330:	09c3      	lsrs	r3, r0, #7
    3332:	428b      	cmp	r3, r1
    3334:	d301      	bcc.n	333a <__divsi3+0xae>
    3336:	01cb      	lsls	r3, r1, #7
    3338:	1ac0      	subs	r0, r0, r3
    333a:	4152      	adcs	r2, r2
    333c:	0983      	lsrs	r3, r0, #6
    333e:	428b      	cmp	r3, r1
    3340:	d301      	bcc.n	3346 <__divsi3+0xba>
    3342:	018b      	lsls	r3, r1, #6
    3344:	1ac0      	subs	r0, r0, r3
    3346:	4152      	adcs	r2, r2
    3348:	0943      	lsrs	r3, r0, #5
    334a:	428b      	cmp	r3, r1
    334c:	d301      	bcc.n	3352 <__divsi3+0xc6>
    334e:	014b      	lsls	r3, r1, #5
    3350:	1ac0      	subs	r0, r0, r3
    3352:	4152      	adcs	r2, r2
    3354:	0903      	lsrs	r3, r0, #4
    3356:	428b      	cmp	r3, r1
    3358:	d301      	bcc.n	335e <__divsi3+0xd2>
    335a:	010b      	lsls	r3, r1, #4
    335c:	1ac0      	subs	r0, r0, r3
    335e:	4152      	adcs	r2, r2
    3360:	08c3      	lsrs	r3, r0, #3
    3362:	428b      	cmp	r3, r1
    3364:	d301      	bcc.n	336a <__divsi3+0xde>
    3366:	00cb      	lsls	r3, r1, #3
    3368:	1ac0      	subs	r0, r0, r3
    336a:	4152      	adcs	r2, r2
    336c:	0883      	lsrs	r3, r0, #2
    336e:	428b      	cmp	r3, r1
    3370:	d301      	bcc.n	3376 <__divsi3+0xea>
    3372:	008b      	lsls	r3, r1, #2
    3374:	1ac0      	subs	r0, r0, r3
    3376:	4152      	adcs	r2, r2
    3378:	0843      	lsrs	r3, r0, #1
    337a:	428b      	cmp	r3, r1
    337c:	d301      	bcc.n	3382 <__divsi3+0xf6>
    337e:	004b      	lsls	r3, r1, #1
    3380:	1ac0      	subs	r0, r0, r3
    3382:	4152      	adcs	r2, r2
    3384:	1a41      	subs	r1, r0, r1
    3386:	d200      	bcs.n	338a <__divsi3+0xfe>
    3388:	4601      	mov	r1, r0
    338a:	4152      	adcs	r2, r2
    338c:	4610      	mov	r0, r2
    338e:	4770      	bx	lr
    3390:	e05d      	b.n	344e <__divsi3+0x1c2>
    3392:	0fca      	lsrs	r2, r1, #31
    3394:	d000      	beq.n	3398 <__divsi3+0x10c>
    3396:	4249      	negs	r1, r1
    3398:	1003      	asrs	r3, r0, #32
    339a:	d300      	bcc.n	339e <__divsi3+0x112>
    339c:	4240      	negs	r0, r0
    339e:	4053      	eors	r3, r2
    33a0:	2200      	movs	r2, #0
    33a2:	469c      	mov	ip, r3
    33a4:	0903      	lsrs	r3, r0, #4
    33a6:	428b      	cmp	r3, r1
    33a8:	d32d      	bcc.n	3406 <__divsi3+0x17a>
    33aa:	0a03      	lsrs	r3, r0, #8
    33ac:	428b      	cmp	r3, r1
    33ae:	d312      	bcc.n	33d6 <__divsi3+0x14a>
    33b0:	22fc      	movs	r2, #252	; 0xfc
    33b2:	0189      	lsls	r1, r1, #6
    33b4:	ba12      	rev	r2, r2
    33b6:	0a03      	lsrs	r3, r0, #8
    33b8:	428b      	cmp	r3, r1
    33ba:	d30c      	bcc.n	33d6 <__divsi3+0x14a>
    33bc:	0189      	lsls	r1, r1, #6
    33be:	1192      	asrs	r2, r2, #6
    33c0:	428b      	cmp	r3, r1
    33c2:	d308      	bcc.n	33d6 <__divsi3+0x14a>
    33c4:	0189      	lsls	r1, r1, #6
    33c6:	1192      	asrs	r2, r2, #6
    33c8:	428b      	cmp	r3, r1
    33ca:	d304      	bcc.n	33d6 <__divsi3+0x14a>
    33cc:	0189      	lsls	r1, r1, #6
    33ce:	d03a      	beq.n	3446 <__divsi3+0x1ba>
    33d0:	1192      	asrs	r2, r2, #6
    33d2:	e000      	b.n	33d6 <__divsi3+0x14a>
    33d4:	0989      	lsrs	r1, r1, #6
    33d6:	09c3      	lsrs	r3, r0, #7
    33d8:	428b      	cmp	r3, r1
    33da:	d301      	bcc.n	33e0 <__divsi3+0x154>
    33dc:	01cb      	lsls	r3, r1, #7
    33de:	1ac0      	subs	r0, r0, r3
    33e0:	4152      	adcs	r2, r2
    33e2:	0983      	lsrs	r3, r0, #6
    33e4:	428b      	cmp	r3, r1
    33e6:	d301      	bcc.n	33ec <__divsi3+0x160>
    33e8:	018b      	lsls	r3, r1, #6
    33ea:	1ac0      	subs	r0, r0, r3
    33ec:	4152      	adcs	r2, r2
    33ee:	0943      	lsrs	r3, r0, #5
    33f0:	428b      	cmp	r3, r1
    33f2:	d301      	bcc.n	33f8 <__divsi3+0x16c>
    33f4:	014b      	lsls	r3, r1, #5
    33f6:	1ac0      	subs	r0, r0, r3
    33f8:	4152      	adcs	r2, r2
    33fa:	0903      	lsrs	r3, r0, #4
    33fc:	428b      	cmp	r3, r1
    33fe:	d301      	bcc.n	3404 <__divsi3+0x178>
    3400:	010b      	lsls	r3, r1, #4
    3402:	1ac0      	subs	r0, r0, r3
    3404:	4152      	adcs	r2, r2
    3406:	08c3      	lsrs	r3, r0, #3
    3408:	428b      	cmp	r3, r1
    340a:	d301      	bcc.n	3410 <__divsi3+0x184>
    340c:	00cb      	lsls	r3, r1, #3
    340e:	1ac0      	subs	r0, r0, r3
    3410:	4152      	adcs	r2, r2
    3412:	0883      	lsrs	r3, r0, #2
    3414:	428b      	cmp	r3, r1
    3416:	d301      	bcc.n	341c <__divsi3+0x190>
    3418:	008b      	lsls	r3, r1, #2
    341a:	1ac0      	subs	r0, r0, r3
    341c:	4152      	adcs	r2, r2
    341e:	d2d9      	bcs.n	33d4 <__divsi3+0x148>
    3420:	0843      	lsrs	r3, r0, #1
    3422:	428b      	cmp	r3, r1
    3424:	d301      	bcc.n	342a <__divsi3+0x19e>
    3426:	004b      	lsls	r3, r1, #1
    3428:	1ac0      	subs	r0, r0, r3
    342a:	4152      	adcs	r2, r2
    342c:	1a41      	subs	r1, r0, r1
    342e:	d200      	bcs.n	3432 <__divsi3+0x1a6>
    3430:	4601      	mov	r1, r0
    3432:	4663      	mov	r3, ip
    3434:	4152      	adcs	r2, r2
    3436:	105b      	asrs	r3, r3, #1
    3438:	4610      	mov	r0, r2
    343a:	d301      	bcc.n	3440 <__divsi3+0x1b4>
    343c:	4240      	negs	r0, r0
    343e:	2b00      	cmp	r3, #0
    3440:	d500      	bpl.n	3444 <__divsi3+0x1b8>
    3442:	4249      	negs	r1, r1
    3444:	4770      	bx	lr
    3446:	4663      	mov	r3, ip
    3448:	105b      	asrs	r3, r3, #1
    344a:	d300      	bcc.n	344e <__divsi3+0x1c2>
    344c:	4240      	negs	r0, r0
    344e:	b501      	push	{r0, lr}
    3450:	2000      	movs	r0, #0
    3452:	f000 f805 	bl	3460 <__aeabi_idiv0>
    3456:	bd02      	pop	{r1, pc}

00003458 <__aeabi_idivmod>:
    3458:	2900      	cmp	r1, #0
    345a:	d0f8      	beq.n	344e <__divsi3+0x1c2>
    345c:	e716      	b.n	328c <__divsi3>
    345e:	4770      	bx	lr

00003460 <__aeabi_idiv0>:
    3460:	4770      	bx	lr
    3462:	46c0      	nop			; (mov r8, r8)

00003464 <__aeabi_lmul>:
    3464:	b5f0      	push	{r4, r5, r6, r7, lr}
    3466:	46ce      	mov	lr, r9
    3468:	4647      	mov	r7, r8
    346a:	0415      	lsls	r5, r2, #16
    346c:	0c2d      	lsrs	r5, r5, #16
    346e:	002e      	movs	r6, r5
    3470:	b580      	push	{r7, lr}
    3472:	0407      	lsls	r7, r0, #16
    3474:	0c14      	lsrs	r4, r2, #16
    3476:	0c3f      	lsrs	r7, r7, #16
    3478:	4699      	mov	r9, r3
    347a:	0c03      	lsrs	r3, r0, #16
    347c:	437e      	muls	r6, r7
    347e:	435d      	muls	r5, r3
    3480:	4367      	muls	r7, r4
    3482:	4363      	muls	r3, r4
    3484:	197f      	adds	r7, r7, r5
    3486:	0c34      	lsrs	r4, r6, #16
    3488:	19e4      	adds	r4, r4, r7
    348a:	469c      	mov	ip, r3
    348c:	42a5      	cmp	r5, r4
    348e:	d903      	bls.n	3498 <__aeabi_lmul+0x34>
    3490:	2380      	movs	r3, #128	; 0x80
    3492:	025b      	lsls	r3, r3, #9
    3494:	4698      	mov	r8, r3
    3496:	44c4      	add	ip, r8
    3498:	464b      	mov	r3, r9
    349a:	4351      	muls	r1, r2
    349c:	4343      	muls	r3, r0
    349e:	0436      	lsls	r6, r6, #16
    34a0:	0c36      	lsrs	r6, r6, #16
    34a2:	0c25      	lsrs	r5, r4, #16
    34a4:	0424      	lsls	r4, r4, #16
    34a6:	4465      	add	r5, ip
    34a8:	19a4      	adds	r4, r4, r6
    34aa:	1859      	adds	r1, r3, r1
    34ac:	1949      	adds	r1, r1, r5
    34ae:	0020      	movs	r0, r4
    34b0:	bc0c      	pop	{r2, r3}
    34b2:	4690      	mov	r8, r2
    34b4:	4699      	mov	r9, r3
    34b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000034b8 <__libc_init_array>:
    34b8:	b570      	push	{r4, r5, r6, lr}
    34ba:	2600      	movs	r6, #0
    34bc:	4d0c      	ldr	r5, [pc, #48]	; (34f0 <__libc_init_array+0x38>)
    34be:	4c0d      	ldr	r4, [pc, #52]	; (34f4 <__libc_init_array+0x3c>)
    34c0:	1b64      	subs	r4, r4, r5
    34c2:	10a4      	asrs	r4, r4, #2
    34c4:	42a6      	cmp	r6, r4
    34c6:	d109      	bne.n	34dc <__libc_init_array+0x24>
    34c8:	2600      	movs	r6, #0
    34ca:	f003 f997 	bl	67fc <_init>
    34ce:	4d0a      	ldr	r5, [pc, #40]	; (34f8 <__libc_init_array+0x40>)
    34d0:	4c0a      	ldr	r4, [pc, #40]	; (34fc <__libc_init_array+0x44>)
    34d2:	1b64      	subs	r4, r4, r5
    34d4:	10a4      	asrs	r4, r4, #2
    34d6:	42a6      	cmp	r6, r4
    34d8:	d105      	bne.n	34e6 <__libc_init_array+0x2e>
    34da:	bd70      	pop	{r4, r5, r6, pc}
    34dc:	00b3      	lsls	r3, r6, #2
    34de:	58eb      	ldr	r3, [r5, r3]
    34e0:	4798      	blx	r3
    34e2:	3601      	adds	r6, #1
    34e4:	e7ee      	b.n	34c4 <__libc_init_array+0xc>
    34e6:	00b3      	lsls	r3, r6, #2
    34e8:	58eb      	ldr	r3, [r5, r3]
    34ea:	4798      	blx	r3
    34ec:	3601      	adds	r6, #1
    34ee:	e7f2      	b.n	34d6 <__libc_init_array+0x1e>
    34f0:	00006808 	.word	0x00006808
    34f4:	00006808 	.word	0x00006808
    34f8:	00006808 	.word	0x00006808
    34fc:	0000680c 	.word	0x0000680c

00003500 <malloc>:
    3500:	b510      	push	{r4, lr}
    3502:	4b03      	ldr	r3, [pc, #12]	; (3510 <malloc+0x10>)
    3504:	0001      	movs	r1, r0
    3506:	6818      	ldr	r0, [r3, #0]
    3508:	f000 f860 	bl	35cc <_malloc_r>
    350c:	bd10      	pop	{r4, pc}
    350e:	46c0      	nop			; (mov r8, r8)
    3510:	2000015c 	.word	0x2000015c

00003514 <memcpy>:
    3514:	2300      	movs	r3, #0
    3516:	b510      	push	{r4, lr}
    3518:	429a      	cmp	r2, r3
    351a:	d100      	bne.n	351e <memcpy+0xa>
    351c:	bd10      	pop	{r4, pc}
    351e:	5ccc      	ldrb	r4, [r1, r3]
    3520:	54c4      	strb	r4, [r0, r3]
    3522:	3301      	adds	r3, #1
    3524:	e7f8      	b.n	3518 <memcpy+0x4>

00003526 <memset>:
    3526:	0003      	movs	r3, r0
    3528:	1882      	adds	r2, r0, r2
    352a:	4293      	cmp	r3, r2
    352c:	d100      	bne.n	3530 <memset+0xa>
    352e:	4770      	bx	lr
    3530:	7019      	strb	r1, [r3, #0]
    3532:	3301      	adds	r3, #1
    3534:	e7f9      	b.n	352a <memset+0x4>
	...

00003538 <_free_r>:
    3538:	b570      	push	{r4, r5, r6, lr}
    353a:	0005      	movs	r5, r0
    353c:	2900      	cmp	r1, #0
    353e:	d010      	beq.n	3562 <_free_r+0x2a>
    3540:	1f0c      	subs	r4, r1, #4
    3542:	6823      	ldr	r3, [r4, #0]
    3544:	2b00      	cmp	r3, #0
    3546:	da00      	bge.n	354a <_free_r+0x12>
    3548:	18e4      	adds	r4, r4, r3
    354a:	0028      	movs	r0, r5
    354c:	f000 fbea 	bl	3d24 <__malloc_lock>
    3550:	4a1d      	ldr	r2, [pc, #116]	; (35c8 <_free_r+0x90>)
    3552:	6813      	ldr	r3, [r2, #0]
    3554:	2b00      	cmp	r3, #0
    3556:	d105      	bne.n	3564 <_free_r+0x2c>
    3558:	6063      	str	r3, [r4, #4]
    355a:	6014      	str	r4, [r2, #0]
    355c:	0028      	movs	r0, r5
    355e:	f000 fbe2 	bl	3d26 <__malloc_unlock>
    3562:	bd70      	pop	{r4, r5, r6, pc}
    3564:	42a3      	cmp	r3, r4
    3566:	d909      	bls.n	357c <_free_r+0x44>
    3568:	6821      	ldr	r1, [r4, #0]
    356a:	1860      	adds	r0, r4, r1
    356c:	4283      	cmp	r3, r0
    356e:	d1f3      	bne.n	3558 <_free_r+0x20>
    3570:	6818      	ldr	r0, [r3, #0]
    3572:	685b      	ldr	r3, [r3, #4]
    3574:	1841      	adds	r1, r0, r1
    3576:	6021      	str	r1, [r4, #0]
    3578:	e7ee      	b.n	3558 <_free_r+0x20>
    357a:	0013      	movs	r3, r2
    357c:	685a      	ldr	r2, [r3, #4]
    357e:	2a00      	cmp	r2, #0
    3580:	d001      	beq.n	3586 <_free_r+0x4e>
    3582:	42a2      	cmp	r2, r4
    3584:	d9f9      	bls.n	357a <_free_r+0x42>
    3586:	6819      	ldr	r1, [r3, #0]
    3588:	1858      	adds	r0, r3, r1
    358a:	42a0      	cmp	r0, r4
    358c:	d10b      	bne.n	35a6 <_free_r+0x6e>
    358e:	6820      	ldr	r0, [r4, #0]
    3590:	1809      	adds	r1, r1, r0
    3592:	1858      	adds	r0, r3, r1
    3594:	6019      	str	r1, [r3, #0]
    3596:	4282      	cmp	r2, r0
    3598:	d1e0      	bne.n	355c <_free_r+0x24>
    359a:	6810      	ldr	r0, [r2, #0]
    359c:	6852      	ldr	r2, [r2, #4]
    359e:	1841      	adds	r1, r0, r1
    35a0:	6019      	str	r1, [r3, #0]
    35a2:	605a      	str	r2, [r3, #4]
    35a4:	e7da      	b.n	355c <_free_r+0x24>
    35a6:	42a0      	cmp	r0, r4
    35a8:	d902      	bls.n	35b0 <_free_r+0x78>
    35aa:	230c      	movs	r3, #12
    35ac:	602b      	str	r3, [r5, #0]
    35ae:	e7d5      	b.n	355c <_free_r+0x24>
    35b0:	6821      	ldr	r1, [r4, #0]
    35b2:	1860      	adds	r0, r4, r1
    35b4:	4282      	cmp	r2, r0
    35b6:	d103      	bne.n	35c0 <_free_r+0x88>
    35b8:	6810      	ldr	r0, [r2, #0]
    35ba:	6852      	ldr	r2, [r2, #4]
    35bc:	1841      	adds	r1, r0, r1
    35be:	6021      	str	r1, [r4, #0]
    35c0:	6062      	str	r2, [r4, #4]
    35c2:	605c      	str	r4, [r3, #4]
    35c4:	e7ca      	b.n	355c <_free_r+0x24>
    35c6:	46c0      	nop			; (mov r8, r8)
    35c8:	200002a4 	.word	0x200002a4

000035cc <_malloc_r>:
    35cc:	2303      	movs	r3, #3
    35ce:	b570      	push	{r4, r5, r6, lr}
    35d0:	1ccd      	adds	r5, r1, #3
    35d2:	439d      	bics	r5, r3
    35d4:	3508      	adds	r5, #8
    35d6:	0006      	movs	r6, r0
    35d8:	2d0c      	cmp	r5, #12
    35da:	d21e      	bcs.n	361a <_malloc_r+0x4e>
    35dc:	250c      	movs	r5, #12
    35de:	42a9      	cmp	r1, r5
    35e0:	d81d      	bhi.n	361e <_malloc_r+0x52>
    35e2:	0030      	movs	r0, r6
    35e4:	f000 fb9e 	bl	3d24 <__malloc_lock>
    35e8:	4a25      	ldr	r2, [pc, #148]	; (3680 <_malloc_r+0xb4>)
    35ea:	6814      	ldr	r4, [r2, #0]
    35ec:	0021      	movs	r1, r4
    35ee:	2900      	cmp	r1, #0
    35f0:	d119      	bne.n	3626 <_malloc_r+0x5a>
    35f2:	4c24      	ldr	r4, [pc, #144]	; (3684 <_malloc_r+0xb8>)
    35f4:	6823      	ldr	r3, [r4, #0]
    35f6:	2b00      	cmp	r3, #0
    35f8:	d103      	bne.n	3602 <_malloc_r+0x36>
    35fa:	0030      	movs	r0, r6
    35fc:	f000 f8c8 	bl	3790 <_sbrk_r>
    3600:	6020      	str	r0, [r4, #0]
    3602:	0029      	movs	r1, r5
    3604:	0030      	movs	r0, r6
    3606:	f000 f8c3 	bl	3790 <_sbrk_r>
    360a:	1c43      	adds	r3, r0, #1
    360c:	d12c      	bne.n	3668 <_malloc_r+0x9c>
    360e:	230c      	movs	r3, #12
    3610:	0030      	movs	r0, r6
    3612:	6033      	str	r3, [r6, #0]
    3614:	f000 fb87 	bl	3d26 <__malloc_unlock>
    3618:	e003      	b.n	3622 <_malloc_r+0x56>
    361a:	2d00      	cmp	r5, #0
    361c:	dadf      	bge.n	35de <_malloc_r+0x12>
    361e:	230c      	movs	r3, #12
    3620:	6033      	str	r3, [r6, #0]
    3622:	2000      	movs	r0, #0
    3624:	bd70      	pop	{r4, r5, r6, pc}
    3626:	680b      	ldr	r3, [r1, #0]
    3628:	1b5b      	subs	r3, r3, r5
    362a:	d41a      	bmi.n	3662 <_malloc_r+0x96>
    362c:	2b0b      	cmp	r3, #11
    362e:	d903      	bls.n	3638 <_malloc_r+0x6c>
    3630:	600b      	str	r3, [r1, #0]
    3632:	18cc      	adds	r4, r1, r3
    3634:	6025      	str	r5, [r4, #0]
    3636:	e003      	b.n	3640 <_malloc_r+0x74>
    3638:	428c      	cmp	r4, r1
    363a:	d10e      	bne.n	365a <_malloc_r+0x8e>
    363c:	6863      	ldr	r3, [r4, #4]
    363e:	6013      	str	r3, [r2, #0]
    3640:	0030      	movs	r0, r6
    3642:	f000 fb70 	bl	3d26 <__malloc_unlock>
    3646:	0020      	movs	r0, r4
    3648:	2207      	movs	r2, #7
    364a:	300b      	adds	r0, #11
    364c:	1d23      	adds	r3, r4, #4
    364e:	4390      	bics	r0, r2
    3650:	1ac3      	subs	r3, r0, r3
    3652:	d0e7      	beq.n	3624 <_malloc_r+0x58>
    3654:	425a      	negs	r2, r3
    3656:	50e2      	str	r2, [r4, r3]
    3658:	e7e4      	b.n	3624 <_malloc_r+0x58>
    365a:	684b      	ldr	r3, [r1, #4]
    365c:	6063      	str	r3, [r4, #4]
    365e:	000c      	movs	r4, r1
    3660:	e7ee      	b.n	3640 <_malloc_r+0x74>
    3662:	000c      	movs	r4, r1
    3664:	6849      	ldr	r1, [r1, #4]
    3666:	e7c2      	b.n	35ee <_malloc_r+0x22>
    3668:	2303      	movs	r3, #3
    366a:	1cc4      	adds	r4, r0, #3
    366c:	439c      	bics	r4, r3
    366e:	42a0      	cmp	r0, r4
    3670:	d0e0      	beq.n	3634 <_malloc_r+0x68>
    3672:	1a21      	subs	r1, r4, r0
    3674:	0030      	movs	r0, r6
    3676:	f000 f88b 	bl	3790 <_sbrk_r>
    367a:	1c43      	adds	r3, r0, #1
    367c:	d1da      	bne.n	3634 <_malloc_r+0x68>
    367e:	e7c6      	b.n	360e <_malloc_r+0x42>
    3680:	200002a4 	.word	0x200002a4
    3684:	200002a8 	.word	0x200002a8

00003688 <iprintf>:
    3688:	b40f      	push	{r0, r1, r2, r3}
    368a:	4b0b      	ldr	r3, [pc, #44]	; (36b8 <iprintf+0x30>)
    368c:	b513      	push	{r0, r1, r4, lr}
    368e:	681c      	ldr	r4, [r3, #0]
    3690:	2c00      	cmp	r4, #0
    3692:	d005      	beq.n	36a0 <iprintf+0x18>
    3694:	69a3      	ldr	r3, [r4, #24]
    3696:	2b00      	cmp	r3, #0
    3698:	d102      	bne.n	36a0 <iprintf+0x18>
    369a:	0020      	movs	r0, r4
    369c:	f000 fa40 	bl	3b20 <__sinit>
    36a0:	ab05      	add	r3, sp, #20
    36a2:	9a04      	ldr	r2, [sp, #16]
    36a4:	68a1      	ldr	r1, [r4, #8]
    36a6:	0020      	movs	r0, r4
    36a8:	9301      	str	r3, [sp, #4]
    36aa:	f000 fb65 	bl	3d78 <_vfiprintf_r>
    36ae:	bc16      	pop	{r1, r2, r4}
    36b0:	bc08      	pop	{r3}
    36b2:	b004      	add	sp, #16
    36b4:	4718      	bx	r3
    36b6:	46c0      	nop			; (mov r8, r8)
    36b8:	2000015c 	.word	0x2000015c

000036bc <srand>:
    36bc:	4b10      	ldr	r3, [pc, #64]	; (3700 <srand+0x44>)
    36be:	b570      	push	{r4, r5, r6, lr}
    36c0:	681c      	ldr	r4, [r3, #0]
    36c2:	0005      	movs	r5, r0
    36c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    36c6:	2b00      	cmp	r3, #0
    36c8:	d115      	bne.n	36f6 <srand+0x3a>
    36ca:	2018      	movs	r0, #24
    36cc:	f7ff ff18 	bl	3500 <malloc>
    36d0:	4b0c      	ldr	r3, [pc, #48]	; (3704 <srand+0x48>)
    36d2:	63a0      	str	r0, [r4, #56]	; 0x38
    36d4:	8003      	strh	r3, [r0, #0]
    36d6:	4b0c      	ldr	r3, [pc, #48]	; (3708 <srand+0x4c>)
    36d8:	2201      	movs	r2, #1
    36da:	8043      	strh	r3, [r0, #2]
    36dc:	4b0b      	ldr	r3, [pc, #44]	; (370c <srand+0x50>)
    36de:	8083      	strh	r3, [r0, #4]
    36e0:	4b0b      	ldr	r3, [pc, #44]	; (3710 <srand+0x54>)
    36e2:	80c3      	strh	r3, [r0, #6]
    36e4:	4b0b      	ldr	r3, [pc, #44]	; (3714 <srand+0x58>)
    36e6:	8103      	strh	r3, [r0, #8]
    36e8:	2305      	movs	r3, #5
    36ea:	8143      	strh	r3, [r0, #10]
    36ec:	3306      	adds	r3, #6
    36ee:	8183      	strh	r3, [r0, #12]
    36f0:	2300      	movs	r3, #0
    36f2:	6102      	str	r2, [r0, #16]
    36f4:	6143      	str	r3, [r0, #20]
    36f6:	2200      	movs	r2, #0
    36f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    36fa:	611d      	str	r5, [r3, #16]
    36fc:	615a      	str	r2, [r3, #20]
    36fe:	bd70      	pop	{r4, r5, r6, pc}
    3700:	2000015c 	.word	0x2000015c
    3704:	0000330e 	.word	0x0000330e
    3708:	ffffabcd 	.word	0xffffabcd
    370c:	00001234 	.word	0x00001234
    3710:	ffffe66d 	.word	0xffffe66d
    3714:	ffffdeec 	.word	0xffffdeec

00003718 <rand>:
    3718:	4b15      	ldr	r3, [pc, #84]	; (3770 <rand+0x58>)
    371a:	b510      	push	{r4, lr}
    371c:	681c      	ldr	r4, [r3, #0]
    371e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3720:	2b00      	cmp	r3, #0
    3722:	d115      	bne.n	3750 <rand+0x38>
    3724:	2018      	movs	r0, #24
    3726:	f7ff feeb 	bl	3500 <malloc>
    372a:	4b12      	ldr	r3, [pc, #72]	; (3774 <rand+0x5c>)
    372c:	63a0      	str	r0, [r4, #56]	; 0x38
    372e:	8003      	strh	r3, [r0, #0]
    3730:	4b11      	ldr	r3, [pc, #68]	; (3778 <rand+0x60>)
    3732:	2201      	movs	r2, #1
    3734:	8043      	strh	r3, [r0, #2]
    3736:	4b11      	ldr	r3, [pc, #68]	; (377c <rand+0x64>)
    3738:	8083      	strh	r3, [r0, #4]
    373a:	4b11      	ldr	r3, [pc, #68]	; (3780 <rand+0x68>)
    373c:	80c3      	strh	r3, [r0, #6]
    373e:	4b11      	ldr	r3, [pc, #68]	; (3784 <rand+0x6c>)
    3740:	8103      	strh	r3, [r0, #8]
    3742:	2305      	movs	r3, #5
    3744:	8143      	strh	r3, [r0, #10]
    3746:	3306      	adds	r3, #6
    3748:	8183      	strh	r3, [r0, #12]
    374a:	2300      	movs	r3, #0
    374c:	6102      	str	r2, [r0, #16]
    374e:	6143      	str	r3, [r0, #20]
    3750:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    3752:	4a0d      	ldr	r2, [pc, #52]	; (3788 <rand+0x70>)
    3754:	6920      	ldr	r0, [r4, #16]
    3756:	6961      	ldr	r1, [r4, #20]
    3758:	4b0c      	ldr	r3, [pc, #48]	; (378c <rand+0x74>)
    375a:	f7ff fe83 	bl	3464 <__aeabi_lmul>
    375e:	2201      	movs	r2, #1
    3760:	2300      	movs	r3, #0
    3762:	1880      	adds	r0, r0, r2
    3764:	4159      	adcs	r1, r3
    3766:	6120      	str	r0, [r4, #16]
    3768:	6161      	str	r1, [r4, #20]
    376a:	0048      	lsls	r0, r1, #1
    376c:	0840      	lsrs	r0, r0, #1
    376e:	bd10      	pop	{r4, pc}
    3770:	2000015c 	.word	0x2000015c
    3774:	0000330e 	.word	0x0000330e
    3778:	ffffabcd 	.word	0xffffabcd
    377c:	00001234 	.word	0x00001234
    3780:	ffffe66d 	.word	0xffffe66d
    3784:	ffffdeec 	.word	0xffffdeec
    3788:	4c957f2d 	.word	0x4c957f2d
    378c:	5851f42d 	.word	0x5851f42d

00003790 <_sbrk_r>:
    3790:	2300      	movs	r3, #0
    3792:	b570      	push	{r4, r5, r6, lr}
    3794:	4c06      	ldr	r4, [pc, #24]	; (37b0 <_sbrk_r+0x20>)
    3796:	0005      	movs	r5, r0
    3798:	0008      	movs	r0, r1
    379a:	6023      	str	r3, [r4, #0]
    379c:	f7fe fc24 	bl	1fe8 <_sbrk>
    37a0:	1c43      	adds	r3, r0, #1
    37a2:	d103      	bne.n	37ac <_sbrk_r+0x1c>
    37a4:	6823      	ldr	r3, [r4, #0]
    37a6:	2b00      	cmp	r3, #0
    37a8:	d000      	beq.n	37ac <_sbrk_r+0x1c>
    37aa:	602b      	str	r3, [r5, #0]
    37ac:	bd70      	pop	{r4, r5, r6, pc}
    37ae:	46c0      	nop			; (mov r8, r8)
    37b0:	20000b1c 	.word	0x20000b1c

000037b4 <setbuf>:
    37b4:	424a      	negs	r2, r1
    37b6:	414a      	adcs	r2, r1
    37b8:	2380      	movs	r3, #128	; 0x80
    37ba:	b510      	push	{r4, lr}
    37bc:	0052      	lsls	r2, r2, #1
    37be:	00db      	lsls	r3, r3, #3
    37c0:	f000 f802 	bl	37c8 <setvbuf>
    37c4:	bd10      	pop	{r4, pc}
	...

000037c8 <setvbuf>:
    37c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    37ca:	001d      	movs	r5, r3
    37cc:	4b4f      	ldr	r3, [pc, #316]	; (390c <setvbuf+0x144>)
    37ce:	b085      	sub	sp, #20
    37d0:	681e      	ldr	r6, [r3, #0]
    37d2:	0004      	movs	r4, r0
    37d4:	000f      	movs	r7, r1
    37d6:	9200      	str	r2, [sp, #0]
    37d8:	2e00      	cmp	r6, #0
    37da:	d005      	beq.n	37e8 <setvbuf+0x20>
    37dc:	69b3      	ldr	r3, [r6, #24]
    37de:	2b00      	cmp	r3, #0
    37e0:	d102      	bne.n	37e8 <setvbuf+0x20>
    37e2:	0030      	movs	r0, r6
    37e4:	f000 f99c 	bl	3b20 <__sinit>
    37e8:	4b49      	ldr	r3, [pc, #292]	; (3910 <setvbuf+0x148>)
    37ea:	429c      	cmp	r4, r3
    37ec:	d150      	bne.n	3890 <setvbuf+0xc8>
    37ee:	6874      	ldr	r4, [r6, #4]
    37f0:	9b00      	ldr	r3, [sp, #0]
    37f2:	2b02      	cmp	r3, #2
    37f4:	d005      	beq.n	3802 <setvbuf+0x3a>
    37f6:	2b01      	cmp	r3, #1
    37f8:	d900      	bls.n	37fc <setvbuf+0x34>
    37fa:	e084      	b.n	3906 <setvbuf+0x13e>
    37fc:	2d00      	cmp	r5, #0
    37fe:	da00      	bge.n	3802 <setvbuf+0x3a>
    3800:	e081      	b.n	3906 <setvbuf+0x13e>
    3802:	0021      	movs	r1, r4
    3804:	0030      	movs	r0, r6
    3806:	f000 f91d 	bl	3a44 <_fflush_r>
    380a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    380c:	2900      	cmp	r1, #0
    380e:	d008      	beq.n	3822 <setvbuf+0x5a>
    3810:	0023      	movs	r3, r4
    3812:	3344      	adds	r3, #68	; 0x44
    3814:	4299      	cmp	r1, r3
    3816:	d002      	beq.n	381e <setvbuf+0x56>
    3818:	0030      	movs	r0, r6
    381a:	f7ff fe8d 	bl	3538 <_free_r>
    381e:	2300      	movs	r3, #0
    3820:	6363      	str	r3, [r4, #52]	; 0x34
    3822:	2300      	movs	r3, #0
    3824:	61a3      	str	r3, [r4, #24]
    3826:	6063      	str	r3, [r4, #4]
    3828:	89a3      	ldrh	r3, [r4, #12]
    382a:	061b      	lsls	r3, r3, #24
    382c:	d503      	bpl.n	3836 <setvbuf+0x6e>
    382e:	6921      	ldr	r1, [r4, #16]
    3830:	0030      	movs	r0, r6
    3832:	f7ff fe81 	bl	3538 <_free_r>
    3836:	89a3      	ldrh	r3, [r4, #12]
    3838:	4a36      	ldr	r2, [pc, #216]	; (3914 <setvbuf+0x14c>)
    383a:	4013      	ands	r3, r2
    383c:	81a3      	strh	r3, [r4, #12]
    383e:	9b00      	ldr	r3, [sp, #0]
    3840:	2b02      	cmp	r3, #2
    3842:	d05a      	beq.n	38fa <setvbuf+0x132>
    3844:	ab03      	add	r3, sp, #12
    3846:	aa02      	add	r2, sp, #8
    3848:	0021      	movs	r1, r4
    384a:	0030      	movs	r0, r6
    384c:	f000 f9fe 	bl	3c4c <__swhatbuf_r>
    3850:	89a3      	ldrh	r3, [r4, #12]
    3852:	4318      	orrs	r0, r3
    3854:	81a0      	strh	r0, [r4, #12]
    3856:	2d00      	cmp	r5, #0
    3858:	d124      	bne.n	38a4 <setvbuf+0xdc>
    385a:	9d02      	ldr	r5, [sp, #8]
    385c:	0028      	movs	r0, r5
    385e:	f7ff fe4f 	bl	3500 <malloc>
    3862:	9501      	str	r5, [sp, #4]
    3864:	1e07      	subs	r7, r0, #0
    3866:	d142      	bne.n	38ee <setvbuf+0x126>
    3868:	9b02      	ldr	r3, [sp, #8]
    386a:	9301      	str	r3, [sp, #4]
    386c:	42ab      	cmp	r3, r5
    386e:	d139      	bne.n	38e4 <setvbuf+0x11c>
    3870:	2001      	movs	r0, #1
    3872:	4240      	negs	r0, r0
    3874:	2302      	movs	r3, #2
    3876:	89a2      	ldrh	r2, [r4, #12]
    3878:	4313      	orrs	r3, r2
    387a:	81a3      	strh	r3, [r4, #12]
    387c:	2300      	movs	r3, #0
    387e:	60a3      	str	r3, [r4, #8]
    3880:	0023      	movs	r3, r4
    3882:	3347      	adds	r3, #71	; 0x47
    3884:	6023      	str	r3, [r4, #0]
    3886:	6123      	str	r3, [r4, #16]
    3888:	2301      	movs	r3, #1
    388a:	6163      	str	r3, [r4, #20]
    388c:	b005      	add	sp, #20
    388e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3890:	4b21      	ldr	r3, [pc, #132]	; (3918 <setvbuf+0x150>)
    3892:	429c      	cmp	r4, r3
    3894:	d101      	bne.n	389a <setvbuf+0xd2>
    3896:	68b4      	ldr	r4, [r6, #8]
    3898:	e7aa      	b.n	37f0 <setvbuf+0x28>
    389a:	4b20      	ldr	r3, [pc, #128]	; (391c <setvbuf+0x154>)
    389c:	429c      	cmp	r4, r3
    389e:	d1a7      	bne.n	37f0 <setvbuf+0x28>
    38a0:	68f4      	ldr	r4, [r6, #12]
    38a2:	e7a5      	b.n	37f0 <setvbuf+0x28>
    38a4:	2f00      	cmp	r7, #0
    38a6:	d0d9      	beq.n	385c <setvbuf+0x94>
    38a8:	69b3      	ldr	r3, [r6, #24]
    38aa:	2b00      	cmp	r3, #0
    38ac:	d102      	bne.n	38b4 <setvbuf+0xec>
    38ae:	0030      	movs	r0, r6
    38b0:	f000 f936 	bl	3b20 <__sinit>
    38b4:	9b00      	ldr	r3, [sp, #0]
    38b6:	2b01      	cmp	r3, #1
    38b8:	d103      	bne.n	38c2 <setvbuf+0xfa>
    38ba:	89a3      	ldrh	r3, [r4, #12]
    38bc:	9a00      	ldr	r2, [sp, #0]
    38be:	431a      	orrs	r2, r3
    38c0:	81a2      	strh	r2, [r4, #12]
    38c2:	2008      	movs	r0, #8
    38c4:	89a3      	ldrh	r3, [r4, #12]
    38c6:	6027      	str	r7, [r4, #0]
    38c8:	6127      	str	r7, [r4, #16]
    38ca:	6165      	str	r5, [r4, #20]
    38cc:	4018      	ands	r0, r3
    38ce:	d018      	beq.n	3902 <setvbuf+0x13a>
    38d0:	2001      	movs	r0, #1
    38d2:	4018      	ands	r0, r3
    38d4:	2300      	movs	r3, #0
    38d6:	4298      	cmp	r0, r3
    38d8:	d011      	beq.n	38fe <setvbuf+0x136>
    38da:	426d      	negs	r5, r5
    38dc:	60a3      	str	r3, [r4, #8]
    38de:	61a5      	str	r5, [r4, #24]
    38e0:	0018      	movs	r0, r3
    38e2:	e7d3      	b.n	388c <setvbuf+0xc4>
    38e4:	9801      	ldr	r0, [sp, #4]
    38e6:	f7ff fe0b 	bl	3500 <malloc>
    38ea:	1e07      	subs	r7, r0, #0
    38ec:	d0c0      	beq.n	3870 <setvbuf+0xa8>
    38ee:	2380      	movs	r3, #128	; 0x80
    38f0:	89a2      	ldrh	r2, [r4, #12]
    38f2:	9d01      	ldr	r5, [sp, #4]
    38f4:	4313      	orrs	r3, r2
    38f6:	81a3      	strh	r3, [r4, #12]
    38f8:	e7d6      	b.n	38a8 <setvbuf+0xe0>
    38fa:	2000      	movs	r0, #0
    38fc:	e7ba      	b.n	3874 <setvbuf+0xac>
    38fe:	60a5      	str	r5, [r4, #8]
    3900:	e7c4      	b.n	388c <setvbuf+0xc4>
    3902:	60a0      	str	r0, [r4, #8]
    3904:	e7c2      	b.n	388c <setvbuf+0xc4>
    3906:	2001      	movs	r0, #1
    3908:	4240      	negs	r0, r0
    390a:	e7bf      	b.n	388c <setvbuf+0xc4>
    390c:	2000015c 	.word	0x2000015c
    3910:	00006788 	.word	0x00006788
    3914:	fffff35c 	.word	0xfffff35c
    3918:	000067a8 	.word	0x000067a8
    391c:	00006768 	.word	0x00006768

00003920 <strlen>:
    3920:	2300      	movs	r3, #0
    3922:	5cc2      	ldrb	r2, [r0, r3]
    3924:	3301      	adds	r3, #1
    3926:	2a00      	cmp	r2, #0
    3928:	d1fb      	bne.n	3922 <strlen+0x2>
    392a:	1e58      	subs	r0, r3, #1
    392c:	4770      	bx	lr
	...

00003930 <__sflush_r>:
    3930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3932:	898a      	ldrh	r2, [r1, #12]
    3934:	0005      	movs	r5, r0
    3936:	000c      	movs	r4, r1
    3938:	0713      	lsls	r3, r2, #28
    393a:	d460      	bmi.n	39fe <__sflush_r+0xce>
    393c:	684b      	ldr	r3, [r1, #4]
    393e:	2b00      	cmp	r3, #0
    3940:	dc04      	bgt.n	394c <__sflush_r+0x1c>
    3942:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    3944:	2b00      	cmp	r3, #0
    3946:	dc01      	bgt.n	394c <__sflush_r+0x1c>
    3948:	2000      	movs	r0, #0
    394a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    394c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    394e:	2f00      	cmp	r7, #0
    3950:	d0fa      	beq.n	3948 <__sflush_r+0x18>
    3952:	2300      	movs	r3, #0
    3954:	682e      	ldr	r6, [r5, #0]
    3956:	602b      	str	r3, [r5, #0]
    3958:	2380      	movs	r3, #128	; 0x80
    395a:	015b      	lsls	r3, r3, #5
    395c:	401a      	ands	r2, r3
    395e:	d034      	beq.n	39ca <__sflush_r+0x9a>
    3960:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3962:	89a3      	ldrh	r3, [r4, #12]
    3964:	075b      	lsls	r3, r3, #29
    3966:	d506      	bpl.n	3976 <__sflush_r+0x46>
    3968:	6863      	ldr	r3, [r4, #4]
    396a:	1ac0      	subs	r0, r0, r3
    396c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    396e:	2b00      	cmp	r3, #0
    3970:	d001      	beq.n	3976 <__sflush_r+0x46>
    3972:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3974:	1ac0      	subs	r0, r0, r3
    3976:	0002      	movs	r2, r0
    3978:	6a21      	ldr	r1, [r4, #32]
    397a:	2300      	movs	r3, #0
    397c:	0028      	movs	r0, r5
    397e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3980:	47b8      	blx	r7
    3982:	89a1      	ldrh	r1, [r4, #12]
    3984:	1c43      	adds	r3, r0, #1
    3986:	d106      	bne.n	3996 <__sflush_r+0x66>
    3988:	682b      	ldr	r3, [r5, #0]
    398a:	2b1d      	cmp	r3, #29
    398c:	d831      	bhi.n	39f2 <__sflush_r+0xc2>
    398e:	4a2c      	ldr	r2, [pc, #176]	; (3a40 <__sflush_r+0x110>)
    3990:	40da      	lsrs	r2, r3
    3992:	07d3      	lsls	r3, r2, #31
    3994:	d52d      	bpl.n	39f2 <__sflush_r+0xc2>
    3996:	2300      	movs	r3, #0
    3998:	6063      	str	r3, [r4, #4]
    399a:	6923      	ldr	r3, [r4, #16]
    399c:	6023      	str	r3, [r4, #0]
    399e:	04cb      	lsls	r3, r1, #19
    39a0:	d505      	bpl.n	39ae <__sflush_r+0x7e>
    39a2:	1c43      	adds	r3, r0, #1
    39a4:	d102      	bne.n	39ac <__sflush_r+0x7c>
    39a6:	682b      	ldr	r3, [r5, #0]
    39a8:	2b00      	cmp	r3, #0
    39aa:	d100      	bne.n	39ae <__sflush_r+0x7e>
    39ac:	6560      	str	r0, [r4, #84]	; 0x54
    39ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    39b0:	602e      	str	r6, [r5, #0]
    39b2:	2900      	cmp	r1, #0
    39b4:	d0c8      	beq.n	3948 <__sflush_r+0x18>
    39b6:	0023      	movs	r3, r4
    39b8:	3344      	adds	r3, #68	; 0x44
    39ba:	4299      	cmp	r1, r3
    39bc:	d002      	beq.n	39c4 <__sflush_r+0x94>
    39be:	0028      	movs	r0, r5
    39c0:	f7ff fdba 	bl	3538 <_free_r>
    39c4:	2000      	movs	r0, #0
    39c6:	6360      	str	r0, [r4, #52]	; 0x34
    39c8:	e7bf      	b.n	394a <__sflush_r+0x1a>
    39ca:	2301      	movs	r3, #1
    39cc:	6a21      	ldr	r1, [r4, #32]
    39ce:	0028      	movs	r0, r5
    39d0:	47b8      	blx	r7
    39d2:	1c43      	adds	r3, r0, #1
    39d4:	d1c5      	bne.n	3962 <__sflush_r+0x32>
    39d6:	682b      	ldr	r3, [r5, #0]
    39d8:	2b00      	cmp	r3, #0
    39da:	d0c2      	beq.n	3962 <__sflush_r+0x32>
    39dc:	2b1d      	cmp	r3, #29
    39de:	d001      	beq.n	39e4 <__sflush_r+0xb4>
    39e0:	2b16      	cmp	r3, #22
    39e2:	d101      	bne.n	39e8 <__sflush_r+0xb8>
    39e4:	602e      	str	r6, [r5, #0]
    39e6:	e7af      	b.n	3948 <__sflush_r+0x18>
    39e8:	2340      	movs	r3, #64	; 0x40
    39ea:	89a2      	ldrh	r2, [r4, #12]
    39ec:	4313      	orrs	r3, r2
    39ee:	81a3      	strh	r3, [r4, #12]
    39f0:	e7ab      	b.n	394a <__sflush_r+0x1a>
    39f2:	2340      	movs	r3, #64	; 0x40
    39f4:	430b      	orrs	r3, r1
    39f6:	2001      	movs	r0, #1
    39f8:	81a3      	strh	r3, [r4, #12]
    39fa:	4240      	negs	r0, r0
    39fc:	e7a5      	b.n	394a <__sflush_r+0x1a>
    39fe:	690f      	ldr	r7, [r1, #16]
    3a00:	2f00      	cmp	r7, #0
    3a02:	d0a1      	beq.n	3948 <__sflush_r+0x18>
    3a04:	680b      	ldr	r3, [r1, #0]
    3a06:	600f      	str	r7, [r1, #0]
    3a08:	1bdb      	subs	r3, r3, r7
    3a0a:	9301      	str	r3, [sp, #4]
    3a0c:	2300      	movs	r3, #0
    3a0e:	0792      	lsls	r2, r2, #30
    3a10:	d100      	bne.n	3a14 <__sflush_r+0xe4>
    3a12:	694b      	ldr	r3, [r1, #20]
    3a14:	60a3      	str	r3, [r4, #8]
    3a16:	9b01      	ldr	r3, [sp, #4]
    3a18:	2b00      	cmp	r3, #0
    3a1a:	dc00      	bgt.n	3a1e <__sflush_r+0xee>
    3a1c:	e794      	b.n	3948 <__sflush_r+0x18>
    3a1e:	9b01      	ldr	r3, [sp, #4]
    3a20:	003a      	movs	r2, r7
    3a22:	6a21      	ldr	r1, [r4, #32]
    3a24:	0028      	movs	r0, r5
    3a26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    3a28:	47b0      	blx	r6
    3a2a:	2800      	cmp	r0, #0
    3a2c:	dc03      	bgt.n	3a36 <__sflush_r+0x106>
    3a2e:	2340      	movs	r3, #64	; 0x40
    3a30:	89a2      	ldrh	r2, [r4, #12]
    3a32:	4313      	orrs	r3, r2
    3a34:	e7df      	b.n	39f6 <__sflush_r+0xc6>
    3a36:	9b01      	ldr	r3, [sp, #4]
    3a38:	183f      	adds	r7, r7, r0
    3a3a:	1a1b      	subs	r3, r3, r0
    3a3c:	9301      	str	r3, [sp, #4]
    3a3e:	e7ea      	b.n	3a16 <__sflush_r+0xe6>
    3a40:	20400001 	.word	0x20400001

00003a44 <_fflush_r>:
    3a44:	690b      	ldr	r3, [r1, #16]
    3a46:	b570      	push	{r4, r5, r6, lr}
    3a48:	0005      	movs	r5, r0
    3a4a:	000c      	movs	r4, r1
    3a4c:	2b00      	cmp	r3, #0
    3a4e:	d101      	bne.n	3a54 <_fflush_r+0x10>
    3a50:	2000      	movs	r0, #0
    3a52:	bd70      	pop	{r4, r5, r6, pc}
    3a54:	2800      	cmp	r0, #0
    3a56:	d004      	beq.n	3a62 <_fflush_r+0x1e>
    3a58:	6983      	ldr	r3, [r0, #24]
    3a5a:	2b00      	cmp	r3, #0
    3a5c:	d101      	bne.n	3a62 <_fflush_r+0x1e>
    3a5e:	f000 f85f 	bl	3b20 <__sinit>
    3a62:	4b0b      	ldr	r3, [pc, #44]	; (3a90 <_fflush_r+0x4c>)
    3a64:	429c      	cmp	r4, r3
    3a66:	d109      	bne.n	3a7c <_fflush_r+0x38>
    3a68:	686c      	ldr	r4, [r5, #4]
    3a6a:	220c      	movs	r2, #12
    3a6c:	5ea3      	ldrsh	r3, [r4, r2]
    3a6e:	2b00      	cmp	r3, #0
    3a70:	d0ee      	beq.n	3a50 <_fflush_r+0xc>
    3a72:	0021      	movs	r1, r4
    3a74:	0028      	movs	r0, r5
    3a76:	f7ff ff5b 	bl	3930 <__sflush_r>
    3a7a:	e7ea      	b.n	3a52 <_fflush_r+0xe>
    3a7c:	4b05      	ldr	r3, [pc, #20]	; (3a94 <_fflush_r+0x50>)
    3a7e:	429c      	cmp	r4, r3
    3a80:	d101      	bne.n	3a86 <_fflush_r+0x42>
    3a82:	68ac      	ldr	r4, [r5, #8]
    3a84:	e7f1      	b.n	3a6a <_fflush_r+0x26>
    3a86:	4b04      	ldr	r3, [pc, #16]	; (3a98 <_fflush_r+0x54>)
    3a88:	429c      	cmp	r4, r3
    3a8a:	d1ee      	bne.n	3a6a <_fflush_r+0x26>
    3a8c:	68ec      	ldr	r4, [r5, #12]
    3a8e:	e7ec      	b.n	3a6a <_fflush_r+0x26>
    3a90:	00006788 	.word	0x00006788
    3a94:	000067a8 	.word	0x000067a8
    3a98:	00006768 	.word	0x00006768

00003a9c <_cleanup_r>:
    3a9c:	b510      	push	{r4, lr}
    3a9e:	4902      	ldr	r1, [pc, #8]	; (3aa8 <_cleanup_r+0xc>)
    3aa0:	f000 f8b2 	bl	3c08 <_fwalk_reent>
    3aa4:	bd10      	pop	{r4, pc}
    3aa6:	46c0      	nop			; (mov r8, r8)
    3aa8:	00003a45 	.word	0x00003a45

00003aac <std.isra.0>:
    3aac:	2300      	movs	r3, #0
    3aae:	b510      	push	{r4, lr}
    3ab0:	0004      	movs	r4, r0
    3ab2:	6003      	str	r3, [r0, #0]
    3ab4:	6043      	str	r3, [r0, #4]
    3ab6:	6083      	str	r3, [r0, #8]
    3ab8:	8181      	strh	r1, [r0, #12]
    3aba:	6643      	str	r3, [r0, #100]	; 0x64
    3abc:	81c2      	strh	r2, [r0, #14]
    3abe:	6103      	str	r3, [r0, #16]
    3ac0:	6143      	str	r3, [r0, #20]
    3ac2:	6183      	str	r3, [r0, #24]
    3ac4:	0019      	movs	r1, r3
    3ac6:	2208      	movs	r2, #8
    3ac8:	305c      	adds	r0, #92	; 0x5c
    3aca:	f7ff fd2c 	bl	3526 <memset>
    3ace:	4b05      	ldr	r3, [pc, #20]	; (3ae4 <std.isra.0+0x38>)
    3ad0:	6224      	str	r4, [r4, #32]
    3ad2:	6263      	str	r3, [r4, #36]	; 0x24
    3ad4:	4b04      	ldr	r3, [pc, #16]	; (3ae8 <std.isra.0+0x3c>)
    3ad6:	62a3      	str	r3, [r4, #40]	; 0x28
    3ad8:	4b04      	ldr	r3, [pc, #16]	; (3aec <std.isra.0+0x40>)
    3ada:	62e3      	str	r3, [r4, #44]	; 0x2c
    3adc:	4b04      	ldr	r3, [pc, #16]	; (3af0 <std.isra.0+0x44>)
    3ade:	6323      	str	r3, [r4, #48]	; 0x30
    3ae0:	bd10      	pop	{r4, pc}
    3ae2:	46c0      	nop			; (mov r8, r8)
    3ae4:	000042c1 	.word	0x000042c1
    3ae8:	000042e9 	.word	0x000042e9
    3aec:	00004321 	.word	0x00004321
    3af0:	0000434d 	.word	0x0000434d

00003af4 <__sfmoreglue>:
    3af4:	b570      	push	{r4, r5, r6, lr}
    3af6:	2568      	movs	r5, #104	; 0x68
    3af8:	1e4a      	subs	r2, r1, #1
    3afa:	4355      	muls	r5, r2
    3afc:	000e      	movs	r6, r1
    3afe:	0029      	movs	r1, r5
    3b00:	3174      	adds	r1, #116	; 0x74
    3b02:	f7ff fd63 	bl	35cc <_malloc_r>
    3b06:	1e04      	subs	r4, r0, #0
    3b08:	d008      	beq.n	3b1c <__sfmoreglue+0x28>
    3b0a:	2100      	movs	r1, #0
    3b0c:	002a      	movs	r2, r5
    3b0e:	6001      	str	r1, [r0, #0]
    3b10:	6046      	str	r6, [r0, #4]
    3b12:	300c      	adds	r0, #12
    3b14:	60a0      	str	r0, [r4, #8]
    3b16:	3268      	adds	r2, #104	; 0x68
    3b18:	f7ff fd05 	bl	3526 <memset>
    3b1c:	0020      	movs	r0, r4
    3b1e:	bd70      	pop	{r4, r5, r6, pc}

00003b20 <__sinit>:
    3b20:	6983      	ldr	r3, [r0, #24]
    3b22:	b513      	push	{r0, r1, r4, lr}
    3b24:	0004      	movs	r4, r0
    3b26:	2b00      	cmp	r3, #0
    3b28:	d128      	bne.n	3b7c <__sinit+0x5c>
    3b2a:	6483      	str	r3, [r0, #72]	; 0x48
    3b2c:	64c3      	str	r3, [r0, #76]	; 0x4c
    3b2e:	6503      	str	r3, [r0, #80]	; 0x50
    3b30:	4b13      	ldr	r3, [pc, #76]	; (3b80 <__sinit+0x60>)
    3b32:	4a14      	ldr	r2, [pc, #80]	; (3b84 <__sinit+0x64>)
    3b34:	681b      	ldr	r3, [r3, #0]
    3b36:	6282      	str	r2, [r0, #40]	; 0x28
    3b38:	9301      	str	r3, [sp, #4]
    3b3a:	4298      	cmp	r0, r3
    3b3c:	d101      	bne.n	3b42 <__sinit+0x22>
    3b3e:	2301      	movs	r3, #1
    3b40:	6183      	str	r3, [r0, #24]
    3b42:	0020      	movs	r0, r4
    3b44:	f000 f820 	bl	3b88 <__sfp>
    3b48:	6060      	str	r0, [r4, #4]
    3b4a:	0020      	movs	r0, r4
    3b4c:	f000 f81c 	bl	3b88 <__sfp>
    3b50:	60a0      	str	r0, [r4, #8]
    3b52:	0020      	movs	r0, r4
    3b54:	f000 f818 	bl	3b88 <__sfp>
    3b58:	2200      	movs	r2, #0
    3b5a:	60e0      	str	r0, [r4, #12]
    3b5c:	2104      	movs	r1, #4
    3b5e:	6860      	ldr	r0, [r4, #4]
    3b60:	f7ff ffa4 	bl	3aac <std.isra.0>
    3b64:	2201      	movs	r2, #1
    3b66:	2109      	movs	r1, #9
    3b68:	68a0      	ldr	r0, [r4, #8]
    3b6a:	f7ff ff9f 	bl	3aac <std.isra.0>
    3b6e:	2202      	movs	r2, #2
    3b70:	2112      	movs	r1, #18
    3b72:	68e0      	ldr	r0, [r4, #12]
    3b74:	f7ff ff9a 	bl	3aac <std.isra.0>
    3b78:	2301      	movs	r3, #1
    3b7a:	61a3      	str	r3, [r4, #24]
    3b7c:	bd13      	pop	{r0, r1, r4, pc}
    3b7e:	46c0      	nop			; (mov r8, r8)
    3b80:	00006764 	.word	0x00006764
    3b84:	00003a9d 	.word	0x00003a9d

00003b88 <__sfp>:
    3b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3b8a:	4b1e      	ldr	r3, [pc, #120]	; (3c04 <__sfp+0x7c>)
    3b8c:	0007      	movs	r7, r0
    3b8e:	681e      	ldr	r6, [r3, #0]
    3b90:	69b3      	ldr	r3, [r6, #24]
    3b92:	2b00      	cmp	r3, #0
    3b94:	d102      	bne.n	3b9c <__sfp+0x14>
    3b96:	0030      	movs	r0, r6
    3b98:	f7ff ffc2 	bl	3b20 <__sinit>
    3b9c:	3648      	adds	r6, #72	; 0x48
    3b9e:	68b4      	ldr	r4, [r6, #8]
    3ba0:	6873      	ldr	r3, [r6, #4]
    3ba2:	3b01      	subs	r3, #1
    3ba4:	d504      	bpl.n	3bb0 <__sfp+0x28>
    3ba6:	6833      	ldr	r3, [r6, #0]
    3ba8:	2b00      	cmp	r3, #0
    3baa:	d007      	beq.n	3bbc <__sfp+0x34>
    3bac:	6836      	ldr	r6, [r6, #0]
    3bae:	e7f6      	b.n	3b9e <__sfp+0x16>
    3bb0:	220c      	movs	r2, #12
    3bb2:	5ea5      	ldrsh	r5, [r4, r2]
    3bb4:	2d00      	cmp	r5, #0
    3bb6:	d00d      	beq.n	3bd4 <__sfp+0x4c>
    3bb8:	3468      	adds	r4, #104	; 0x68
    3bba:	e7f2      	b.n	3ba2 <__sfp+0x1a>
    3bbc:	2104      	movs	r1, #4
    3bbe:	0038      	movs	r0, r7
    3bc0:	f7ff ff98 	bl	3af4 <__sfmoreglue>
    3bc4:	6030      	str	r0, [r6, #0]
    3bc6:	2800      	cmp	r0, #0
    3bc8:	d1f0      	bne.n	3bac <__sfp+0x24>
    3bca:	230c      	movs	r3, #12
    3bcc:	0004      	movs	r4, r0
    3bce:	603b      	str	r3, [r7, #0]
    3bd0:	0020      	movs	r0, r4
    3bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3bd4:	2301      	movs	r3, #1
    3bd6:	0020      	movs	r0, r4
    3bd8:	425b      	negs	r3, r3
    3bda:	81e3      	strh	r3, [r4, #14]
    3bdc:	3302      	adds	r3, #2
    3bde:	81a3      	strh	r3, [r4, #12]
    3be0:	6665      	str	r5, [r4, #100]	; 0x64
    3be2:	6025      	str	r5, [r4, #0]
    3be4:	60a5      	str	r5, [r4, #8]
    3be6:	6065      	str	r5, [r4, #4]
    3be8:	6125      	str	r5, [r4, #16]
    3bea:	6165      	str	r5, [r4, #20]
    3bec:	61a5      	str	r5, [r4, #24]
    3bee:	2208      	movs	r2, #8
    3bf0:	0029      	movs	r1, r5
    3bf2:	305c      	adds	r0, #92	; 0x5c
    3bf4:	f7ff fc97 	bl	3526 <memset>
    3bf8:	6365      	str	r5, [r4, #52]	; 0x34
    3bfa:	63a5      	str	r5, [r4, #56]	; 0x38
    3bfc:	64a5      	str	r5, [r4, #72]	; 0x48
    3bfe:	64e5      	str	r5, [r4, #76]	; 0x4c
    3c00:	e7e6      	b.n	3bd0 <__sfp+0x48>
    3c02:	46c0      	nop			; (mov r8, r8)
    3c04:	00006764 	.word	0x00006764

00003c08 <_fwalk_reent>:
    3c08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3c0a:	0004      	movs	r4, r0
    3c0c:	0007      	movs	r7, r0
    3c0e:	2600      	movs	r6, #0
    3c10:	9101      	str	r1, [sp, #4]
    3c12:	3448      	adds	r4, #72	; 0x48
    3c14:	2c00      	cmp	r4, #0
    3c16:	d101      	bne.n	3c1c <_fwalk_reent+0x14>
    3c18:	0030      	movs	r0, r6
    3c1a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3c1c:	6863      	ldr	r3, [r4, #4]
    3c1e:	68a5      	ldr	r5, [r4, #8]
    3c20:	9300      	str	r3, [sp, #0]
    3c22:	9b00      	ldr	r3, [sp, #0]
    3c24:	3b01      	subs	r3, #1
    3c26:	9300      	str	r3, [sp, #0]
    3c28:	d501      	bpl.n	3c2e <_fwalk_reent+0x26>
    3c2a:	6824      	ldr	r4, [r4, #0]
    3c2c:	e7f2      	b.n	3c14 <_fwalk_reent+0xc>
    3c2e:	89ab      	ldrh	r3, [r5, #12]
    3c30:	2b01      	cmp	r3, #1
    3c32:	d908      	bls.n	3c46 <_fwalk_reent+0x3e>
    3c34:	220e      	movs	r2, #14
    3c36:	5eab      	ldrsh	r3, [r5, r2]
    3c38:	3301      	adds	r3, #1
    3c3a:	d004      	beq.n	3c46 <_fwalk_reent+0x3e>
    3c3c:	0029      	movs	r1, r5
    3c3e:	0038      	movs	r0, r7
    3c40:	9b01      	ldr	r3, [sp, #4]
    3c42:	4798      	blx	r3
    3c44:	4306      	orrs	r6, r0
    3c46:	3568      	adds	r5, #104	; 0x68
    3c48:	e7eb      	b.n	3c22 <_fwalk_reent+0x1a>
	...

00003c4c <__swhatbuf_r>:
    3c4c:	b570      	push	{r4, r5, r6, lr}
    3c4e:	000e      	movs	r6, r1
    3c50:	001d      	movs	r5, r3
    3c52:	230e      	movs	r3, #14
    3c54:	5ec9      	ldrsh	r1, [r1, r3]
    3c56:	b090      	sub	sp, #64	; 0x40
    3c58:	0014      	movs	r4, r2
    3c5a:	2900      	cmp	r1, #0
    3c5c:	da07      	bge.n	3c6e <__swhatbuf_r+0x22>
    3c5e:	2300      	movs	r3, #0
    3c60:	602b      	str	r3, [r5, #0]
    3c62:	89b3      	ldrh	r3, [r6, #12]
    3c64:	061b      	lsls	r3, r3, #24
    3c66:	d411      	bmi.n	3c8c <__swhatbuf_r+0x40>
    3c68:	2380      	movs	r3, #128	; 0x80
    3c6a:	00db      	lsls	r3, r3, #3
    3c6c:	e00f      	b.n	3c8e <__swhatbuf_r+0x42>
    3c6e:	aa01      	add	r2, sp, #4
    3c70:	f000 fc64 	bl	453c <_fstat_r>
    3c74:	2800      	cmp	r0, #0
    3c76:	dbf2      	blt.n	3c5e <__swhatbuf_r+0x12>
    3c78:	22f0      	movs	r2, #240	; 0xf0
    3c7a:	9b02      	ldr	r3, [sp, #8]
    3c7c:	0212      	lsls	r2, r2, #8
    3c7e:	4013      	ands	r3, r2
    3c80:	4a05      	ldr	r2, [pc, #20]	; (3c98 <__swhatbuf_r+0x4c>)
    3c82:	189b      	adds	r3, r3, r2
    3c84:	425a      	negs	r2, r3
    3c86:	4153      	adcs	r3, r2
    3c88:	602b      	str	r3, [r5, #0]
    3c8a:	e7ed      	b.n	3c68 <__swhatbuf_r+0x1c>
    3c8c:	2340      	movs	r3, #64	; 0x40
    3c8e:	2000      	movs	r0, #0
    3c90:	6023      	str	r3, [r4, #0]
    3c92:	b010      	add	sp, #64	; 0x40
    3c94:	bd70      	pop	{r4, r5, r6, pc}
    3c96:	46c0      	nop			; (mov r8, r8)
    3c98:	ffffe000 	.word	0xffffe000

00003c9c <__smakebuf_r>:
    3c9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3c9e:	2602      	movs	r6, #2
    3ca0:	898b      	ldrh	r3, [r1, #12]
    3ca2:	0005      	movs	r5, r0
    3ca4:	000c      	movs	r4, r1
    3ca6:	4233      	tst	r3, r6
    3ca8:	d006      	beq.n	3cb8 <__smakebuf_r+0x1c>
    3caa:	0023      	movs	r3, r4
    3cac:	3347      	adds	r3, #71	; 0x47
    3cae:	6023      	str	r3, [r4, #0]
    3cb0:	6123      	str	r3, [r4, #16]
    3cb2:	2301      	movs	r3, #1
    3cb4:	6163      	str	r3, [r4, #20]
    3cb6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    3cb8:	ab01      	add	r3, sp, #4
    3cba:	466a      	mov	r2, sp
    3cbc:	f7ff ffc6 	bl	3c4c <__swhatbuf_r>
    3cc0:	9900      	ldr	r1, [sp, #0]
    3cc2:	0007      	movs	r7, r0
    3cc4:	0028      	movs	r0, r5
    3cc6:	f7ff fc81 	bl	35cc <_malloc_r>
    3cca:	2800      	cmp	r0, #0
    3ccc:	d108      	bne.n	3ce0 <__smakebuf_r+0x44>
    3cce:	220c      	movs	r2, #12
    3cd0:	5ea3      	ldrsh	r3, [r4, r2]
    3cd2:	059a      	lsls	r2, r3, #22
    3cd4:	d4ef      	bmi.n	3cb6 <__smakebuf_r+0x1a>
    3cd6:	2203      	movs	r2, #3
    3cd8:	4393      	bics	r3, r2
    3cda:	431e      	orrs	r6, r3
    3cdc:	81a6      	strh	r6, [r4, #12]
    3cde:	e7e4      	b.n	3caa <__smakebuf_r+0xe>
    3ce0:	4b0f      	ldr	r3, [pc, #60]	; (3d20 <__smakebuf_r+0x84>)
    3ce2:	62ab      	str	r3, [r5, #40]	; 0x28
    3ce4:	2380      	movs	r3, #128	; 0x80
    3ce6:	89a2      	ldrh	r2, [r4, #12]
    3ce8:	6020      	str	r0, [r4, #0]
    3cea:	4313      	orrs	r3, r2
    3cec:	81a3      	strh	r3, [r4, #12]
    3cee:	9b00      	ldr	r3, [sp, #0]
    3cf0:	6120      	str	r0, [r4, #16]
    3cf2:	6163      	str	r3, [r4, #20]
    3cf4:	9b01      	ldr	r3, [sp, #4]
    3cf6:	2b00      	cmp	r3, #0
    3cf8:	d00d      	beq.n	3d16 <__smakebuf_r+0x7a>
    3cfa:	230e      	movs	r3, #14
    3cfc:	5ee1      	ldrsh	r1, [r4, r3]
    3cfe:	0028      	movs	r0, r5
    3d00:	f000 fc2e 	bl	4560 <_isatty_r>
    3d04:	2800      	cmp	r0, #0
    3d06:	d006      	beq.n	3d16 <__smakebuf_r+0x7a>
    3d08:	2203      	movs	r2, #3
    3d0a:	89a3      	ldrh	r3, [r4, #12]
    3d0c:	4393      	bics	r3, r2
    3d0e:	001a      	movs	r2, r3
    3d10:	2301      	movs	r3, #1
    3d12:	4313      	orrs	r3, r2
    3d14:	81a3      	strh	r3, [r4, #12]
    3d16:	89a0      	ldrh	r0, [r4, #12]
    3d18:	4338      	orrs	r0, r7
    3d1a:	81a0      	strh	r0, [r4, #12]
    3d1c:	e7cb      	b.n	3cb6 <__smakebuf_r+0x1a>
    3d1e:	46c0      	nop			; (mov r8, r8)
    3d20:	00003a9d 	.word	0x00003a9d

00003d24 <__malloc_lock>:
    3d24:	4770      	bx	lr

00003d26 <__malloc_unlock>:
    3d26:	4770      	bx	lr

00003d28 <__sfputc_r>:
    3d28:	6893      	ldr	r3, [r2, #8]
    3d2a:	b510      	push	{r4, lr}
    3d2c:	3b01      	subs	r3, #1
    3d2e:	6093      	str	r3, [r2, #8]
    3d30:	2b00      	cmp	r3, #0
    3d32:	da05      	bge.n	3d40 <__sfputc_r+0x18>
    3d34:	6994      	ldr	r4, [r2, #24]
    3d36:	42a3      	cmp	r3, r4
    3d38:	db08      	blt.n	3d4c <__sfputc_r+0x24>
    3d3a:	b2cb      	uxtb	r3, r1
    3d3c:	2b0a      	cmp	r3, #10
    3d3e:	d005      	beq.n	3d4c <__sfputc_r+0x24>
    3d40:	6813      	ldr	r3, [r2, #0]
    3d42:	1c58      	adds	r0, r3, #1
    3d44:	6010      	str	r0, [r2, #0]
    3d46:	7019      	strb	r1, [r3, #0]
    3d48:	b2c8      	uxtb	r0, r1
    3d4a:	bd10      	pop	{r4, pc}
    3d4c:	f000 fb04 	bl	4358 <__swbuf_r>
    3d50:	e7fb      	b.n	3d4a <__sfputc_r+0x22>

00003d52 <__sfputs_r>:
    3d52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3d54:	0006      	movs	r6, r0
    3d56:	000f      	movs	r7, r1
    3d58:	0014      	movs	r4, r2
    3d5a:	18d5      	adds	r5, r2, r3
    3d5c:	42ac      	cmp	r4, r5
    3d5e:	d101      	bne.n	3d64 <__sfputs_r+0x12>
    3d60:	2000      	movs	r0, #0
    3d62:	e007      	b.n	3d74 <__sfputs_r+0x22>
    3d64:	7821      	ldrb	r1, [r4, #0]
    3d66:	003a      	movs	r2, r7
    3d68:	0030      	movs	r0, r6
    3d6a:	f7ff ffdd 	bl	3d28 <__sfputc_r>
    3d6e:	3401      	adds	r4, #1
    3d70:	1c43      	adds	r3, r0, #1
    3d72:	d1f3      	bne.n	3d5c <__sfputs_r+0xa>
    3d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00003d78 <_vfiprintf_r>:
    3d78:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d7a:	b09f      	sub	sp, #124	; 0x7c
    3d7c:	0006      	movs	r6, r0
    3d7e:	000f      	movs	r7, r1
    3d80:	0014      	movs	r4, r2
    3d82:	9305      	str	r3, [sp, #20]
    3d84:	2800      	cmp	r0, #0
    3d86:	d004      	beq.n	3d92 <_vfiprintf_r+0x1a>
    3d88:	6983      	ldr	r3, [r0, #24]
    3d8a:	2b00      	cmp	r3, #0
    3d8c:	d101      	bne.n	3d92 <_vfiprintf_r+0x1a>
    3d8e:	f7ff fec7 	bl	3b20 <__sinit>
    3d92:	4b7f      	ldr	r3, [pc, #508]	; (3f90 <_vfiprintf_r+0x218>)
    3d94:	429f      	cmp	r7, r3
    3d96:	d15c      	bne.n	3e52 <_vfiprintf_r+0xda>
    3d98:	6877      	ldr	r7, [r6, #4]
    3d9a:	89bb      	ldrh	r3, [r7, #12]
    3d9c:	071b      	lsls	r3, r3, #28
    3d9e:	d562      	bpl.n	3e66 <_vfiprintf_r+0xee>
    3da0:	693b      	ldr	r3, [r7, #16]
    3da2:	2b00      	cmp	r3, #0
    3da4:	d05f      	beq.n	3e66 <_vfiprintf_r+0xee>
    3da6:	2300      	movs	r3, #0
    3da8:	ad06      	add	r5, sp, #24
    3daa:	616b      	str	r3, [r5, #20]
    3dac:	3320      	adds	r3, #32
    3dae:	766b      	strb	r3, [r5, #25]
    3db0:	3310      	adds	r3, #16
    3db2:	76ab      	strb	r3, [r5, #26]
    3db4:	9402      	str	r4, [sp, #8]
    3db6:	9c02      	ldr	r4, [sp, #8]
    3db8:	7823      	ldrb	r3, [r4, #0]
    3dba:	2b00      	cmp	r3, #0
    3dbc:	d15d      	bne.n	3e7a <_vfiprintf_r+0x102>
    3dbe:	9b02      	ldr	r3, [sp, #8]
    3dc0:	1ae3      	subs	r3, r4, r3
    3dc2:	9304      	str	r3, [sp, #16]
    3dc4:	d00d      	beq.n	3de2 <_vfiprintf_r+0x6a>
    3dc6:	9b04      	ldr	r3, [sp, #16]
    3dc8:	9a02      	ldr	r2, [sp, #8]
    3dca:	0039      	movs	r1, r7
    3dcc:	0030      	movs	r0, r6
    3dce:	f7ff ffc0 	bl	3d52 <__sfputs_r>
    3dd2:	1c43      	adds	r3, r0, #1
    3dd4:	d100      	bne.n	3dd8 <_vfiprintf_r+0x60>
    3dd6:	e0cc      	b.n	3f72 <_vfiprintf_r+0x1fa>
    3dd8:	696a      	ldr	r2, [r5, #20]
    3dda:	9b04      	ldr	r3, [sp, #16]
    3ddc:	4694      	mov	ip, r2
    3dde:	4463      	add	r3, ip
    3de0:	616b      	str	r3, [r5, #20]
    3de2:	7823      	ldrb	r3, [r4, #0]
    3de4:	2b00      	cmp	r3, #0
    3de6:	d100      	bne.n	3dea <_vfiprintf_r+0x72>
    3de8:	e0c3      	b.n	3f72 <_vfiprintf_r+0x1fa>
    3dea:	2201      	movs	r2, #1
    3dec:	2300      	movs	r3, #0
    3dee:	4252      	negs	r2, r2
    3df0:	606a      	str	r2, [r5, #4]
    3df2:	a902      	add	r1, sp, #8
    3df4:	3254      	adds	r2, #84	; 0x54
    3df6:	1852      	adds	r2, r2, r1
    3df8:	3401      	adds	r4, #1
    3dfa:	602b      	str	r3, [r5, #0]
    3dfc:	60eb      	str	r3, [r5, #12]
    3dfe:	60ab      	str	r3, [r5, #8]
    3e00:	7013      	strb	r3, [r2, #0]
    3e02:	65ab      	str	r3, [r5, #88]	; 0x58
    3e04:	7821      	ldrb	r1, [r4, #0]
    3e06:	2205      	movs	r2, #5
    3e08:	4862      	ldr	r0, [pc, #392]	; (3f94 <_vfiprintf_r+0x21c>)
    3e0a:	f000 fbcf 	bl	45ac <memchr>
    3e0e:	1c63      	adds	r3, r4, #1
    3e10:	469c      	mov	ip, r3
    3e12:	2800      	cmp	r0, #0
    3e14:	d135      	bne.n	3e82 <_vfiprintf_r+0x10a>
    3e16:	6829      	ldr	r1, [r5, #0]
    3e18:	06cb      	lsls	r3, r1, #27
    3e1a:	d504      	bpl.n	3e26 <_vfiprintf_r+0xae>
    3e1c:	2353      	movs	r3, #83	; 0x53
    3e1e:	aa02      	add	r2, sp, #8
    3e20:	3020      	adds	r0, #32
    3e22:	189b      	adds	r3, r3, r2
    3e24:	7018      	strb	r0, [r3, #0]
    3e26:	070b      	lsls	r3, r1, #28
    3e28:	d504      	bpl.n	3e34 <_vfiprintf_r+0xbc>
    3e2a:	2353      	movs	r3, #83	; 0x53
    3e2c:	202b      	movs	r0, #43	; 0x2b
    3e2e:	aa02      	add	r2, sp, #8
    3e30:	189b      	adds	r3, r3, r2
    3e32:	7018      	strb	r0, [r3, #0]
    3e34:	7823      	ldrb	r3, [r4, #0]
    3e36:	2b2a      	cmp	r3, #42	; 0x2a
    3e38:	d02c      	beq.n	3e94 <_vfiprintf_r+0x11c>
    3e3a:	2000      	movs	r0, #0
    3e3c:	210a      	movs	r1, #10
    3e3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3e40:	7822      	ldrb	r2, [r4, #0]
    3e42:	3a30      	subs	r2, #48	; 0x30
    3e44:	2a09      	cmp	r2, #9
    3e46:	d800      	bhi.n	3e4a <_vfiprintf_r+0xd2>
    3e48:	e06b      	b.n	3f22 <_vfiprintf_r+0x1aa>
    3e4a:	2800      	cmp	r0, #0
    3e4c:	d02a      	beq.n	3ea4 <_vfiprintf_r+0x12c>
    3e4e:	9309      	str	r3, [sp, #36]	; 0x24
    3e50:	e028      	b.n	3ea4 <_vfiprintf_r+0x12c>
    3e52:	4b51      	ldr	r3, [pc, #324]	; (3f98 <_vfiprintf_r+0x220>)
    3e54:	429f      	cmp	r7, r3
    3e56:	d101      	bne.n	3e5c <_vfiprintf_r+0xe4>
    3e58:	68b7      	ldr	r7, [r6, #8]
    3e5a:	e79e      	b.n	3d9a <_vfiprintf_r+0x22>
    3e5c:	4b4f      	ldr	r3, [pc, #316]	; (3f9c <_vfiprintf_r+0x224>)
    3e5e:	429f      	cmp	r7, r3
    3e60:	d19b      	bne.n	3d9a <_vfiprintf_r+0x22>
    3e62:	68f7      	ldr	r7, [r6, #12]
    3e64:	e799      	b.n	3d9a <_vfiprintf_r+0x22>
    3e66:	0039      	movs	r1, r7
    3e68:	0030      	movs	r0, r6
    3e6a:	f000 fadf 	bl	442c <__swsetup_r>
    3e6e:	2800      	cmp	r0, #0
    3e70:	d099      	beq.n	3da6 <_vfiprintf_r+0x2e>
    3e72:	2001      	movs	r0, #1
    3e74:	4240      	negs	r0, r0
    3e76:	b01f      	add	sp, #124	; 0x7c
    3e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e7a:	2b25      	cmp	r3, #37	; 0x25
    3e7c:	d09f      	beq.n	3dbe <_vfiprintf_r+0x46>
    3e7e:	3401      	adds	r4, #1
    3e80:	e79a      	b.n	3db8 <_vfiprintf_r+0x40>
    3e82:	4b44      	ldr	r3, [pc, #272]	; (3f94 <_vfiprintf_r+0x21c>)
    3e84:	6829      	ldr	r1, [r5, #0]
    3e86:	1ac0      	subs	r0, r0, r3
    3e88:	2301      	movs	r3, #1
    3e8a:	4083      	lsls	r3, r0
    3e8c:	430b      	orrs	r3, r1
    3e8e:	602b      	str	r3, [r5, #0]
    3e90:	4664      	mov	r4, ip
    3e92:	e7b7      	b.n	3e04 <_vfiprintf_r+0x8c>
    3e94:	9b05      	ldr	r3, [sp, #20]
    3e96:	1d18      	adds	r0, r3, #4
    3e98:	681b      	ldr	r3, [r3, #0]
    3e9a:	9005      	str	r0, [sp, #20]
    3e9c:	2b00      	cmp	r3, #0
    3e9e:	db3a      	blt.n	3f16 <_vfiprintf_r+0x19e>
    3ea0:	9309      	str	r3, [sp, #36]	; 0x24
    3ea2:	4664      	mov	r4, ip
    3ea4:	7823      	ldrb	r3, [r4, #0]
    3ea6:	2b2e      	cmp	r3, #46	; 0x2e
    3ea8:	d10b      	bne.n	3ec2 <_vfiprintf_r+0x14a>
    3eaa:	7863      	ldrb	r3, [r4, #1]
    3eac:	1c62      	adds	r2, r4, #1
    3eae:	2b2a      	cmp	r3, #42	; 0x2a
    3eb0:	d13f      	bne.n	3f32 <_vfiprintf_r+0x1ba>
    3eb2:	9b05      	ldr	r3, [sp, #20]
    3eb4:	3402      	adds	r4, #2
    3eb6:	1d1a      	adds	r2, r3, #4
    3eb8:	681b      	ldr	r3, [r3, #0]
    3eba:	9205      	str	r2, [sp, #20]
    3ebc:	2b00      	cmp	r3, #0
    3ebe:	db35      	blt.n	3f2c <_vfiprintf_r+0x1b4>
    3ec0:	9307      	str	r3, [sp, #28]
    3ec2:	7821      	ldrb	r1, [r4, #0]
    3ec4:	2203      	movs	r2, #3
    3ec6:	4836      	ldr	r0, [pc, #216]	; (3fa0 <_vfiprintf_r+0x228>)
    3ec8:	f000 fb70 	bl	45ac <memchr>
    3ecc:	2800      	cmp	r0, #0
    3ece:	d007      	beq.n	3ee0 <_vfiprintf_r+0x168>
    3ed0:	4b33      	ldr	r3, [pc, #204]	; (3fa0 <_vfiprintf_r+0x228>)
    3ed2:	682a      	ldr	r2, [r5, #0]
    3ed4:	1ac0      	subs	r0, r0, r3
    3ed6:	2340      	movs	r3, #64	; 0x40
    3ed8:	4083      	lsls	r3, r0
    3eda:	4313      	orrs	r3, r2
    3edc:	602b      	str	r3, [r5, #0]
    3ede:	3401      	adds	r4, #1
    3ee0:	7821      	ldrb	r1, [r4, #0]
    3ee2:	1c63      	adds	r3, r4, #1
    3ee4:	2206      	movs	r2, #6
    3ee6:	482f      	ldr	r0, [pc, #188]	; (3fa4 <_vfiprintf_r+0x22c>)
    3ee8:	9302      	str	r3, [sp, #8]
    3eea:	7629      	strb	r1, [r5, #24]
    3eec:	f000 fb5e 	bl	45ac <memchr>
    3ef0:	2800      	cmp	r0, #0
    3ef2:	d044      	beq.n	3f7e <_vfiprintf_r+0x206>
    3ef4:	4b2c      	ldr	r3, [pc, #176]	; (3fa8 <_vfiprintf_r+0x230>)
    3ef6:	2b00      	cmp	r3, #0
    3ef8:	d12f      	bne.n	3f5a <_vfiprintf_r+0x1e2>
    3efa:	6829      	ldr	r1, [r5, #0]
    3efc:	9b05      	ldr	r3, [sp, #20]
    3efe:	2207      	movs	r2, #7
    3f00:	05c9      	lsls	r1, r1, #23
    3f02:	d528      	bpl.n	3f56 <_vfiprintf_r+0x1de>
    3f04:	189b      	adds	r3, r3, r2
    3f06:	4393      	bics	r3, r2
    3f08:	3308      	adds	r3, #8
    3f0a:	9305      	str	r3, [sp, #20]
    3f0c:	696b      	ldr	r3, [r5, #20]
    3f0e:	9a03      	ldr	r2, [sp, #12]
    3f10:	189b      	adds	r3, r3, r2
    3f12:	616b      	str	r3, [r5, #20]
    3f14:	e74f      	b.n	3db6 <_vfiprintf_r+0x3e>
    3f16:	425b      	negs	r3, r3
    3f18:	60eb      	str	r3, [r5, #12]
    3f1a:	2302      	movs	r3, #2
    3f1c:	430b      	orrs	r3, r1
    3f1e:	602b      	str	r3, [r5, #0]
    3f20:	e7bf      	b.n	3ea2 <_vfiprintf_r+0x12a>
    3f22:	434b      	muls	r3, r1
    3f24:	3401      	adds	r4, #1
    3f26:	189b      	adds	r3, r3, r2
    3f28:	2001      	movs	r0, #1
    3f2a:	e789      	b.n	3e40 <_vfiprintf_r+0xc8>
    3f2c:	2301      	movs	r3, #1
    3f2e:	425b      	negs	r3, r3
    3f30:	e7c6      	b.n	3ec0 <_vfiprintf_r+0x148>
    3f32:	2300      	movs	r3, #0
    3f34:	0014      	movs	r4, r2
    3f36:	200a      	movs	r0, #10
    3f38:	001a      	movs	r2, r3
    3f3a:	606b      	str	r3, [r5, #4]
    3f3c:	7821      	ldrb	r1, [r4, #0]
    3f3e:	3930      	subs	r1, #48	; 0x30
    3f40:	2909      	cmp	r1, #9
    3f42:	d903      	bls.n	3f4c <_vfiprintf_r+0x1d4>
    3f44:	2b00      	cmp	r3, #0
    3f46:	d0bc      	beq.n	3ec2 <_vfiprintf_r+0x14a>
    3f48:	9207      	str	r2, [sp, #28]
    3f4a:	e7ba      	b.n	3ec2 <_vfiprintf_r+0x14a>
    3f4c:	4342      	muls	r2, r0
    3f4e:	3401      	adds	r4, #1
    3f50:	1852      	adds	r2, r2, r1
    3f52:	2301      	movs	r3, #1
    3f54:	e7f2      	b.n	3f3c <_vfiprintf_r+0x1c4>
    3f56:	3307      	adds	r3, #7
    3f58:	e7d5      	b.n	3f06 <_vfiprintf_r+0x18e>
    3f5a:	ab05      	add	r3, sp, #20
    3f5c:	9300      	str	r3, [sp, #0]
    3f5e:	003a      	movs	r2, r7
    3f60:	4b12      	ldr	r3, [pc, #72]	; (3fac <_vfiprintf_r+0x234>)
    3f62:	0029      	movs	r1, r5
    3f64:	0030      	movs	r0, r6
    3f66:	e000      	b.n	3f6a <_vfiprintf_r+0x1f2>
    3f68:	bf00      	nop
    3f6a:	9003      	str	r0, [sp, #12]
    3f6c:	9b03      	ldr	r3, [sp, #12]
    3f6e:	3301      	adds	r3, #1
    3f70:	d1cc      	bne.n	3f0c <_vfiprintf_r+0x194>
    3f72:	89bb      	ldrh	r3, [r7, #12]
    3f74:	065b      	lsls	r3, r3, #25
    3f76:	d500      	bpl.n	3f7a <_vfiprintf_r+0x202>
    3f78:	e77b      	b.n	3e72 <_vfiprintf_r+0xfa>
    3f7a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3f7c:	e77b      	b.n	3e76 <_vfiprintf_r+0xfe>
    3f7e:	ab05      	add	r3, sp, #20
    3f80:	9300      	str	r3, [sp, #0]
    3f82:	003a      	movs	r2, r7
    3f84:	4b09      	ldr	r3, [pc, #36]	; (3fac <_vfiprintf_r+0x234>)
    3f86:	0029      	movs	r1, r5
    3f88:	0030      	movs	r0, r6
    3f8a:	f000 f87f 	bl	408c <_printf_i>
    3f8e:	e7ec      	b.n	3f6a <_vfiprintf_r+0x1f2>
    3f90:	00006788 	.word	0x00006788
    3f94:	000067c8 	.word	0x000067c8
    3f98:	000067a8 	.word	0x000067a8
    3f9c:	00006768 	.word	0x00006768
    3fa0:	000067ce 	.word	0x000067ce
    3fa4:	000067d2 	.word	0x000067d2
    3fa8:	00000000 	.word	0x00000000
    3fac:	00003d53 	.word	0x00003d53

00003fb0 <_printf_common>:
    3fb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3fb2:	0015      	movs	r5, r2
    3fb4:	9301      	str	r3, [sp, #4]
    3fb6:	688a      	ldr	r2, [r1, #8]
    3fb8:	690b      	ldr	r3, [r1, #16]
    3fba:	9000      	str	r0, [sp, #0]
    3fbc:	000c      	movs	r4, r1
    3fbe:	4293      	cmp	r3, r2
    3fc0:	da00      	bge.n	3fc4 <_printf_common+0x14>
    3fc2:	0013      	movs	r3, r2
    3fc4:	0022      	movs	r2, r4
    3fc6:	602b      	str	r3, [r5, #0]
    3fc8:	3243      	adds	r2, #67	; 0x43
    3fca:	7812      	ldrb	r2, [r2, #0]
    3fcc:	2a00      	cmp	r2, #0
    3fce:	d001      	beq.n	3fd4 <_printf_common+0x24>
    3fd0:	3301      	adds	r3, #1
    3fd2:	602b      	str	r3, [r5, #0]
    3fd4:	6823      	ldr	r3, [r4, #0]
    3fd6:	069b      	lsls	r3, r3, #26
    3fd8:	d502      	bpl.n	3fe0 <_printf_common+0x30>
    3fda:	682b      	ldr	r3, [r5, #0]
    3fdc:	3302      	adds	r3, #2
    3fde:	602b      	str	r3, [r5, #0]
    3fe0:	2706      	movs	r7, #6
    3fe2:	6823      	ldr	r3, [r4, #0]
    3fe4:	401f      	ands	r7, r3
    3fe6:	d027      	beq.n	4038 <_printf_common+0x88>
    3fe8:	0023      	movs	r3, r4
    3fea:	3343      	adds	r3, #67	; 0x43
    3fec:	781b      	ldrb	r3, [r3, #0]
    3fee:	1e5a      	subs	r2, r3, #1
    3ff0:	4193      	sbcs	r3, r2
    3ff2:	6822      	ldr	r2, [r4, #0]
    3ff4:	0692      	lsls	r2, r2, #26
    3ff6:	d430      	bmi.n	405a <_printf_common+0xaa>
    3ff8:	0022      	movs	r2, r4
    3ffa:	9901      	ldr	r1, [sp, #4]
    3ffc:	3243      	adds	r2, #67	; 0x43
    3ffe:	9800      	ldr	r0, [sp, #0]
    4000:	9e08      	ldr	r6, [sp, #32]
    4002:	47b0      	blx	r6
    4004:	1c43      	adds	r3, r0, #1
    4006:	d025      	beq.n	4054 <_printf_common+0xa4>
    4008:	2306      	movs	r3, #6
    400a:	6820      	ldr	r0, [r4, #0]
    400c:	682a      	ldr	r2, [r5, #0]
    400e:	68e1      	ldr	r1, [r4, #12]
    4010:	4003      	ands	r3, r0
    4012:	2500      	movs	r5, #0
    4014:	2b04      	cmp	r3, #4
    4016:	d103      	bne.n	4020 <_printf_common+0x70>
    4018:	1a8d      	subs	r5, r1, r2
    401a:	43eb      	mvns	r3, r5
    401c:	17db      	asrs	r3, r3, #31
    401e:	401d      	ands	r5, r3
    4020:	68a3      	ldr	r3, [r4, #8]
    4022:	6922      	ldr	r2, [r4, #16]
    4024:	4293      	cmp	r3, r2
    4026:	dd01      	ble.n	402c <_printf_common+0x7c>
    4028:	1a9b      	subs	r3, r3, r2
    402a:	18ed      	adds	r5, r5, r3
    402c:	2700      	movs	r7, #0
    402e:	42bd      	cmp	r5, r7
    4030:	d120      	bne.n	4074 <_printf_common+0xc4>
    4032:	2000      	movs	r0, #0
    4034:	e010      	b.n	4058 <_printf_common+0xa8>
    4036:	3701      	adds	r7, #1
    4038:	68e3      	ldr	r3, [r4, #12]
    403a:	682a      	ldr	r2, [r5, #0]
    403c:	1a9b      	subs	r3, r3, r2
    403e:	429f      	cmp	r7, r3
    4040:	dad2      	bge.n	3fe8 <_printf_common+0x38>
    4042:	0022      	movs	r2, r4
    4044:	2301      	movs	r3, #1
    4046:	3219      	adds	r2, #25
    4048:	9901      	ldr	r1, [sp, #4]
    404a:	9800      	ldr	r0, [sp, #0]
    404c:	9e08      	ldr	r6, [sp, #32]
    404e:	47b0      	blx	r6
    4050:	1c43      	adds	r3, r0, #1
    4052:	d1f0      	bne.n	4036 <_printf_common+0x86>
    4054:	2001      	movs	r0, #1
    4056:	4240      	negs	r0, r0
    4058:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    405a:	2030      	movs	r0, #48	; 0x30
    405c:	18e1      	adds	r1, r4, r3
    405e:	3143      	adds	r1, #67	; 0x43
    4060:	7008      	strb	r0, [r1, #0]
    4062:	0021      	movs	r1, r4
    4064:	1c5a      	adds	r2, r3, #1
    4066:	3145      	adds	r1, #69	; 0x45
    4068:	7809      	ldrb	r1, [r1, #0]
    406a:	18a2      	adds	r2, r4, r2
    406c:	3243      	adds	r2, #67	; 0x43
    406e:	3302      	adds	r3, #2
    4070:	7011      	strb	r1, [r2, #0]
    4072:	e7c1      	b.n	3ff8 <_printf_common+0x48>
    4074:	0022      	movs	r2, r4
    4076:	2301      	movs	r3, #1
    4078:	321a      	adds	r2, #26
    407a:	9901      	ldr	r1, [sp, #4]
    407c:	9800      	ldr	r0, [sp, #0]
    407e:	9e08      	ldr	r6, [sp, #32]
    4080:	47b0      	blx	r6
    4082:	1c43      	adds	r3, r0, #1
    4084:	d0e6      	beq.n	4054 <_printf_common+0xa4>
    4086:	3701      	adds	r7, #1
    4088:	e7d1      	b.n	402e <_printf_common+0x7e>
	...

0000408c <_printf_i>:
    408c:	b5f0      	push	{r4, r5, r6, r7, lr}
    408e:	b08b      	sub	sp, #44	; 0x2c
    4090:	9206      	str	r2, [sp, #24]
    4092:	000a      	movs	r2, r1
    4094:	3243      	adds	r2, #67	; 0x43
    4096:	9307      	str	r3, [sp, #28]
    4098:	9005      	str	r0, [sp, #20]
    409a:	9204      	str	r2, [sp, #16]
    409c:	7e0a      	ldrb	r2, [r1, #24]
    409e:	000c      	movs	r4, r1
    40a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    40a2:	2a6e      	cmp	r2, #110	; 0x6e
    40a4:	d100      	bne.n	40a8 <_printf_i+0x1c>
    40a6:	e08f      	b.n	41c8 <_printf_i+0x13c>
    40a8:	d817      	bhi.n	40da <_printf_i+0x4e>
    40aa:	2a63      	cmp	r2, #99	; 0x63
    40ac:	d02c      	beq.n	4108 <_printf_i+0x7c>
    40ae:	d808      	bhi.n	40c2 <_printf_i+0x36>
    40b0:	2a00      	cmp	r2, #0
    40b2:	d100      	bne.n	40b6 <_printf_i+0x2a>
    40b4:	e099      	b.n	41ea <_printf_i+0x15e>
    40b6:	2a58      	cmp	r2, #88	; 0x58
    40b8:	d054      	beq.n	4164 <_printf_i+0xd8>
    40ba:	0026      	movs	r6, r4
    40bc:	3642      	adds	r6, #66	; 0x42
    40be:	7032      	strb	r2, [r6, #0]
    40c0:	e029      	b.n	4116 <_printf_i+0x8a>
    40c2:	2a64      	cmp	r2, #100	; 0x64
    40c4:	d001      	beq.n	40ca <_printf_i+0x3e>
    40c6:	2a69      	cmp	r2, #105	; 0x69
    40c8:	d1f7      	bne.n	40ba <_printf_i+0x2e>
    40ca:	6821      	ldr	r1, [r4, #0]
    40cc:	681a      	ldr	r2, [r3, #0]
    40ce:	0608      	lsls	r0, r1, #24
    40d0:	d523      	bpl.n	411a <_printf_i+0x8e>
    40d2:	1d11      	adds	r1, r2, #4
    40d4:	6019      	str	r1, [r3, #0]
    40d6:	6815      	ldr	r5, [r2, #0]
    40d8:	e025      	b.n	4126 <_printf_i+0x9a>
    40da:	2a73      	cmp	r2, #115	; 0x73
    40dc:	d100      	bne.n	40e0 <_printf_i+0x54>
    40de:	e088      	b.n	41f2 <_printf_i+0x166>
    40e0:	d808      	bhi.n	40f4 <_printf_i+0x68>
    40e2:	2a6f      	cmp	r2, #111	; 0x6f
    40e4:	d029      	beq.n	413a <_printf_i+0xae>
    40e6:	2a70      	cmp	r2, #112	; 0x70
    40e8:	d1e7      	bne.n	40ba <_printf_i+0x2e>
    40ea:	2220      	movs	r2, #32
    40ec:	6809      	ldr	r1, [r1, #0]
    40ee:	430a      	orrs	r2, r1
    40f0:	6022      	str	r2, [r4, #0]
    40f2:	e003      	b.n	40fc <_printf_i+0x70>
    40f4:	2a75      	cmp	r2, #117	; 0x75
    40f6:	d020      	beq.n	413a <_printf_i+0xae>
    40f8:	2a78      	cmp	r2, #120	; 0x78
    40fa:	d1de      	bne.n	40ba <_printf_i+0x2e>
    40fc:	0022      	movs	r2, r4
    40fe:	2178      	movs	r1, #120	; 0x78
    4100:	3245      	adds	r2, #69	; 0x45
    4102:	7011      	strb	r1, [r2, #0]
    4104:	4a6c      	ldr	r2, [pc, #432]	; (42b8 <_printf_i+0x22c>)
    4106:	e030      	b.n	416a <_printf_i+0xde>
    4108:	000e      	movs	r6, r1
    410a:	681a      	ldr	r2, [r3, #0]
    410c:	3642      	adds	r6, #66	; 0x42
    410e:	1d11      	adds	r1, r2, #4
    4110:	6019      	str	r1, [r3, #0]
    4112:	6813      	ldr	r3, [r2, #0]
    4114:	7033      	strb	r3, [r6, #0]
    4116:	2301      	movs	r3, #1
    4118:	e079      	b.n	420e <_printf_i+0x182>
    411a:	0649      	lsls	r1, r1, #25
    411c:	d5d9      	bpl.n	40d2 <_printf_i+0x46>
    411e:	1d11      	adds	r1, r2, #4
    4120:	6019      	str	r1, [r3, #0]
    4122:	2300      	movs	r3, #0
    4124:	5ed5      	ldrsh	r5, [r2, r3]
    4126:	2d00      	cmp	r5, #0
    4128:	da03      	bge.n	4132 <_printf_i+0xa6>
    412a:	232d      	movs	r3, #45	; 0x2d
    412c:	9a04      	ldr	r2, [sp, #16]
    412e:	426d      	negs	r5, r5
    4130:	7013      	strb	r3, [r2, #0]
    4132:	4b62      	ldr	r3, [pc, #392]	; (42bc <_printf_i+0x230>)
    4134:	270a      	movs	r7, #10
    4136:	9303      	str	r3, [sp, #12]
    4138:	e02f      	b.n	419a <_printf_i+0x10e>
    413a:	6820      	ldr	r0, [r4, #0]
    413c:	6819      	ldr	r1, [r3, #0]
    413e:	0605      	lsls	r5, r0, #24
    4140:	d503      	bpl.n	414a <_printf_i+0xbe>
    4142:	1d08      	adds	r0, r1, #4
    4144:	6018      	str	r0, [r3, #0]
    4146:	680d      	ldr	r5, [r1, #0]
    4148:	e005      	b.n	4156 <_printf_i+0xca>
    414a:	0640      	lsls	r0, r0, #25
    414c:	d5f9      	bpl.n	4142 <_printf_i+0xb6>
    414e:	680d      	ldr	r5, [r1, #0]
    4150:	1d08      	adds	r0, r1, #4
    4152:	6018      	str	r0, [r3, #0]
    4154:	b2ad      	uxth	r5, r5
    4156:	4b59      	ldr	r3, [pc, #356]	; (42bc <_printf_i+0x230>)
    4158:	2708      	movs	r7, #8
    415a:	9303      	str	r3, [sp, #12]
    415c:	2a6f      	cmp	r2, #111	; 0x6f
    415e:	d018      	beq.n	4192 <_printf_i+0x106>
    4160:	270a      	movs	r7, #10
    4162:	e016      	b.n	4192 <_printf_i+0x106>
    4164:	3145      	adds	r1, #69	; 0x45
    4166:	700a      	strb	r2, [r1, #0]
    4168:	4a54      	ldr	r2, [pc, #336]	; (42bc <_printf_i+0x230>)
    416a:	9203      	str	r2, [sp, #12]
    416c:	681a      	ldr	r2, [r3, #0]
    416e:	6821      	ldr	r1, [r4, #0]
    4170:	1d10      	adds	r0, r2, #4
    4172:	6018      	str	r0, [r3, #0]
    4174:	6815      	ldr	r5, [r2, #0]
    4176:	0608      	lsls	r0, r1, #24
    4178:	d522      	bpl.n	41c0 <_printf_i+0x134>
    417a:	07cb      	lsls	r3, r1, #31
    417c:	d502      	bpl.n	4184 <_printf_i+0xf8>
    417e:	2320      	movs	r3, #32
    4180:	4319      	orrs	r1, r3
    4182:	6021      	str	r1, [r4, #0]
    4184:	2710      	movs	r7, #16
    4186:	2d00      	cmp	r5, #0
    4188:	d103      	bne.n	4192 <_printf_i+0x106>
    418a:	2320      	movs	r3, #32
    418c:	6822      	ldr	r2, [r4, #0]
    418e:	439a      	bics	r2, r3
    4190:	6022      	str	r2, [r4, #0]
    4192:	0023      	movs	r3, r4
    4194:	2200      	movs	r2, #0
    4196:	3343      	adds	r3, #67	; 0x43
    4198:	701a      	strb	r2, [r3, #0]
    419a:	6863      	ldr	r3, [r4, #4]
    419c:	60a3      	str	r3, [r4, #8]
    419e:	2b00      	cmp	r3, #0
    41a0:	db5c      	blt.n	425c <_printf_i+0x1d0>
    41a2:	2204      	movs	r2, #4
    41a4:	6821      	ldr	r1, [r4, #0]
    41a6:	4391      	bics	r1, r2
    41a8:	6021      	str	r1, [r4, #0]
    41aa:	2d00      	cmp	r5, #0
    41ac:	d158      	bne.n	4260 <_printf_i+0x1d4>
    41ae:	9e04      	ldr	r6, [sp, #16]
    41b0:	2b00      	cmp	r3, #0
    41b2:	d064      	beq.n	427e <_printf_i+0x1f2>
    41b4:	0026      	movs	r6, r4
    41b6:	9b03      	ldr	r3, [sp, #12]
    41b8:	3642      	adds	r6, #66	; 0x42
    41ba:	781b      	ldrb	r3, [r3, #0]
    41bc:	7033      	strb	r3, [r6, #0]
    41be:	e05e      	b.n	427e <_printf_i+0x1f2>
    41c0:	0648      	lsls	r0, r1, #25
    41c2:	d5da      	bpl.n	417a <_printf_i+0xee>
    41c4:	b2ad      	uxth	r5, r5
    41c6:	e7d8      	b.n	417a <_printf_i+0xee>
    41c8:	6809      	ldr	r1, [r1, #0]
    41ca:	681a      	ldr	r2, [r3, #0]
    41cc:	0608      	lsls	r0, r1, #24
    41ce:	d505      	bpl.n	41dc <_printf_i+0x150>
    41d0:	1d11      	adds	r1, r2, #4
    41d2:	6019      	str	r1, [r3, #0]
    41d4:	6813      	ldr	r3, [r2, #0]
    41d6:	6962      	ldr	r2, [r4, #20]
    41d8:	601a      	str	r2, [r3, #0]
    41da:	e006      	b.n	41ea <_printf_i+0x15e>
    41dc:	0649      	lsls	r1, r1, #25
    41de:	d5f7      	bpl.n	41d0 <_printf_i+0x144>
    41e0:	1d11      	adds	r1, r2, #4
    41e2:	6019      	str	r1, [r3, #0]
    41e4:	6813      	ldr	r3, [r2, #0]
    41e6:	8aa2      	ldrh	r2, [r4, #20]
    41e8:	801a      	strh	r2, [r3, #0]
    41ea:	2300      	movs	r3, #0
    41ec:	9e04      	ldr	r6, [sp, #16]
    41ee:	6123      	str	r3, [r4, #16]
    41f0:	e054      	b.n	429c <_printf_i+0x210>
    41f2:	681a      	ldr	r2, [r3, #0]
    41f4:	1d11      	adds	r1, r2, #4
    41f6:	6019      	str	r1, [r3, #0]
    41f8:	6816      	ldr	r6, [r2, #0]
    41fa:	2100      	movs	r1, #0
    41fc:	6862      	ldr	r2, [r4, #4]
    41fe:	0030      	movs	r0, r6
    4200:	f000 f9d4 	bl	45ac <memchr>
    4204:	2800      	cmp	r0, #0
    4206:	d001      	beq.n	420c <_printf_i+0x180>
    4208:	1b80      	subs	r0, r0, r6
    420a:	6060      	str	r0, [r4, #4]
    420c:	6863      	ldr	r3, [r4, #4]
    420e:	6123      	str	r3, [r4, #16]
    4210:	2300      	movs	r3, #0
    4212:	9a04      	ldr	r2, [sp, #16]
    4214:	7013      	strb	r3, [r2, #0]
    4216:	e041      	b.n	429c <_printf_i+0x210>
    4218:	6923      	ldr	r3, [r4, #16]
    421a:	0032      	movs	r2, r6
    421c:	9906      	ldr	r1, [sp, #24]
    421e:	9805      	ldr	r0, [sp, #20]
    4220:	9d07      	ldr	r5, [sp, #28]
    4222:	47a8      	blx	r5
    4224:	1c43      	adds	r3, r0, #1
    4226:	d043      	beq.n	42b0 <_printf_i+0x224>
    4228:	6823      	ldr	r3, [r4, #0]
    422a:	2500      	movs	r5, #0
    422c:	079b      	lsls	r3, r3, #30
    422e:	d40f      	bmi.n	4250 <_printf_i+0x1c4>
    4230:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4232:	68e0      	ldr	r0, [r4, #12]
    4234:	4298      	cmp	r0, r3
    4236:	da3d      	bge.n	42b4 <_printf_i+0x228>
    4238:	0018      	movs	r0, r3
    423a:	e03b      	b.n	42b4 <_printf_i+0x228>
    423c:	0022      	movs	r2, r4
    423e:	2301      	movs	r3, #1
    4240:	3219      	adds	r2, #25
    4242:	9906      	ldr	r1, [sp, #24]
    4244:	9805      	ldr	r0, [sp, #20]
    4246:	9e07      	ldr	r6, [sp, #28]
    4248:	47b0      	blx	r6
    424a:	1c43      	adds	r3, r0, #1
    424c:	d030      	beq.n	42b0 <_printf_i+0x224>
    424e:	3501      	adds	r5, #1
    4250:	68e3      	ldr	r3, [r4, #12]
    4252:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4254:	1a9b      	subs	r3, r3, r2
    4256:	429d      	cmp	r5, r3
    4258:	dbf0      	blt.n	423c <_printf_i+0x1b0>
    425a:	e7e9      	b.n	4230 <_printf_i+0x1a4>
    425c:	2d00      	cmp	r5, #0
    425e:	d0a9      	beq.n	41b4 <_printf_i+0x128>
    4260:	9e04      	ldr	r6, [sp, #16]
    4262:	0028      	movs	r0, r5
    4264:	0039      	movs	r1, r7
    4266:	f7ff f80d 	bl	3284 <__aeabi_uidivmod>
    426a:	9b03      	ldr	r3, [sp, #12]
    426c:	3e01      	subs	r6, #1
    426e:	5c5b      	ldrb	r3, [r3, r1]
    4270:	0028      	movs	r0, r5
    4272:	7033      	strb	r3, [r6, #0]
    4274:	0039      	movs	r1, r7
    4276:	f7fe ff7f 	bl	3178 <__udivsi3>
    427a:	1e05      	subs	r5, r0, #0
    427c:	d1f1      	bne.n	4262 <_printf_i+0x1d6>
    427e:	2f08      	cmp	r7, #8
    4280:	d109      	bne.n	4296 <_printf_i+0x20a>
    4282:	6823      	ldr	r3, [r4, #0]
    4284:	07db      	lsls	r3, r3, #31
    4286:	d506      	bpl.n	4296 <_printf_i+0x20a>
    4288:	6863      	ldr	r3, [r4, #4]
    428a:	6922      	ldr	r2, [r4, #16]
    428c:	4293      	cmp	r3, r2
    428e:	dc02      	bgt.n	4296 <_printf_i+0x20a>
    4290:	2330      	movs	r3, #48	; 0x30
    4292:	3e01      	subs	r6, #1
    4294:	7033      	strb	r3, [r6, #0]
    4296:	9b04      	ldr	r3, [sp, #16]
    4298:	1b9b      	subs	r3, r3, r6
    429a:	6123      	str	r3, [r4, #16]
    429c:	9b07      	ldr	r3, [sp, #28]
    429e:	aa09      	add	r2, sp, #36	; 0x24
    42a0:	9300      	str	r3, [sp, #0]
    42a2:	0021      	movs	r1, r4
    42a4:	9b06      	ldr	r3, [sp, #24]
    42a6:	9805      	ldr	r0, [sp, #20]
    42a8:	f7ff fe82 	bl	3fb0 <_printf_common>
    42ac:	1c43      	adds	r3, r0, #1
    42ae:	d1b3      	bne.n	4218 <_printf_i+0x18c>
    42b0:	2001      	movs	r0, #1
    42b2:	4240      	negs	r0, r0
    42b4:	b00b      	add	sp, #44	; 0x2c
    42b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42b8:	000067ea 	.word	0x000067ea
    42bc:	000067d9 	.word	0x000067d9

000042c0 <__sread>:
    42c0:	b570      	push	{r4, r5, r6, lr}
    42c2:	000c      	movs	r4, r1
    42c4:	250e      	movs	r5, #14
    42c6:	5f49      	ldrsh	r1, [r1, r5]
    42c8:	f000 f97c 	bl	45c4 <_read_r>
    42cc:	2800      	cmp	r0, #0
    42ce:	db03      	blt.n	42d8 <__sread+0x18>
    42d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
    42d2:	181b      	adds	r3, r3, r0
    42d4:	6563      	str	r3, [r4, #84]	; 0x54
    42d6:	bd70      	pop	{r4, r5, r6, pc}
    42d8:	89a3      	ldrh	r3, [r4, #12]
    42da:	4a02      	ldr	r2, [pc, #8]	; (42e4 <__sread+0x24>)
    42dc:	4013      	ands	r3, r2
    42de:	81a3      	strh	r3, [r4, #12]
    42e0:	e7f9      	b.n	42d6 <__sread+0x16>
    42e2:	46c0      	nop			; (mov r8, r8)
    42e4:	ffffefff 	.word	0xffffefff

000042e8 <__swrite>:
    42e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    42ea:	001f      	movs	r7, r3
    42ec:	898b      	ldrh	r3, [r1, #12]
    42ee:	0005      	movs	r5, r0
    42f0:	000c      	movs	r4, r1
    42f2:	0016      	movs	r6, r2
    42f4:	05db      	lsls	r3, r3, #23
    42f6:	d505      	bpl.n	4304 <__swrite+0x1c>
    42f8:	230e      	movs	r3, #14
    42fa:	5ec9      	ldrsh	r1, [r1, r3]
    42fc:	2200      	movs	r2, #0
    42fe:	2302      	movs	r3, #2
    4300:	f000 f940 	bl	4584 <_lseek_r>
    4304:	89a3      	ldrh	r3, [r4, #12]
    4306:	4a05      	ldr	r2, [pc, #20]	; (431c <__swrite+0x34>)
    4308:	0028      	movs	r0, r5
    430a:	4013      	ands	r3, r2
    430c:	81a3      	strh	r3, [r4, #12]
    430e:	0032      	movs	r2, r6
    4310:	230e      	movs	r3, #14
    4312:	5ee1      	ldrsh	r1, [r4, r3]
    4314:	003b      	movs	r3, r7
    4316:	f000 f875 	bl	4404 <_write_r>
    431a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    431c:	ffffefff 	.word	0xffffefff

00004320 <__sseek>:
    4320:	b570      	push	{r4, r5, r6, lr}
    4322:	000c      	movs	r4, r1
    4324:	250e      	movs	r5, #14
    4326:	5f49      	ldrsh	r1, [r1, r5]
    4328:	f000 f92c 	bl	4584 <_lseek_r>
    432c:	89a3      	ldrh	r3, [r4, #12]
    432e:	1c42      	adds	r2, r0, #1
    4330:	d103      	bne.n	433a <__sseek+0x1a>
    4332:	4a05      	ldr	r2, [pc, #20]	; (4348 <__sseek+0x28>)
    4334:	4013      	ands	r3, r2
    4336:	81a3      	strh	r3, [r4, #12]
    4338:	bd70      	pop	{r4, r5, r6, pc}
    433a:	2280      	movs	r2, #128	; 0x80
    433c:	0152      	lsls	r2, r2, #5
    433e:	4313      	orrs	r3, r2
    4340:	81a3      	strh	r3, [r4, #12]
    4342:	6560      	str	r0, [r4, #84]	; 0x54
    4344:	e7f8      	b.n	4338 <__sseek+0x18>
    4346:	46c0      	nop			; (mov r8, r8)
    4348:	ffffefff 	.word	0xffffefff

0000434c <__sclose>:
    434c:	b510      	push	{r4, lr}
    434e:	230e      	movs	r3, #14
    4350:	5ec9      	ldrsh	r1, [r1, r3]
    4352:	f000 f8e1 	bl	4518 <_close_r>
    4356:	bd10      	pop	{r4, pc}

00004358 <__swbuf_r>:
    4358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    435a:	0005      	movs	r5, r0
    435c:	000e      	movs	r6, r1
    435e:	0014      	movs	r4, r2
    4360:	2800      	cmp	r0, #0
    4362:	d004      	beq.n	436e <__swbuf_r+0x16>
    4364:	6983      	ldr	r3, [r0, #24]
    4366:	2b00      	cmp	r3, #0
    4368:	d101      	bne.n	436e <__swbuf_r+0x16>
    436a:	f7ff fbd9 	bl	3b20 <__sinit>
    436e:	4b22      	ldr	r3, [pc, #136]	; (43f8 <__swbuf_r+0xa0>)
    4370:	429c      	cmp	r4, r3
    4372:	d12d      	bne.n	43d0 <__swbuf_r+0x78>
    4374:	686c      	ldr	r4, [r5, #4]
    4376:	69a3      	ldr	r3, [r4, #24]
    4378:	60a3      	str	r3, [r4, #8]
    437a:	89a3      	ldrh	r3, [r4, #12]
    437c:	071b      	lsls	r3, r3, #28
    437e:	d531      	bpl.n	43e4 <__swbuf_r+0x8c>
    4380:	6923      	ldr	r3, [r4, #16]
    4382:	2b00      	cmp	r3, #0
    4384:	d02e      	beq.n	43e4 <__swbuf_r+0x8c>
    4386:	6823      	ldr	r3, [r4, #0]
    4388:	6922      	ldr	r2, [r4, #16]
    438a:	b2f7      	uxtb	r7, r6
    438c:	1a98      	subs	r0, r3, r2
    438e:	6963      	ldr	r3, [r4, #20]
    4390:	b2f6      	uxtb	r6, r6
    4392:	4298      	cmp	r0, r3
    4394:	db05      	blt.n	43a2 <__swbuf_r+0x4a>
    4396:	0021      	movs	r1, r4
    4398:	0028      	movs	r0, r5
    439a:	f7ff fb53 	bl	3a44 <_fflush_r>
    439e:	2800      	cmp	r0, #0
    43a0:	d126      	bne.n	43f0 <__swbuf_r+0x98>
    43a2:	68a3      	ldr	r3, [r4, #8]
    43a4:	3001      	adds	r0, #1
    43a6:	3b01      	subs	r3, #1
    43a8:	60a3      	str	r3, [r4, #8]
    43aa:	6823      	ldr	r3, [r4, #0]
    43ac:	1c5a      	adds	r2, r3, #1
    43ae:	6022      	str	r2, [r4, #0]
    43b0:	701f      	strb	r7, [r3, #0]
    43b2:	6963      	ldr	r3, [r4, #20]
    43b4:	4298      	cmp	r0, r3
    43b6:	d004      	beq.n	43c2 <__swbuf_r+0x6a>
    43b8:	89a3      	ldrh	r3, [r4, #12]
    43ba:	07db      	lsls	r3, r3, #31
    43bc:	d51a      	bpl.n	43f4 <__swbuf_r+0x9c>
    43be:	2e0a      	cmp	r6, #10
    43c0:	d118      	bne.n	43f4 <__swbuf_r+0x9c>
    43c2:	0021      	movs	r1, r4
    43c4:	0028      	movs	r0, r5
    43c6:	f7ff fb3d 	bl	3a44 <_fflush_r>
    43ca:	2800      	cmp	r0, #0
    43cc:	d012      	beq.n	43f4 <__swbuf_r+0x9c>
    43ce:	e00f      	b.n	43f0 <__swbuf_r+0x98>
    43d0:	4b0a      	ldr	r3, [pc, #40]	; (43fc <__swbuf_r+0xa4>)
    43d2:	429c      	cmp	r4, r3
    43d4:	d101      	bne.n	43da <__swbuf_r+0x82>
    43d6:	68ac      	ldr	r4, [r5, #8]
    43d8:	e7cd      	b.n	4376 <__swbuf_r+0x1e>
    43da:	4b09      	ldr	r3, [pc, #36]	; (4400 <__swbuf_r+0xa8>)
    43dc:	429c      	cmp	r4, r3
    43de:	d1ca      	bne.n	4376 <__swbuf_r+0x1e>
    43e0:	68ec      	ldr	r4, [r5, #12]
    43e2:	e7c8      	b.n	4376 <__swbuf_r+0x1e>
    43e4:	0021      	movs	r1, r4
    43e6:	0028      	movs	r0, r5
    43e8:	f000 f820 	bl	442c <__swsetup_r>
    43ec:	2800      	cmp	r0, #0
    43ee:	d0ca      	beq.n	4386 <__swbuf_r+0x2e>
    43f0:	2601      	movs	r6, #1
    43f2:	4276      	negs	r6, r6
    43f4:	0030      	movs	r0, r6
    43f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    43f8:	00006788 	.word	0x00006788
    43fc:	000067a8 	.word	0x000067a8
    4400:	00006768 	.word	0x00006768

00004404 <_write_r>:
    4404:	b570      	push	{r4, r5, r6, lr}
    4406:	0005      	movs	r5, r0
    4408:	0008      	movs	r0, r1
    440a:	0011      	movs	r1, r2
    440c:	2200      	movs	r2, #0
    440e:	4c06      	ldr	r4, [pc, #24]	; (4428 <_write_r+0x24>)
    4410:	6022      	str	r2, [r4, #0]
    4412:	001a      	movs	r2, r3
    4414:	f7fd fdc0 	bl	1f98 <_write>
    4418:	1c43      	adds	r3, r0, #1
    441a:	d103      	bne.n	4424 <_write_r+0x20>
    441c:	6823      	ldr	r3, [r4, #0]
    441e:	2b00      	cmp	r3, #0
    4420:	d000      	beq.n	4424 <_write_r+0x20>
    4422:	602b      	str	r3, [r5, #0]
    4424:	bd70      	pop	{r4, r5, r6, pc}
    4426:	46c0      	nop			; (mov r8, r8)
    4428:	20000b1c 	.word	0x20000b1c

0000442c <__swsetup_r>:
    442c:	4b36      	ldr	r3, [pc, #216]	; (4508 <__swsetup_r+0xdc>)
    442e:	b570      	push	{r4, r5, r6, lr}
    4430:	681d      	ldr	r5, [r3, #0]
    4432:	0006      	movs	r6, r0
    4434:	000c      	movs	r4, r1
    4436:	2d00      	cmp	r5, #0
    4438:	d005      	beq.n	4446 <__swsetup_r+0x1a>
    443a:	69ab      	ldr	r3, [r5, #24]
    443c:	2b00      	cmp	r3, #0
    443e:	d102      	bne.n	4446 <__swsetup_r+0x1a>
    4440:	0028      	movs	r0, r5
    4442:	f7ff fb6d 	bl	3b20 <__sinit>
    4446:	4b31      	ldr	r3, [pc, #196]	; (450c <__swsetup_r+0xe0>)
    4448:	429c      	cmp	r4, r3
    444a:	d10f      	bne.n	446c <__swsetup_r+0x40>
    444c:	686c      	ldr	r4, [r5, #4]
    444e:	230c      	movs	r3, #12
    4450:	5ee2      	ldrsh	r2, [r4, r3]
    4452:	b293      	uxth	r3, r2
    4454:	0719      	lsls	r1, r3, #28
    4456:	d42d      	bmi.n	44b4 <__swsetup_r+0x88>
    4458:	06d9      	lsls	r1, r3, #27
    445a:	d411      	bmi.n	4480 <__swsetup_r+0x54>
    445c:	2309      	movs	r3, #9
    445e:	2001      	movs	r0, #1
    4460:	6033      	str	r3, [r6, #0]
    4462:	3337      	adds	r3, #55	; 0x37
    4464:	4313      	orrs	r3, r2
    4466:	81a3      	strh	r3, [r4, #12]
    4468:	4240      	negs	r0, r0
    446a:	bd70      	pop	{r4, r5, r6, pc}
    446c:	4b28      	ldr	r3, [pc, #160]	; (4510 <__swsetup_r+0xe4>)
    446e:	429c      	cmp	r4, r3
    4470:	d101      	bne.n	4476 <__swsetup_r+0x4a>
    4472:	68ac      	ldr	r4, [r5, #8]
    4474:	e7eb      	b.n	444e <__swsetup_r+0x22>
    4476:	4b27      	ldr	r3, [pc, #156]	; (4514 <__swsetup_r+0xe8>)
    4478:	429c      	cmp	r4, r3
    447a:	d1e8      	bne.n	444e <__swsetup_r+0x22>
    447c:	68ec      	ldr	r4, [r5, #12]
    447e:	e7e6      	b.n	444e <__swsetup_r+0x22>
    4480:	075b      	lsls	r3, r3, #29
    4482:	d513      	bpl.n	44ac <__swsetup_r+0x80>
    4484:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4486:	2900      	cmp	r1, #0
    4488:	d008      	beq.n	449c <__swsetup_r+0x70>
    448a:	0023      	movs	r3, r4
    448c:	3344      	adds	r3, #68	; 0x44
    448e:	4299      	cmp	r1, r3
    4490:	d002      	beq.n	4498 <__swsetup_r+0x6c>
    4492:	0030      	movs	r0, r6
    4494:	f7ff f850 	bl	3538 <_free_r>
    4498:	2300      	movs	r3, #0
    449a:	6363      	str	r3, [r4, #52]	; 0x34
    449c:	2224      	movs	r2, #36	; 0x24
    449e:	89a3      	ldrh	r3, [r4, #12]
    44a0:	4393      	bics	r3, r2
    44a2:	81a3      	strh	r3, [r4, #12]
    44a4:	2300      	movs	r3, #0
    44a6:	6063      	str	r3, [r4, #4]
    44a8:	6923      	ldr	r3, [r4, #16]
    44aa:	6023      	str	r3, [r4, #0]
    44ac:	2308      	movs	r3, #8
    44ae:	89a2      	ldrh	r2, [r4, #12]
    44b0:	4313      	orrs	r3, r2
    44b2:	81a3      	strh	r3, [r4, #12]
    44b4:	6923      	ldr	r3, [r4, #16]
    44b6:	2b00      	cmp	r3, #0
    44b8:	d10b      	bne.n	44d2 <__swsetup_r+0xa6>
    44ba:	21a0      	movs	r1, #160	; 0xa0
    44bc:	2280      	movs	r2, #128	; 0x80
    44be:	89a3      	ldrh	r3, [r4, #12]
    44c0:	0089      	lsls	r1, r1, #2
    44c2:	0092      	lsls	r2, r2, #2
    44c4:	400b      	ands	r3, r1
    44c6:	4293      	cmp	r3, r2
    44c8:	d003      	beq.n	44d2 <__swsetup_r+0xa6>
    44ca:	0021      	movs	r1, r4
    44cc:	0030      	movs	r0, r6
    44ce:	f7ff fbe5 	bl	3c9c <__smakebuf_r>
    44d2:	2301      	movs	r3, #1
    44d4:	89a2      	ldrh	r2, [r4, #12]
    44d6:	4013      	ands	r3, r2
    44d8:	d011      	beq.n	44fe <__swsetup_r+0xd2>
    44da:	2300      	movs	r3, #0
    44dc:	60a3      	str	r3, [r4, #8]
    44de:	6963      	ldr	r3, [r4, #20]
    44e0:	425b      	negs	r3, r3
    44e2:	61a3      	str	r3, [r4, #24]
    44e4:	2000      	movs	r0, #0
    44e6:	6923      	ldr	r3, [r4, #16]
    44e8:	4283      	cmp	r3, r0
    44ea:	d1be      	bne.n	446a <__swsetup_r+0x3e>
    44ec:	230c      	movs	r3, #12
    44ee:	5ee2      	ldrsh	r2, [r4, r3]
    44f0:	0613      	lsls	r3, r2, #24
    44f2:	d5ba      	bpl.n	446a <__swsetup_r+0x3e>
    44f4:	2340      	movs	r3, #64	; 0x40
    44f6:	4313      	orrs	r3, r2
    44f8:	81a3      	strh	r3, [r4, #12]
    44fa:	3801      	subs	r0, #1
    44fc:	e7b5      	b.n	446a <__swsetup_r+0x3e>
    44fe:	0792      	lsls	r2, r2, #30
    4500:	d400      	bmi.n	4504 <__swsetup_r+0xd8>
    4502:	6963      	ldr	r3, [r4, #20]
    4504:	60a3      	str	r3, [r4, #8]
    4506:	e7ed      	b.n	44e4 <__swsetup_r+0xb8>
    4508:	2000015c 	.word	0x2000015c
    450c:	00006788 	.word	0x00006788
    4510:	000067a8 	.word	0x000067a8
    4514:	00006768 	.word	0x00006768

00004518 <_close_r>:
    4518:	2300      	movs	r3, #0
    451a:	b570      	push	{r4, r5, r6, lr}
    451c:	4c06      	ldr	r4, [pc, #24]	; (4538 <_close_r+0x20>)
    451e:	0005      	movs	r5, r0
    4520:	0008      	movs	r0, r1
    4522:	6023      	str	r3, [r4, #0]
    4524:	f7fd fd72 	bl	200c <_close>
    4528:	1c43      	adds	r3, r0, #1
    452a:	d103      	bne.n	4534 <_close_r+0x1c>
    452c:	6823      	ldr	r3, [r4, #0]
    452e:	2b00      	cmp	r3, #0
    4530:	d000      	beq.n	4534 <_close_r+0x1c>
    4532:	602b      	str	r3, [r5, #0]
    4534:	bd70      	pop	{r4, r5, r6, pc}
    4536:	46c0      	nop			; (mov r8, r8)
    4538:	20000b1c 	.word	0x20000b1c

0000453c <_fstat_r>:
    453c:	2300      	movs	r3, #0
    453e:	b570      	push	{r4, r5, r6, lr}
    4540:	4c06      	ldr	r4, [pc, #24]	; (455c <_fstat_r+0x20>)
    4542:	0005      	movs	r5, r0
    4544:	0008      	movs	r0, r1
    4546:	0011      	movs	r1, r2
    4548:	6023      	str	r3, [r4, #0]
    454a:	f7fd fd62 	bl	2012 <_fstat>
    454e:	1c43      	adds	r3, r0, #1
    4550:	d103      	bne.n	455a <_fstat_r+0x1e>
    4552:	6823      	ldr	r3, [r4, #0]
    4554:	2b00      	cmp	r3, #0
    4556:	d000      	beq.n	455a <_fstat_r+0x1e>
    4558:	602b      	str	r3, [r5, #0]
    455a:	bd70      	pop	{r4, r5, r6, pc}
    455c:	20000b1c 	.word	0x20000b1c

00004560 <_isatty_r>:
    4560:	2300      	movs	r3, #0
    4562:	b570      	push	{r4, r5, r6, lr}
    4564:	4c06      	ldr	r4, [pc, #24]	; (4580 <_isatty_r+0x20>)
    4566:	0005      	movs	r5, r0
    4568:	0008      	movs	r0, r1
    456a:	6023      	str	r3, [r4, #0]
    456c:	f7fd fd56 	bl	201c <_isatty>
    4570:	1c43      	adds	r3, r0, #1
    4572:	d103      	bne.n	457c <_isatty_r+0x1c>
    4574:	6823      	ldr	r3, [r4, #0]
    4576:	2b00      	cmp	r3, #0
    4578:	d000      	beq.n	457c <_isatty_r+0x1c>
    457a:	602b      	str	r3, [r5, #0]
    457c:	bd70      	pop	{r4, r5, r6, pc}
    457e:	46c0      	nop			; (mov r8, r8)
    4580:	20000b1c 	.word	0x20000b1c

00004584 <_lseek_r>:
    4584:	b570      	push	{r4, r5, r6, lr}
    4586:	0005      	movs	r5, r0
    4588:	0008      	movs	r0, r1
    458a:	0011      	movs	r1, r2
    458c:	2200      	movs	r2, #0
    458e:	4c06      	ldr	r4, [pc, #24]	; (45a8 <_lseek_r+0x24>)
    4590:	6022      	str	r2, [r4, #0]
    4592:	001a      	movs	r2, r3
    4594:	f7fd fd44 	bl	2020 <_lseek>
    4598:	1c43      	adds	r3, r0, #1
    459a:	d103      	bne.n	45a4 <_lseek_r+0x20>
    459c:	6823      	ldr	r3, [r4, #0]
    459e:	2b00      	cmp	r3, #0
    45a0:	d000      	beq.n	45a4 <_lseek_r+0x20>
    45a2:	602b      	str	r3, [r5, #0]
    45a4:	bd70      	pop	{r4, r5, r6, pc}
    45a6:	46c0      	nop			; (mov r8, r8)
    45a8:	20000b1c 	.word	0x20000b1c

000045ac <memchr>:
    45ac:	b2c9      	uxtb	r1, r1
    45ae:	1882      	adds	r2, r0, r2
    45b0:	4290      	cmp	r0, r2
    45b2:	d101      	bne.n	45b8 <memchr+0xc>
    45b4:	2000      	movs	r0, #0
    45b6:	4770      	bx	lr
    45b8:	7803      	ldrb	r3, [r0, #0]
    45ba:	428b      	cmp	r3, r1
    45bc:	d0fb      	beq.n	45b6 <memchr+0xa>
    45be:	3001      	adds	r0, #1
    45c0:	e7f6      	b.n	45b0 <memchr+0x4>
	...

000045c4 <_read_r>:
    45c4:	b570      	push	{r4, r5, r6, lr}
    45c6:	0005      	movs	r5, r0
    45c8:	0008      	movs	r0, r1
    45ca:	0011      	movs	r1, r2
    45cc:	2200      	movs	r2, #0
    45ce:	4c06      	ldr	r4, [pc, #24]	; (45e8 <_read_r+0x24>)
    45d0:	6022      	str	r2, [r4, #0]
    45d2:	001a      	movs	r2, r3
    45d4:	f7fd fcbe 	bl	1f54 <_read>
    45d8:	1c43      	adds	r3, r0, #1
    45da:	d103      	bne.n	45e4 <_read_r+0x20>
    45dc:	6823      	ldr	r3, [r4, #0]
    45de:	2b00      	cmp	r3, #0
    45e0:	d000      	beq.n	45e4 <_read_r+0x20>
    45e2:	602b      	str	r3, [r5, #0]
    45e4:	bd70      	pop	{r4, r5, r6, pc}
    45e6:	46c0      	nop			; (mov r8, r8)
    45e8:	20000b1c 	.word	0x20000b1c
    45ec:	000a000a 	.word	0x000a000a
    45f0:	00140014 	.word	0x00140014
    45f4:	00000014 	.word	0x00000014
    45f8:	000a017c 	.word	0x000a017c
    45fc:	000a017c 	.word	0x000a017c
    4600:	00140186 	.word	0x00140186
    4604:	00140000 	.word	0x00140000
    4608:	0122000a 	.word	0x0122000a
    460c:	00140186 	.word	0x00140186
    4610:	01220190 	.word	0x01220190
    4614:	0122000a 	.word	0x0122000a
    4618:	012c0014 	.word	0x012c0014
    461c:	0122017c 	.word	0x0122017c
    4620:	012c0186 	.word	0x012c0186
    4624:	012c0014 	.word	0x012c0014
    4628:	0136017c 	.word	0x0136017c
    462c:	001e0000 	.word	0x001e0000
    4630:	00280032 	.word	0x00280032
    4634:	00320000 	.word	0x00320000
    4638:	003c0032 	.word	0x003c0032
    463c:	001e0050 	.word	0x001e0050
    4640:	00280118 	.word	0x00280118
    4644:	00280046 	.word	0x00280046
    4648:	00be0050 	.word	0x00be0050
    464c:	00be0050 	.word	0x00be0050
    4650:	00c80118 	.word	0x00c80118
    4654:	00280118 	.word	0x00280118
    4658:	00be0122 	.word	0x00be0122
    465c:	00460000 	.word	0x00460000
    4660:	00500032 	.word	0x00500032
    4664:	005a0000 	.word	0x005a0000
    4668:	00640032 	.word	0x00640032
    466c:	006e0000 	.word	0x006e0000
    4670:	00780032 	.word	0x00780032
    4674:	00820000 	.word	0x00820000
    4678:	008c0032 	.word	0x008c0032
    467c:	00960000 	.word	0x00960000
    4680:	00a00032 	.word	0x00a00032
    4684:	00aa0000 	.word	0x00aa0000
    4688:	00b40032 	.word	0x00b40032
    468c:	00be0000 	.word	0x00be0000
    4690:	00c80032 	.word	0x00c80032
    4694:	00c8012c 	.word	0x00c8012c
    4698:	00d20172 	.word	0x00d20172
    469c:	00dc001e 	.word	0x00dc001e
    46a0:	00e60172 	.word	0x00e60172
    46a4:	00f0001e 	.word	0x00f0001e
    46a8:	00fa0172 	.word	0x00fa0172
    46ac:	0104001e 	.word	0x0104001e
    46b0:	010e0172 	.word	0x010e0172
    46b4:	0118005a 	.word	0x0118005a
    46b8:	0122012c 	.word	0x0122012c
    46bc:	82be50b4 	.word	0x82be50b4
    46c0:	8cbe82aa 	.word	0x8cbe82aa
    46c4:	64963c8c 	.word	0x64963c8c
    46c8:	64dc3cd2 	.word	0x64dc3cd2
    46cc:	a08c9682 	.word	0xa08c9682
    46d0:	aadca08c 	.word	0xaadca08c
    46d4:	a0e696dc 	.word	0xa0e696dc
    46d8:	50f03c78 	.word	0x50f03c78
    46dc:	5a78466e 	.word	0x5a78466e
    46e0:	aaaa3c96 	.word	0xaaaa3c96
    46e4:	a0dc3cc8 	.word	0xa0dc3cc8
    46e8:	aae6a0d2 	.word	0xaae6a0d2
    46ec:	6e617254 	.word	0x6e617254
    46f0:	69722073 	.word	0x69722073
    46f4:	73746867 	.word	0x73746867
    46f8:	65726120 	.word	0x65726120
    46fc:	6d756820 	.word	0x6d756820
    4700:	72206e61 	.word	0x72206e61
    4704:	74686769 	.word	0x74686769
    4708:	00000073 	.word	0x00000073
    470c:	355e3331 	.word	0x355e3331
    4710:	31202b20 	.word	0x31202b20
    4714:	20355e36 	.word	0x20355e36
    4718:	3731203d 	.word	0x3731203d
    471c:	0000355e 	.word	0x0000355e
    4720:	69746552 	.word	0x69746552
    4724:	616c7563 	.word	0x616c7563
    4728:	676e6974 	.word	0x676e6974
    472c:	6c705320 	.word	0x6c705320
    4730:	73656e69 	.word	0x73656e69
    4734:	00000000 	.word	0x00000000
    4738:	6c6f6976 	.word	0x6c6f6976
    473c:	65636e65 	.word	0x65636e65
    4740:	726f772e 	.word	0x726f772e
    4744:	0000736b 	.word	0x0000736b
    4748:	73626154 	.word	0x73626154
    474c:	00000021 	.word	0x00000021
    4750:	6c6c694b 	.word	0x6c6c694b
    4754:	6c694220 	.word	0x6c694220
    4758:	6e6f696c 	.word	0x6e6f696c
    475c:	65726961 	.word	0x65726961
    4760:	61282073 	.word	0x61282073
    4764:	5420646e 	.word	0x5420646e
    4768:	6c6c6972 	.word	0x6c6c6972
    476c:	616e6f69 	.word	0x616e6f69
    4770:	29657269 	.word	0x29657269
    4774:	00000000 	.word	0x00000000
    4778:	65746e49 	.word	0x65746e49
    477c:	74736572 	.word	0x74736572
    4780:	206e6920 	.word	0x206e6920
    4784:	68636574 	.word	0x68636574
    4788:	6f6c6f6e 	.word	0x6f6c6f6e
    478c:	69207967 	.word	0x69207967
    4790:	6f6e2073 	.word	0x6f6e2073
    4794:	20612074 	.word	0x20612074
    4798:	73726570 	.word	0x73726570
    479c:	6c616e6f 	.word	0x6c616e6f
    47a0:	00797469 	.word	0x00797469
    47a4:	50203031 	.word	0x50203031
    47a8:	544e4952 	.word	0x544e4952
    47ac:	52484320 	.word	0x52484320
    47b0:	30322824 	.word	0x30322824
    47b4:	2b352e35 	.word	0x2b352e35
    47b8:	28444e52 	.word	0x28444e52
    47bc:	3b292931 	.word	0x3b292931
    47c0:	47203a20 	.word	0x47203a20
    47c4:	204f544f 	.word	0x204f544f
    47c8:	00003031 	.word	0x00003031
    47cc:	67206f4e 	.word	0x67206f4e
    47d0:	2e73646f 	.word	0x2e73646f
    47d4:	206f4e20 	.word	0x206f4e20
    47d8:	7473616d 	.word	0x7473616d
    47dc:	2e737265 	.word	0x2e737265
    47e0:	206f4e20 	.word	0x206f4e20
    47e4:	65747865 	.word	0x65747865
    47e8:	6c616e72 	.word	0x6c616e72
    47ec:	62696c20 	.word	0x62696c20
    47f0:	69726172 	.word	0x69726172
    47f4:	002e7365 	.word	0x002e7365
    47f8:	6c6c694b 	.word	0x6c6c694b
    47fc:	7a614e20 	.word	0x7a614e20
    4800:	00007369 	.word	0x00007369
    4804:	6e616954 	.word	0x6e616954
    4808:	656d6e61 	.word	0x656d6e61
    480c:	7153206e 	.word	0x7153206e
    4810:	65726175 	.word	0x65726175
    4814:	38393120 	.word	0x38393120
    4818:	00000039 	.word	0x00000039
    481c:	72656d41 	.word	0x72656d41
    4820:	20616369 	.word	0x20616369
    4824:	20736177 	.word	0x20736177
    4828:	6e756f66 	.word	0x6e756f66
    482c:	20646564 	.word	0x20646564
    4830:	73206e6f 	.word	0x73206e6f
    4834:	6576616c 	.word	0x6576616c
    4838:	00007972 	.word	0x00007972
    483c:	72656854 	.word	0x72656854
    4840:	73692065 	.word	0x73692065
    4844:	6c6e6f20 	.word	0x6c6e6f20
    4848:	61632079 	.word	0x61632079
    484c:	61746970 	.word	0x61746970
    4850:	6e61206c 	.word	0x6e61206c
    4854:	616c2064 	.word	0x616c2064
    4858:	00726f62 	.word	0x00726f62
    485c:	6f636e45 	.word	0x6f636e45
    4860:	67617275 	.word	0x67617275
    4864:	735f2065 	.word	0x735f2065
    4868:	656d6d79 	.word	0x656d6d79
    486c:	63697274 	.word	0x63697274
    4870:	6c63205f 	.word	0x6c63205f
    4874:	20737361 	.word	0x20737361
    4878:	66726177 	.word	0x66726177
    487c:	00657261 	.word	0x00657261
    4880:	52554324 	.word	0x52554324
    4884:	544e4552 	.word	0x544e4552
    4888:	4d454d5f 	.word	0x4d454d5f
    488c:	00000045 	.word	0x00000045
    4890:	694e2041 	.word	0x694e2041
    4894:	54206563 	.word	0x54206563
    4898:	00005954 	.word	0x00005954
    489c:	78696e55 	.word	0x78696e55
    48a0:	6f706520 	.word	0x6f706520
    48a4:	6d206863 	.word	0x6d206863
    48a8:	73756e69 	.word	0x73756e69
    48ac:	46783020 	.word	0x46783020
    48b0:	61642046 	.word	0x61642046
    48b4:	00007379 	.word	0x00007379
    48b8:	3d202069 	.word	0x3d202069
    48bc:	35783020 	.word	0x35783020
    48c0:	35373366 	.word	0x35373366
    48c4:	20666439 	.word	0x20666439
    48c8:	2028202d 	.word	0x2028202d
    48cc:	3e3e2069 	.word	0x3e3e2069
    48d0:	29203120 	.word	0x29203120
    48d4:	0000003b 	.word	0x0000003b
    48d8:	42414341 	.word	0x42414341
    48dc:	00000000 	.word	0x00000000
    48e0:	63666544 	.word	0x63666544
    48e4:	73276e6f 	.word	0x73276e6f
    48e8:	6e616320 	.word	0x6e616320
    48ec:	656c6563 	.word	0x656c6563
    48f0:	00002e64 	.word	0x00002e64
    48f4:	73746152 	.word	0x73746152
    48f8:	7473656e 	.word	0x7473656e
    48fc:	6f4e203a 	.word	0x6f4e203a
    4900:	6e696874 	.word	0x6e696874
    4904:	6f542067 	.word	0x6f542067
    4908:	216f4420 	.word	0x216f4420
    490c:	00000000 	.word	0x00000000
    4910:	68207449 	.word	0x68207449
    4914:	36207361 	.word	0x36207361
    4918:	656b2039 	.word	0x656b2039
    491c:	002e7379 	.word	0x002e7379
    4920:	61636542 	.word	0x61636542
    4924:	20657375 	.word	0x20657375
    4928:	342d5456 	.word	0x342d5456
    492c:	77203032 	.word	0x77203032
    4930:	61207361 	.word	0x61207361
    4934:	6165726c 	.word	0x6165726c
    4938:	74207964 	.word	0x74207964
    493c:	6e656b61 	.word	0x6e656b61
    4940:	00000000 	.word	0x00000000
    4944:	706d6f43 	.word	0x706d6f43
    4948:	73736572 	.word	0x73736572
    494c:	206e6f69 	.word	0x206e6f69
    4950:	6f676c61 	.word	0x6f676c61
    4954:	68746972 	.word	0x68746972
    4958:	6162206d 	.word	0x6162206d
    495c:	20646573 	.word	0x20646573
    4960:	42206e6f 	.word	0x42206e6f
    4964:	28205042 	.word	0x28205042
    4968:	37393931 	.word	0x37393931
    496c:	00000029 	.word	0x00000029
    4970:	63616554 	.word	0x63616554
    4974:	65682068 	.word	0x65682068
    4978:	68746c61 	.word	0x68746c61
    497c:	736e6920 	.word	0x736e6920
    4980:	6e617275 	.word	0x6e617275
    4984:	70206563 	.word	0x70206563
    4988:	69766f72 	.word	0x69766f72
    498c:	73726564 	.word	0x73726564
    4990:	206f7420 	.word	0x206f7420
    4994:	65646f63 	.word	0x65646f63
    4998:	0000002e 	.word	0x0000002e
    499c:	6566664f 	.word	0x6566664f
    49a0:	7669736e 	.word	0x7669736e
    49a4:	61682065 	.word	0x61682065
    49a8:	61776472 	.word	0x61776472
    49ac:	00006572 	.word	0x00006572
    49b0:	69466957 	.word	0x69466957
    49b4:	20736920 	.word	0x20736920
    49b8:	20746f6e 	.word	0x20746f6e
    49bc:	65726977 	.word	0x65726977
    49c0:	7373656c 	.word	0x7373656c
    49c4:	68744520 	.word	0x68744520
    49c8:	656e7265 	.word	0x656e7265
    49cc:	00002174 	.word	0x00002174
    49d0:	6d6d7544 	.word	0x6d6d7544
    49d4:	68742079 	.word	0x68742079
    49d8:	20636369 	.word	0x20636369
    49dc:	65696c63 	.word	0x65696c63
    49e0:	0000746e 	.word	0x0000746e
    49e4:	694e2041 	.word	0x694e2041
    49e8:	54206563 	.word	0x54206563
    49ec:	202e5954 	.word	0x202e5954
    49f0:	4f206e41 	.word	0x4f206e41
    49f4:	6f43204b 	.word	0x6f43204b
    49f8:	7475706d 	.word	0x7475706d
    49fc:	002e7265 	.word	0x002e7265
    4a00:	69636543 	.word	0x69636543
    4a04:	65276e20 	.word	0x65276e20
    4a08:	70207473 	.word	0x70207473
    4a0c:	75207361 	.word	0x75207361
    4a10:	4320656e 	.word	0x4320656e
    4a14:	72656279 	.word	0x72656279
    4a18:	6b636564 	.word	0x6b636564
    4a1c:	65622820 	.word	0x65622820
    4a20:	73756163 	.word	0x73756163
    4a24:	74692065 	.word	0x74692065
    4a28:	6e207327 	.word	0x6e207327
    4a2c:	6120746f 	.word	0x6120746f
    4a30:	6c655020 	.word	0x6c655020
    4a34:	6e616369 	.word	0x6e616369
    4a38:	73614320 	.word	0x73614320
    4a3c:	00002965 	.word	0x00002965
    4a40:	696c6f53 	.word	0x696c6f53
    4a44:	69726164 	.word	0x69726164
    4a48:	69207974 	.word	0x69207974
    4a4c:	6f6e2073 	.word	0x6f6e2073
    4a50:	20612074 	.word	0x20612074
    4a54:	2077656e 	.word	0x2077656e
    4a58:	6d617266 	.word	0x6d617266
    4a5c:	726f7765 	.word	0x726f7765
    4a60:	0000006b 	.word	0x0000006b
    4a64:	61657242 	.word	0x61657242
    4a68:	616f6264 	.word	0x616f6264
    4a6c:	6e696472 	.word	0x6e696472
    4a70:	73492067 	.word	0x73492067
    4a74:	746f4e20 	.word	0x746f4e20
    4a78:	43204120 	.word	0x43204120
    4a7c:	656d6972 	.word	0x656d6972
    4a80:	00000000 	.word	0x00000000
    4a84:	2066664f 	.word	0x2066664f
    4a88:	6f207962 	.word	0x6f207962
    4a8c:	6520656e 	.word	0x6520656e
    4a90:	726f7272 	.word	0x726f7272
    4a94:	72612073 	.word	0x72612073
    4a98:	6f632065 	.word	0x6f632065
    4a9c:	6e6f6d6d 	.word	0x6e6f6d6d
    4aa0:	00000000 	.word	0x00000000
    4aa4:	0000095e 	.word	0x0000095e
    4aa8:	00000baa 	.word	0x00000baa
    4aac:	00000baa 	.word	0x00000baa
    4ab0:	00000baa 	.word	0x00000baa
    4ab4:	00000baa 	.word	0x00000baa
    4ab8:	00000baa 	.word	0x00000baa
    4abc:	00000baa 	.word	0x00000baa
    4ac0:	00000baa 	.word	0x00000baa
    4ac4:	00000baa 	.word	0x00000baa
    4ac8:	00000baa 	.word	0x00000baa
    4acc:	00000baa 	.word	0x00000baa
    4ad0:	00000baa 	.word	0x00000baa
    4ad4:	00000baa 	.word	0x00000baa
    4ad8:	00000baa 	.word	0x00000baa
    4adc:	00000baa 	.word	0x00000baa
    4ae0:	00000baa 	.word	0x00000baa
    4ae4:	00000946 	.word	0x00000946
    4ae8:	00000baa 	.word	0x00000baa
    4aec:	00000baa 	.word	0x00000baa
    4af0:	00000baa 	.word	0x00000baa
    4af4:	00000baa 	.word	0x00000baa
    4af8:	00000baa 	.word	0x00000baa
    4afc:	00000baa 	.word	0x00000baa
    4b00:	00000baa 	.word	0x00000baa
    4b04:	00000baa 	.word	0x00000baa
    4b08:	00000baa 	.word	0x00000baa
    4b0c:	00000baa 	.word	0x00000baa
    4b10:	00000baa 	.word	0x00000baa
    4b14:	00000baa 	.word	0x00000baa
    4b18:	00000baa 	.word	0x00000baa
    4b1c:	00000baa 	.word	0x00000baa
    4b20:	00000baa 	.word	0x00000baa
    4b24:	00000956 	.word	0x00000956
    4b28:	00000baa 	.word	0x00000baa
    4b2c:	00000baa 	.word	0x00000baa
    4b30:	00000baa 	.word	0x00000baa
    4b34:	00000baa 	.word	0x00000baa
    4b38:	00000baa 	.word	0x00000baa
    4b3c:	00000baa 	.word	0x00000baa
    4b40:	00000baa 	.word	0x00000baa
    4b44:	00000baa 	.word	0x00000baa
    4b48:	00000baa 	.word	0x00000baa
    4b4c:	00000baa 	.word	0x00000baa
    4b50:	00000baa 	.word	0x00000baa
    4b54:	00000baa 	.word	0x00000baa
    4b58:	00000baa 	.word	0x00000baa
    4b5c:	00000baa 	.word	0x00000baa
    4b60:	00000baa 	.word	0x00000baa
    4b64:	0000094e 	.word	0x0000094e
    4b68:	00000966 	.word	0x00000966
    4b6c:	0000092e 	.word	0x0000092e
    4b70:	0000093e 	.word	0x0000093e
    4b74:	00000936 	.word	0x00000936
    4b78:	00000002 	.word	0x00000002
    4b7c:	00000003 	.word	0x00000003
    4b80:	00000028 	.word	0x00000028
    4b84:	00000029 	.word	0x00000029
    4b88:	00000004 	.word	0x00000004
    4b8c:	00000005 	.word	0x00000005
    4b90:	00000006 	.word	0x00000006
    4b94:	00000007 	.word	0x00000007
    4b98:	00000020 	.word	0x00000020
    4b9c:	00000021 	.word	0x00000021
    4ba0:	00000022 	.word	0x00000022
    4ba4:	00000023 	.word	0x00000023
    4ba8:	00000024 	.word	0x00000024
    4bac:	00000025 	.word	0x00000025
    4bb0:	00000026 	.word	0x00000026
    4bb4:	00000027 	.word	0x00000027
    4bb8:	00000008 	.word	0x00000008
    4bbc:	00000009 	.word	0x00000009
    4bc0:	0000000a 	.word	0x0000000a
    4bc4:	0000000b 	.word	0x0000000b
    4bc8:	42000800 	.word	0x42000800
    4bcc:	42000c00 	.word	0x42000c00
    4bd0:	42001000 	.word	0x42001000
    4bd4:	42001400 	.word	0x42001400
    4bd8:	42001800 	.word	0x42001800
    4bdc:	42001c00 	.word	0x42001c00
    4be0:	000016e2 	.word	0x000016e2
    4be4:	000016de 	.word	0x000016de
    4be8:	000016de 	.word	0x000016de
    4bec:	00001744 	.word	0x00001744
    4bf0:	00001744 	.word	0x00001744
    4bf4:	000016f6 	.word	0x000016f6
    4bf8:	000016e8 	.word	0x000016e8
    4bfc:	000016fc 	.word	0x000016fc
    4c00:	00001732 	.word	0x00001732
    4c04:	00001904 	.word	0x00001904
    4c08:	000018e4 	.word	0x000018e4
    4c0c:	000018e4 	.word	0x000018e4
    4c10:	00001970 	.word	0x00001970
    4c14:	000018f6 	.word	0x000018f6
    4c18:	00001912 	.word	0x00001912
    4c1c:	000018e8 	.word	0x000018e8
    4c20:	00001920 	.word	0x00001920
    4c24:	00001960 	.word	0x00001960

00004c28 <CodePage437>:
	...
    4f60:	01000000 06186080 18608001 60800106     .....`....`....`
    4f70:	80010000 00000060 00000000 66986106     ....`........a.f
    4f80:	98618619 00000000 00000000 00000000     ..a.............
    4f90:	00000000 98610600 fb8f1966 8f1966fe     ......a.f....f..
    4fa0:	1966fefb 00986186 00000000 80010000     ..f..a..........
    4fb0:	891f7e60 1f7e6082 7e649081 6080811f     `~...`~...d~...`
    4fc0:	00000000 04000000 29a60823 1820c106     ........#..).. .
    4fd0:	98200304 324c1165 00000008 00000000     .. .e.L2........
    4fe0:	84e08107 10420821 5a081e78 87208216     ....!.B.x..Z.. .
    4ff0:	0000f6d9 00000000 30c00000 00030618     ...........0....
    5000:	000000c0 00000000 00000000 00000000     ................
    5010:	40000000 03020810 0c30c000 08c00003     ...@......0.....
    5020:	10400002 00000000 01000000 02084000     ..@..........@..
    5030:	06186000 18608001 00010208 00000040     .`....`.....@...
    5040:	00000000 42000000 90408210 40c23fff     .......B..@..?.@
    5050:	80104290 00000000 00000000 00000000     .B..............
    5060:	80000208 e0bfff20 02082080 00000000     .... .... ......
	...
    5080:	18000000 c0000306 00001040 00000000     ........@.......
    5090:	00000000 ff000000 0000e0bf 00000000     ................
	...
    50b4:	030e3800 0000e080 00000000 08200000     .8............ .
    50c4:	80000104 02041020 10408000 00000208     .... .....@.....
    50d4:	00000000 e0030000 cc1863f8 b0c1061b     .........c......
    50e4:	63061b6c f8e0c318 00000000 00000000     l..c............
    50f4:	1b3c70c0 0c30c004 30c00003 e107030c     .p<...0....0....
    5104:	000000f8 00000000 c1f8e107 061860b0     .............`..
    5114:	0187030e 0f30c0c0 0000fefb 00000000     ......0.........
    5124:	fefb0f00 60c00003 80030e30 b0810618     .......`0.......
    5134:	00f8e167 00000000 40000000 03070c30     g..........@0...
    5144:	31649040 04fefb0f 10400001 00000000     @.d1......@.....
    5154:	0f000000 30c0fefb c1f8e30f 061860b0     .......0.....`..
    5164:	e167a081 000000f8 00000000 60f8e003     ..g............`
    5174:	00030c18 1b8c3ffe 67b0c106 0000f8e1     .....?.....g....
    5184:	00000000 fefb0f00 20608001 00010408     ..........` ....
    5194:	0c302080 00c00003 00000000 e0030000     . 0.............
    51a4:	6cb0c1f8 0f3e061b c1061b8c f8e063b0     ...l..>......c..
    51b4:	00000000 07000000 b0c1f8e1 7d0e3b6c     ............l;.}
    51c4:	0618609f e1c70003 000000f0 00000000     .`..............
    51d4:	38000000 e080030e 00000000 030e3800     ...8.........8..
    51e4:	0000e080 00000000 00000000 80030e38     ............8...
    51f4:	000000e0 0e380000 40c00003 00000010     ......8....@....
    5204:	30000000 03030c0c 30c0c000 0cc00003     ...0.......0....
    5214:	0c300003 00000000 00000000 00000000     ..0.............
    5224:	00fefb0f fefb0f00 00000000 00000000     ................
    5234:	00000000 3000030c 30c0000c c0c00003     .......0...0....
    5244:	0c0c3030 00000003 00000000 f8e10700     00..............
    5254:	6060b0c1 01061818 00006080 00608001     ..``.....`....`.
    5264:	00000000 e1070000 6cb0c1f8 b4d33edb     ...........l.>..
    5274:	c036fbec f8e10730 00000000 00000000     ..6.0...........
    5284:	0d367080 c18c3186 fefb6fb0 1b6cb0c1     .p6..1...o....l.
    5294:	00000006 00000000 61f8e30f 86196698     ...........a.f..
    52a4:	19861f7e 6f986186 0000f8e3 00000000     ~....a.o........
    52b4:	f8e00300 036c9861 0c30c000 98610003     ....a.l...0...a.
    52c4:	00f8e063 00000000 c30f0000 861966f0     c............f..
    52d4:	98618631 668c1966 f0c38f19 00000000     1.a.f..f........
    52e4:	0f000000 30c0fefb fc00030c 00030c3f     .......0....?...
    52f4:	fb0f30c0 000000fe 00000000 c0fefb0f     .0..............
    5304:	00030c30 030c3ffc 0c30c000 00000003     0....?....0.....
    5314:	00000000 f8e00300 036c9861 0c30c000     ........a.l...0.
    5324:	98611e7b 00f8e063 00000000 1b0c0000     {.a.c...........
    5334:	6cb0c106 bfff061b c1061bec 061b6cb0     ...l.........l..
    5344:	00000000 07000000 0618f8e1 18608001     ..............`.
    5354:	60800106 e1070618 000000f8 00000000     ...`............
    5364:	067ef801 18608001 60800106 8731c618     ..~...`....`..1.
    5374:	0000f0c1 00000000 061b0c00 838d31c6     .............1..
    5384:	0d38e060 31c66083 00061b8c 00000000     `.8..`.1........
    5394:	030c0000 0c30c000 30c00003 c000030c     ......0....0....
    53a4:	fefb0f30 00000000 0c000000 bde38e1b     0...............
    53b4:	c976dbed 061b6cb2 1b6cb0c1 00000006     ..v..l....l.....
    53c4:	00000000 e1861b0c 661b6dbc 5b6cb3c9     .........m.f..l[
    53d4:	ecb0c31e 0000061b 00000000 f8e00300     ................
    53e4:	1b6cb0e3 6cb0c106 b8c1061b 00f8e0e3     ..l....l........
    53f4:	00000000 e30f0000 6cb0c1f8 3ffe061b     ...........l...?
    5404:	c000038c 00030c30 00000000 07000000     ....0...........
    5414:	b0c1f8e1 c1061b6c 36db6cb0 d98731c6     ....l....l.6.1..
    5424:	000000f6 00000000 c1f8e30f 061b6cb0     .............l..
    5434:	638c3ffe cc30c318 0000061b 00000000     .?.c..0.........
    5444:	f8e10700 036cb0c1 801f7e00 b0c10618     ......l..~......
    5454:	00f8e167 00000000 fb0f0000 000208fe     g...............
    5464:	02082080 08208000 20800002 00000000     . .... .... ....
    5474:	0c000000 b0c1061b c1061b6c 061b6cb0     ........l....l..
    5484:	e063b0c1 000000f8 00000000 c1061b0c     ..c.............
    5494:	8c3166b0 60c31863 810d36d8 000020c0     .f1.c..`.6... ..
    54a4:	00000000 061b0c00 1b6cb0c1 6db2c906     ..........l....m
    54b4:	b5d576db 008c796f 00000000 1b0c0000     .v..oy..........
    54c4:	c3186306 060cf860 63d8e003 061bcc18     .c..`......c....
    54d4:	00000000 0c000000 1863061b 1cd860c3     ..........c..`..
    54e4:	20c00107 80000208 00000020 00000000     ... .... .......
    54f4:	03fefb0f 1060c000 0103060c 0f30c0c0     ......`.......0.
    5504:	0000fefb 00000000 f8e00300 00030c30     ............0...
    5514:	030c30c0 0c30c000 00f8e003 00000000     .0....0.........
    5524:	01060000 010c3080 030c6080 03186000     .....0...`...`..
    5534:	0618c000 00000000 07000000 030cf0c1     ................
    5544:	0c30c000 30c00003 c107030c 000000f0     ..0....0........
    5554:	00000000 36708000 8c31860d 0060b0c1     ......p6..1...`.
	...
    5580:	00fefb0f 00000000 80030000 00030ce0     ................
    5590:	00001860 00000000 00000000 00000000     `...............
	...
    55a8:	01fcf003 fef86380 f823b0c0 000000fe     .....c....#.....
    55b8:	00000000 c000030c fcf30d30 0b6cb8e1     ........0.....l.
    55c8:	6fb8e102 00007cf3 00000000 00000000     ...o.|..........
    55d8:	e1070000 6cb0c1f8 30c00003 00fef907     .......l...0....
    55e8:	00000000 18000000 67800106 b0c3f6d9     ...........g....
    55f8:	c3061bec f6d9e7b0 00000000 00000000     ................
    5608:	00000000 c1f8e107 fefb6fb0 f10730c0     .........o...0..
    5618:	000000fc 00000000 3138e000 c000638c     ..........81.c..
    5628:	00033ffc 030c30c0 0000c000 00000000     .?...0..........
    5638:	00000000 d9070000 8731c6f6 30c0f0c1     ..........1....0
    5648:	c3f8e107 f8e1e7b0 030c0000 0d30c000     ..............0.
    5658:	b8e178e3 c1061b6c 061b6cb0 00000000     .x..l....l......
    5668:	01000000 00006080 18e08003 60800106     .....`.........`
    5678:	e1070618 000000f8 00000000 00186000     .............`..
    5688:	18600000 60800106 8c010618 31c61863     ..`....`....c..1
    5698:	00f0c187 00030c00 638c30c0 0f36cc30     .........0.c0.6.
    56a8:	33ccc083 000c330c 00000000 c0030000     ...3.3..........
    56b8:	00030cf0 030c30c0 0c30c000 f8e00303     .....0....0.....
	...
    56d4:	e70c330c 669b6dbf 1b6cb0c1 00000006     .3...m.f..l.....
	...
    56ec:	f8e20b00 1b6cb8e1 6cb0c106 0000061b     ......l....l....
	...
    5704:	e1070000 cc30c3f8 30c30c33 00f8e1c7     ......0.3..0....
	...
    571c:	0b000000 b0c1f8e2 be061b6c 0002882f     ........l.../...
    572c:	02082080 00000000 00000000 c1fae803     . ..............
    573c:	061b6cb0 08a08f3e 20800002 00000208     .l..>...... ....
    574c:	00000000 7ce20800 036cbcf1 0c30c000     .......|..l...0.
    575c:	00000003 00000000 00000000 e1070000     ................
    576c:	0730c0f8 8001f8e1 00f8e36f 00000000     ..0.....o.......
    577c:	00030000 0f0c30c0 0c30f8e3 33c00003     .....0....0....3
    578c:	30c0c00c 00000000 00000000 00000000     ...0............
    579c:	c30c330c 0c33cc30 d9c730c3 000000f6     .3..0.3..0......
	...
    57b4:	02020000 30e6b8c1 01073ed8 000020c0     .......0.>... ..
	...
    57cc:	1b0c0000 6cb0c106 b5d5769b 008c3166     .......l.v..f1..
	...
    57e4:	08000000 1b441823 6ce08003 08620c11     ....#.D....l..b.
	...
    5800:	c618630c 18638c31 60801f7e 873bc618     .c..1.c.~..`..;.
    5810:	0000f0c1 00000000 fefb0f00 c0c00003     ................
    5820:	0f0c3030 0000fefb 00000000 1e780000     00............x.
    5830:	40000208 000e3810 02081040 001e7800     ...@.8..@....x..
    5840:	00000000 80010000 01061860 06186080     ........`....`..
    5850:	18608001 60800106 00000000 0f000000     ..`....`........
    5860:	0208c003 0cc00003 c0000303 030f0208     ................
    5870:	000000c0 00000000 d9c61907 1c736cb3     .............ls.
	...
    58a8:	e0030000 6c9861f8 30c00003 6100030c     .....a.l...0...a
    58b8:	f8e06398 00000608 00000000 00669801     .c............f.
    58c8:	c30c330c 0c33cc30 d9c730c3 000000f6     .3..0.3..0......
    58d8:	00000000 0c180000 f8e10700 fb6fb0c1     ..............o.
    58e8:	0730c0fe 0000fcf1 00000000 10000000     ..0.............
    58f8:	f003000a 638001fc b0c0fef8 00fef823     .......c....#...
	...
    5910:	030033cc 8001fcf0 c0fef863 fef823b0     .3......c....#..
	...
    5928:	000c6000 01fcf003 fef86380 f823b0c0     .`.......c....#.
    5938:	000000fe 03000000 0c482001 fcf00300     ......... H.....
    5948:	f8638001 23b0c0fe 0000fef8 00000000     ..c....#........
    5958:	00000000 e1070000 6cb0c1f8 30c00003     ...........l...0
    5968:	04fef907 00000003 00000000 07001420     ............ ...
    5978:	b0c1f8e1 c0fefb6f fcf10730 00000000     ....o...0.......
    5988:	00000000 00669801 c1f8e107 fefb6fb0     ......f......o..
    5998:	f10730c0 000000fc 00000000 18c00000     .0..............
    59a8:	f8e10700 fb6fb0c1 0730c0fe 0000fcf1     ......o...0.....
    59b8:	00000000 98610600 80030000 010618e0     ......a.........
    59c8:	06186080 00f8e107 00000000 00000000     .`..............
    59d8:	03002840 0618e080 18608001 f8e10706     @(........`.....
	...
    59f0:	0018c000 18e08003 60800106 e1070618     ...........`....
    5a00:	000000f8 18630000 367080c0 8c31860d     ......c...p6..1.
    5a10:	fb6fb0c1 6cb0c1fe 0000061b 1c000000     ..o....l........
    5a20:	70c08108 31860d36 6fb0c18c b0c1fefb     ...p6..1...o....
    5a30:	00061b6c 00000000 fb0f0606 0c30c0fe     l.............0.
    5a40:	3ffc0003 c000030c fefb0f30 00000000     ...?....0.......
	...
    5a58:	1dfe7907 fedb2786 f90733cc 000000ee     .y...'...3......
    5a68:	00000000 367ef800 9861860d e3efb1c7     ......~6..a.....
    5a78:	8c31c6f8 00001e7b 00000000 20000000     ..1.{.......... 
    5a88:	e1070014 cc30c3f8 30c30c33 00f8e1c7     ......0.3..0....
    5a98:	00000000 01000000 07006698 30c3f8e1     .........f.....0
    5aa8:	c30c33cc f8e1c730 00000000 00000000     .3..0...........
    5ab8:	0018c000 c3f8e107 0c33cc30 e1c730c3     ........0.3..0..
    5ac8:	000000f8 00000000 14200000 0c330c00     .......... ...3.
    5ad8:	33cc30c3 c730c30c 0000f6d9 00000000     .0.3..0.........
    5ae8:	60000000 330c000c cc30c30c 30c30c33     ...`...3..0.3..0
    5af8:	00f6d9c7 00000000 01000000 0c006698     .............f..
    5b08:	31c61863 7e18638c 1860801f c1873bc6     c..1.c.~..`..;..
    5b18:	800d36f0 383ef800 c1061bec 061b6cb0     .6....>8.....l..
    5b28:	e0e3b8c1 000000f8 0c330000 c10603c0     ..........3.....
    5b38:	061b6cb0 1b6cb0c1 63b0c106 0000f8e0     .l....l....c....
    5b48:	00000000 20800002 1b8c1f7e 0c32c826     ....... ~...&.2.
    5b58:	1f7e069b 08208080 00000000 c0010000     ..~... .........
    5b68:	461873f8 3e608001 6080810f fefb0f18     .s.F..`>...`....
    5b78:	00000000 0c000000 08630419 1c506083     ..........c..`P.
    5b88:	20e00302 80800f08 00000020 00000000     ... .... .......
    5b98:	c1f8e30f f81b6cb0 830d30fe 0d36d878     .....l...0..x.6.
    5ba8:	000038e3 00000000 3ce00000 98638e3f     .8.........<?.c.
    5bb8:	833ffee0 1c70c000 60800106 00000018     ..?...p....`....
    5bc8:	00000000 03000c18 8001fcf0 c0fef863     ............c...
    5bd8:	fef823b0 00000000 00000000 000060c0     .#...........`..
    5be8:	18e08003 60800106 e1070618 000000f8     .......`........
    5bf8:	00000000 18300000 f8e10700 33cc30c3     ......0......0.3
    5c08:	c730c30c 0000f8e1 00000000 30000000     ..0............0
    5c18:	330c0018 cc30c30c 30c30c33 00f6d9c7     ...3..0.3..0....
	...
    5c30:	0b001998 b8e1f8e2 c1061b6c 061b6cb0     ........l....l..
    5c40:	00000000 8c0c4c00 b8e1061b c9461b6d     .....L......m.F.
    5c50:	165b6cb2 1becb0c3 00000006 00000000     .l[.............
    5c60:	1e08c003 00e08308 000080ff 00000000     ................
	...
    5c78:	d8c00100 c0810d22 0080ff00 00000000     ...."...........
	...
    5c94:	00030c00 030c0000 3030c000 061b0c0c     ..........00....
    5ca4:	00c00f3f 00000000 00000000 ff000000     ?...............
    5cb4:	0003ecbf 00000000 00000000 00000000     ................
	...
    5ccc:	18e0bfff 00000006 00000000 00000000     ................
    5cdc:	30c00003 c000030c e0bfff00 0c1f3800     ...0.........8..
    5cec:	183060c0 0000c00f c0000300 00030c30     .`0.........0...
    5cfc:	bfff00c0 668001e0 fc618619 60800106     .......f..a....`
    5d0c:	00000000 06180000 18000000 60800106     ...............`
    5d1c:	80010618 00061860 00000000 00000000     ....`...........
    5d2c:	90200100 80042448 00001290 00000000     .. .H$..........
	...
    5d44:	40020000 20010948 00244890 00000000     ...@H.. .H$.....
    5d54:	00000000 48024092 09004900 80240024     .....@.H.I..$.$.
    5d64:	92009004 00480240 24090049 42529200     ....@.H.I..$..RB
    5d74:	0949494a 24242529 929094a4 4a425292     JII.)%$$.....RBJ
    5d84:	29094949 ad6d2425 b6b6b5bd dbdad6f6     II.)%$m.........
    5d94:	6f6b5bdb bdad6d6d f6b6b6b5 08dbdad6     .[komm..........
    5da4:	20800002 80000208 00020820 02082080     ... .... .... ..
    5db4:	08208000 20800002 80000208 00020820     .. .... .... ...
    5dc4:	3e082080 08208000 20800002 80000208     . .>.. .... ....
    5dd4:	00020820 02082080 f8208000 20800f02      .... .... .... 
    5de4:	80000208 00020820 05142080 14504001     .... .... ...@P.
    5df4:	50400105 40013d14 01051450 05145040     ..@P.=.@P...@P..
    5e04:	00504001 00000000 00000000 013f0000     .@P...........?.
    5e14:	05145040 14504001 50400105 00000000     @P...@P...@P....
    5e24:	00000000 02f80000 0820800f 20800002     .......... .... 
    5e34:	80000208 01051420 05145040 f4504001     .... ...@P...@P.
    5e44:	50400f01 40010514 01051450 05145040     ..@P...@P...@P..
    5e54:	14504001 50400105 40010514 01051450     .@P...@P...@P...
    5e64:	05145040 00504001 00000000 00000000     @P...@P.........
    5e74:	0f01fc00 05145040 14504001 50400105     ....@P...@P...@P
    5e84:	40010514 01051450 01f45040 0000c00f     ...@P...@P......
	...
    5e9c:	01051400 05145040 14504001 0000003f     ....@P...@P.?...
	...
    5eb4:	02080000 08208000 20800002 800f02f8     ...... .... ....
	...
    5ed8:	003e0000 02082080 08208000 20800002     ..>.. .... .... 
    5ee8:	80000208 00020820 03082080 000000f0     .... .... ......
	...
    5f00:	00020800 02082080 08208000 0000f03f     ..... .... .?...
	...
    5f24:	80f03f00 00020820 02082080 08208000     .?.. .... .... .
    5f34:	20800002 80000208 f0030820 02082080     ... .... .... ..
    5f44:	08208000 20800002 00000000 00000000     .. .... ........
    5f54:	3f000000 000000f0 00000000 00000000     ...?............
    5f64:	00020800 02082080 08208000 2080f03f     ..... .... .?.. 
    5f74:	80000208 00020820 02082080 08208000     .... .... .... .
    5f84:	20800002 fc00c20f 00020820 02082080     ... .... .... ..
    5f94:	14208000 50400105 40010514 f1051450     .. ...@P...@P...
    5fa4:	05145040 14504001 50400105 40010514     @P...@P...@P...@
    5fb4:	01051450 c4175040 0000fc01 00000000     P...@P..........
	...
    5fd0:	1f000000 507c01c4 40010514 01051450     ......|P...@P...
    5fe0:	05145040 14504001 50400105 fc0fc0f7     @P...@P...@P....
	...
    6004:	0fc0ff00 0514507c 14504001 50400105     ....|P...@P...@P
    6014:	40010514 01051450 c4175040 14507c01     ...@P...@P...|P.
    6024:	50400105 40010514 00000050 00000000     ..@P...@P.......
    6034:	ff000000 00fc0fc0 00000000 00000000     ................
    6044:	05140000 14504001 50400105 7c0fc0f7     .....@P...@P...|
    6054:	01051450 05145040 08504001 20800002     P...@P...@P.... 
    6064:	80000208 0fc0ff20 000000fc 00000000     .... ...........
    6074:	00000000 40010514 01051450 3f145040     .......@P...@P.?
    6084:	000000f0 00000000 00000000 00000000     ................
    6094:	00000000 ff000000 20fc0fc0 80000208     ........... ....
    60a4:	00020820 00002080 00000000 00000000      .... ..........
    60b4:	40f13f00 01051450 05145040 14504001     .?.@P...@P...@P.
    60c4:	50400105 40010514 f0071450 00000000     ..@P...@P.......
	...
    60dc:	80000208 00020820 c20f2080 0000fc00     .... .... ......
	...
    60fc:	0f000000 20fc00c2 80000208 00020820     ....... .... ...
    610c:	00002080 00000000 00000000 40f10700     . .............@
    611c:	01051450 05145040 14504001 50400105     P...@P...@P...@P
    612c:	40010514 f13f1450 05145040 14504001     ...@P.?.@P...@P.
    613c:	50400105 80000208 00020820 c2ff2080     ..@P.... .... ..
    614c:	0820fc0f 20800002 80000208 00020820     .. .... .... ...
    615c:	02082080 08208000 0000003e 00000000     . .... .>.......
	...
    617c:	80f00300 00020820 02082080 ff208000     .... .... .... .
    618c:	ffffffff ffffffff ffffffff ffffffff     ................
    619c:	ffffffff ffffffff 00000000 00000000     ................
    61ac:	3f000000 ffffffff ffffffff ffffffff     ...?............
    61bc:	0f3ef8ff 3ef8e083 f8e0830f e0830f3e     ..>....>....>...
    61cc:	830f3ef8 0f3ef8e0 c30fe083 0f3ffcf0     .>....>.......?.
    61dc:	3ffcf0c3 fcf0c30f f0c30f3f c30f3ffc     ...?....?....?..
    61ec:	ff3ffcf0 ffffffff ffffffff f0ffffff     ..?.............
	...
    6210:	8f380000 c208234c e2d08330 00000000     ..8.L#..0.......
    6220:	00000000 193c0000 7c982186 8c61061f     ......<..!.|..a.
    6230:	63c61861 000000f8 00000000 ff000000     a..c............
    6240:	8c31c61f 01061863 06186080 0000c003     ..1.c....`......
	...
    625c:	c69fff00 18638c31 008e33c6 00000000     ....1.c..3......
    626c:	fb0f0000 06b080fe 0618c000 c0800103     ................
    627c:	fefb2f20 00000000 00000000 00000000      /..............
    628c:	c3fef907 0c33cc30 e1c730c3 000000f8     ....0.3..0......
	...
    62a4:	0c330c00 33cc30c3 cf30c30c 30c0f6db     ..3..0.3..0....0
    62b4:	0000000c 00000000 e30c0000 618e7bbc     .............{.a
    62c4:	06186080 00608001 00000000 00000000     .`....`.........
    62d4:	c33f0000 30c3f8c1 c30c33cc f0e0c730     ..?....0.3..0...
    62e4:	000000ff 03000000 1863f8e0 ff061bcc     ..........c.....
    62f4:	061becbf e0c31863 000000f8 00000000     ....c...........
    6304:	e3fce103 061b6cb0 1b6cb0c1 c698e38e     .....l....l.....
    6314:	00008e33 00000000 fef80300 e1070318     3...............
    6324:	cc30c3f8 30c30c33 00f8e1c7 00000000     ..0.3..0........
    6334:	00000000 02000000 a2885421 88228a28     ........!T..(.".
    6344:	00204295 00000000 00000000 07000000     .B .............
    6354:	860e7367 628a28a3 7367b8b0 00000070     gs...(.b..gsp...
    6364:	00000000 60f8e003 00030c18 030c3ffc     .......`.....?..
    6374:	03186000 0000f8e0 00000000 00000000     .`..............
    6384:	1b8c0f3e 6cb0c106 b0c1061b c1061b6c     >......l....l...
    6394:	000060b0 00000000 0f000000 0000fefb     .`..............
    63a4:	00fefb0f fefb0f00 00000000 00000000     ................
    63b4:	02080000 ff208000 2080e0bf 03000208     ...... .... ....
    63c4:	000000fe 00000000 3000030c 30c0000c     ...........0...0
    63d4:	c0c00003 0c0c3030 3f000003 0000f0cf     ....00.....?....
    63e4:	0c300000 0003030c 0330c0c0 030cc000     ..0.......0.....
    63f4:	000c3000 00f0cf3f 88600307 00020820     .0..?.....`. ...
    6404:	02082080 08208000 20800002 80000208     . .... .... ....
    6414:	00020820 02082080 08208000 20800002      .... .... .... 
    6424:	80000208 09240820 00008001 18000000     .... .$.........
    6434:	00000006 00e0bfff 00061800 00000000     ................
	...
    644c:	8a0f1c00 0f1c073e 00073e8a 00000000     ....>....>......
	...
    6464:	01092460 00000080 00000000 00000000     `$..............
	...
    6488:	80030e38 00000000 00000000 00000000     8...............
	...
    64a0:	01000000 00006080 00000000 0f000000     .....`..........
    64b0:	40000104 0d020820 0c504001 00800002     ...@ ....@P.....
    64c0:	00000000 f0c30b00 638c31c6 00000018     .........1.c....
	...
    64dc:	83070000 03070cf0 3fe0c081 00000000     ...........?....
	...
    6500:	c30f3ffc 0f3ffcf0 0000f0c3 00000000     .?....?.........
	...
    6528:	1309001b 67753700 71312c6a 38000000     .....7ugj,1q...8
    6538:	006b6869 7a007732 6f303900 65332e6c     ihk.2w.z.90ol.3e
    6548:	00007861 2f3b702d 63737234 5b3d0020     ax..-p;/4rsc .=[
    6558:	74350027 006e7664 5c0d5d27 62667936     '.5tdvn.'].\6yfb
    6568:	0008006d 00000a7f 1309001b 47552600     m............&UG
    6578:	51213c4a 2a000000 004b4849 5a005740     J<!Q...*IHK.@W.Z
    6588:	4f292800 45233e4c 00005841 3f3a505f     .()OL>#EAX.._P:?
    6598:	43535224 7b2b0020 54250022 004e5644     $RSC .+{".%TDVN.
    65a8:	7c0d7d7e 4246595e 0008004d 00000a7f     ~}.|^YFBM.......

000065b8 <kb_col>:
    65b8:	00010000 00020000 00040000 00080000     ................
    65c8:	00100000 00200000 08000000              ...... .....

000065d4 <kb_col_index>:
    65d4:	00000010 00000011 00000012 00000013     ................
    65e4:	00000014 00000015 0000001b              ............

000065f0 <kb_row>:
    65f0:	00000004 00000008 00000010 00000020     ............ ...
    6600:	00000040 00000080 00000400 00000800     @...............
    6610:	00001000 00002000                       ..... ..

00006618 <kb_row_index>:
    6618:	00000002 00000003 00000004 00000005     ................
    6628:	00000006 00000007 0000000a 0000000b     ................
    6638:	0000000c 0000000d                       ........

00006640 <beelzebub.12958>:
    6640:	2e002d00 44003200 88005300 f300b600     .-...2.D.S......
    6650:	64012201 d4019201 08020702 5f023402     .".d.........4._
    6660:	94027802 bb02a602 db02ca02 f902e802     .x..............
    6670:	7f031f03                                ....

00006674 <belial.12955>:
    6674:	f0f0f0f0 b0b0b0f0 b1b6b6b6 b7b7b1b1     ................
    6684:	b2b2b2b7 bfb8b8b8 b9b3b3b3 b5b5b9b9     ................
    6694:	babac2b5 bcbcbcba bebdbdbd f0f0f0be     ................
    66a4:	b1b1f0f0 b8b7b7b6 bcb8b8b8 c9c9bcbc     ................
    66b4:	35c9c9c9 0000363a                       ...5:6..

000066bc <lucifer.12957>:
    66bc:	0852aa55 0d0d0d01 0d343434 34340d0d     U.R.....444...44
    66cc:	00000034 01242424 340f0f0f 08083434     4...$$$....444..
    66dc:	24240308 00780024 00007800 52aa5589     ..$$$.x..x...U.R
    66ec:	00cc0008 01707005 02030303 02d00000     .....pp.........
    66fc:	00505050 00000055                       PPP.U...

00006704 <mulciber.12956>:
    6704:	03020100 02010004 00020100 01000201     ................
    6714:	02010002 00020100 01000201 01000002     ................
    6724:	02010000 00020100 01000201 03020100     ................
    6734:	00000004 01000100 01000302 02010002     ................
    6744:	00000403 00000000 65530d0a 6c616972     ..........Serial
    6754:	204b4f20 30303639 314e3820 00000d0a      OK 9600 8N1....

00006764 <_global_impure_ptr>:
    6764:	20000160                                `.. 

00006768 <__sf_fake_stderr>:
	...

00006788 <__sf_fake_stdin>:
	...

000067a8 <__sf_fake_stdout>:
	...
    67c8:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    67d8:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    67e8:	31300046 35343332 39383736 64636261     F.0123456789abcd
    67f8:	00006665                                ef..

000067fc <_init>:
    67fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    67fe:	46c0      	nop			; (mov r8, r8)
    6800:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6802:	bc08      	pop	{r3}
    6804:	469e      	mov	lr, r3
    6806:	4770      	bx	lr

00006808 <__init_array_start>:
    6808:	000000dd 	.word	0x000000dd

0000680c <_fini>:
    680c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    680e:	46c0      	nop			; (mov r8, r8)
    6810:	bcf8      	pop	{r3, r4, r5, r6, r7}
    6812:	bc08      	pop	{r3}
    6814:	469e      	mov	lr, r3
    6816:	4770      	bx	lr

00006818 <__fini_array_start>:
    6818:	000000b5 	.word	0x000000b5
