// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtop.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vtop___024root.h"

extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_h18b094e1_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_h16f08759_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_hef51093e_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_h4c120632_0;
extern const VlUnpacked<CData/*0:0*/, 32> Vtop__ConstPool__TABLE_h31c4cd05_0;

VL_INLINE_OPT void Vtop___024root___ico_sequent__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ico_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h7c0c7f2f__0;
    __VdfgTmp_h7c0c7f2f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2e270ab5__0;
    __VdfgTmp_h2e270ab5__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb763f371__0;
    __VdfgTmp_hb763f371__0 = 0;
    CData/*0:0*/ __VdfgTmp_hea42a4df__0;
    __VdfgTmp_hea42a4df__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc0f3c207__0;
    __VdfgTmp_hc0f3c207__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc1662362__0;
    __VdfgTmp_hc1662362__0 = 0;
    CData/*0:0*/ __VdfgTmp_h68eae6d5__0;
    __VdfgTmp_h68eae6d5__0 = 0;
    CData/*0:0*/ __VdfgTmp_hede8a395__0;
    __VdfgTmp_hede8a395__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc04b377b__0;
    __VdfgTmp_hc04b377b__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc7013ba1__0;
    __VdfgTmp_hc7013ba1__0 = 0;
    CData/*0:0*/ __VdfgTmp_h5fca9194__0;
    __VdfgTmp_h5fca9194__0 = 0;
    CData/*0:0*/ __VdfgTmp_h9a2f40ae__0;
    __VdfgTmp_h9a2f40ae__0 = 0;
    CData/*0:0*/ __VdfgTmp_hcae67428__0;
    __VdfgTmp_hcae67428__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc1a425bc__0;
    __VdfgTmp_hc1a425bc__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd3ea2551__0;
    __VdfgTmp_hd3ea2551__0 = 0;
    CData/*0:0*/ __VdfgTmp_hfb8fa7f1__0;
    __VdfgTmp_hfb8fa7f1__0 = 0;
    CData/*0:0*/ __VdfgTmp_h945949b7__0;
    __VdfgTmp_h945949b7__0 = 0;
    CData/*0:0*/ __VdfgTmp_h34cc595c__0;
    __VdfgTmp_h34cc595c__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc13b7cc1__0;
    __VdfgTmp_hc13b7cc1__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf156fdcb__0;
    __VdfgTmp_hf156fdcb__0 = 0;
    CData/*0:0*/ __VdfgTmp_haa5edfbc__0;
    __VdfgTmp_haa5edfbc__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8f3966df__0;
    __VdfgTmp_h8f3966df__0 = 0;
    CData/*0:0*/ __VdfgTmp_he9eabe65__0;
    __VdfgTmp_he9eabe65__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb61544ab__0;
    __VdfgTmp_hb61544ab__0 = 0;
    CData/*0:0*/ __VdfgTmp_h38cc645b__0;
    __VdfgTmp_h38cc645b__0 = 0;
    CData/*0:0*/ __VdfgTmp_ha6790dfb__0;
    __VdfgTmp_ha6790dfb__0 = 0;
    CData/*0:0*/ __VdfgTmp_h00925f06__0;
    __VdfgTmp_h00925f06__0 = 0;
    CData/*0:0*/ __VdfgTmp_h1d646fde__0;
    __VdfgTmp_h1d646fde__0 = 0;
    CData/*0:0*/ __VdfgTmp_h6a802043__0;
    __VdfgTmp_h6a802043__0 = 0;
    CData/*0:0*/ __VdfgTmp_hceaca5c3__0;
    __VdfgTmp_hceaca5c3__0 = 0;
    CData/*0:0*/ __VdfgTmp_h698c2d56__0;
    __VdfgTmp_h698c2d56__0 = 0;
    CData/*0:0*/ __VdfgTmp_h70b1b3d9__0;
    __VdfgTmp_h70b1b3d9__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2a7528f3__0;
    __VdfgTmp_h2a7528f3__0 = 0;
    CData/*0:0*/ __VdfgTmp_he25e067e__0;
    __VdfgTmp_he25e067e__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd65de7fe__0;
    __VdfgTmp_hd65de7fe__0 = 0;
    CData/*0:0*/ __VdfgTmp_hca244c6c__0;
    __VdfgTmp_hca244c6c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h09587c8e__0;
    __VdfgTmp_h09587c8e__0 = 0;
    CData/*0:0*/ __VdfgTmp_hefb4c41b__0;
    __VdfgTmp_hefb4c41b__0 = 0;
    CData/*0:0*/ __VdfgTmp_had40f04a__0;
    __VdfgTmp_had40f04a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3d90c4bc__0;
    __VdfgTmp_h3d90c4bc__0 = 0;
    CData/*0:0*/ __VdfgTmp_he1ac5179__0;
    __VdfgTmp_he1ac5179__0 = 0;
    CData/*0:0*/ __VdfgTmp_h5dddacc2__0;
    __VdfgTmp_h5dddacc2__0 = 0;
    CData/*0:0*/ __VdfgTmp_h94ccd1cc__0;
    __VdfgTmp_h94ccd1cc__0 = 0;
    CData/*0:0*/ __VdfgTmp_hee1299ab__0;
    __VdfgTmp_hee1299ab__0 = 0;
    CData/*0:0*/ __VdfgTmp_he821188c__0;
    __VdfgTmp_he821188c__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc52561df__0;
    __VdfgTmp_hc52561df__0 = 0;
    CData/*0:0*/ __VdfgTmp_ha148aceb__0;
    __VdfgTmp_ha148aceb__0 = 0;
    CData/*0:0*/ __VdfgTmp_h6b9421c1__0;
    __VdfgTmp_h6b9421c1__0 = 0;
    CData/*0:0*/ __VdfgTmp_h758892bc__0;
    __VdfgTmp_h758892bc__0 = 0;
    CData/*0:0*/ __VdfgTmp_h79f651c1__0;
    __VdfgTmp_h79f651c1__0 = 0;
    CData/*0:0*/ __VdfgTmp_h1273c8b2__0;
    __VdfgTmp_h1273c8b2__0 = 0;
    CData/*0:0*/ __VdfgTmp_hae38f5e6__0;
    __VdfgTmp_hae38f5e6__0 = 0;
    CData/*0:0*/ __VdfgTmp_h141850e2__0;
    __VdfgTmp_h141850e2__0 = 0;
    CData/*0:0*/ __VdfgTmp_he9c4c42a__0;
    __VdfgTmp_he9c4c42a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3010533c__0;
    __VdfgTmp_h3010533c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8ee7cf02__0;
    __VdfgTmp_h8ee7cf02__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd2787689__0;
    __VdfgTmp_hd2787689__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb8958e8a__0;
    __VdfgTmp_hb8958e8a__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc99894be__0;
    __VdfgTmp_hc99894be__0 = 0;
    CData/*0:0*/ __VdfgTmp_h12b4ae93__0;
    __VdfgTmp_h12b4ae93__0 = 0;
    CData/*0:0*/ __VdfgTmp_hda2f55b4__0;
    __VdfgTmp_hda2f55b4__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0d93cedf__0;
    __VdfgTmp_h0d93cedf__0 = 0;
    CData/*0:0*/ __VdfgTmp_h56d71d12__0;
    __VdfgTmp_h56d71d12__0 = 0;
    CData/*0:0*/ __VdfgTmp_h041570a8__0;
    __VdfgTmp_h041570a8__0 = 0;
    CData/*0:0*/ __VdfgTmp_h399b5030__0;
    __VdfgTmp_h399b5030__0 = 0;
    CData/*0:0*/ __VdfgTmp_h467af243__0;
    __VdfgTmp_h467af243__0 = 0;
    CData/*0:0*/ __VdfgTmp_h419e87ae__0;
    __VdfgTmp_h419e87ae__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2e1f5dc0__0;
    __VdfgTmp_h2e1f5dc0__0 = 0;
    CData/*0:0*/ __VdfgTmp_h89f1dcee__0;
    __VdfgTmp_h89f1dcee__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3007a9ae__0;
    __VdfgTmp_h3007a9ae__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd67b669f__0;
    __VdfgTmp_hd67b669f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h58b270a2__0;
    __VdfgTmp_h58b270a2__0 = 0;
    CData/*0:0*/ __VdfgTmp_h42bd1413__0;
    __VdfgTmp_h42bd1413__0 = 0;
    CData/*0:0*/ __VdfgTmp_h53fcf43b__0;
    __VdfgTmp_h53fcf43b__0 = 0;
    CData/*0:0*/ __VdfgTmp_h1bb41a3a__0;
    __VdfgTmp_h1bb41a3a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3ac683ad__0;
    __VdfgTmp_h3ac683ad__0 = 0;
    CData/*0:0*/ __VdfgTmp_h38d2c9b8__0;
    __VdfgTmp_h38d2c9b8__0 = 0;
    CData/*0:0*/ __VdfgTmp_h720bf053__0;
    __VdfgTmp_h720bf053__0 = 0;
    CData/*0:0*/ __VdfgTmp_h9016d08a__0;
    __VdfgTmp_h9016d08a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h4338c827__0;
    __VdfgTmp_h4338c827__0 = 0;
    CData/*0:0*/ __VdfgTmp_hbe09aa25__0;
    __VdfgTmp_hbe09aa25__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc014bcb5__0;
    __VdfgTmp_hc014bcb5__0 = 0;
    CData/*0:0*/ __VdfgTmp_hdfceb1b9__0;
    __VdfgTmp_hdfceb1b9__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0a66071e__0;
    __VdfgTmp_h0a66071e__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8e4afb8a__0;
    __VdfgTmp_h8e4afb8a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h1492c739__0;
    __VdfgTmp_h1492c739__0 = 0;
    CData/*0:0*/ __VdfgTmp_h24225b64__0;
    __VdfgTmp_h24225b64__0 = 0;
    CData/*0:0*/ __VdfgTmp_h37ad582b__0;
    __VdfgTmp_h37ad582b__0 = 0;
    CData/*0:0*/ __VdfgTmp_hbcc88dd6__0;
    __VdfgTmp_hbcc88dd6__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb6eaddc6__0;
    __VdfgTmp_hb6eaddc6__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf5ec4661__0;
    __VdfgTmp_hf5ec4661__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd70f70ee__0;
    __VdfgTmp_hd70f70ee__0 = 0;
    CData/*0:0*/ __VdfgTmp_h7b08f780__0;
    __VdfgTmp_h7b08f780__0 = 0;
    CData/*0:0*/ __VdfgTmp_hff70e0df__0;
    __VdfgTmp_hff70e0df__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3f585051__0;
    __VdfgTmp_h3f585051__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd85f5781__0;
    __VdfgTmp_hd85f5781__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2b298b20__0;
    __VdfgTmp_h2b298b20__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2f5c2e9c__0;
    __VdfgTmp_h2f5c2e9c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h324d0c1a__0;
    __VdfgTmp_h324d0c1a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0202939f__0;
    __VdfgTmp_h0202939f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h10eb2f3b__0;
    __VdfgTmp_h10eb2f3b__0 = 0;
    CData/*0:0*/ __VdfgTmp_h01de2588__0;
    __VdfgTmp_h01de2588__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf3b4a42b__0;
    __VdfgTmp_hf3b4a42b__0 = 0;
    CData/*0:0*/ __VdfgTmp_hbf93f755__0;
    __VdfgTmp_hbf93f755__0 = 0;
    CData/*0:0*/ __VdfgTmp_he5dee75f__0;
    __VdfgTmp_he5dee75f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h04d1e5fa__0;
    __VdfgTmp_h04d1e5fa__0 = 0;
    CData/*0:0*/ __VdfgTmp_h79aa000f__0;
    __VdfgTmp_h79aa000f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h7b2dae88__0;
    __VdfgTmp_h7b2dae88__0 = 0;
    CData/*0:0*/ __VdfgTmp_h5ad10428__0;
    __VdfgTmp_h5ad10428__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc5b414ad__0;
    __VdfgTmp_hc5b414ad__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0266007d__0;
    __VdfgTmp_h0266007d__0 = 0;
    CData/*0:0*/ __VdfgTmp_h281d997a__0;
    __VdfgTmp_h281d997a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3db0eab4__0;
    __VdfgTmp_h3db0eab4__0 = 0;
    CData/*0:0*/ __VdfgTmp_hfb946cc3__0;
    __VdfgTmp_hfb946cc3__0 = 0;
    CData/*0:0*/ __VdfgTmp_h78f65440__0;
    __VdfgTmp_h78f65440__0 = 0;
    CData/*0:0*/ __VdfgTmp_h831b0c6a__0;
    __VdfgTmp_h831b0c6a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h04fdaa9d__0;
    __VdfgTmp_h04fdaa9d__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0a3f25e3__0;
    __VdfgTmp_h0a3f25e3__0 = 0;
    CData/*4:0*/ __Vtableidx1;
    __Vtableidx1 = 0;
    CData/*4:0*/ __Vtableidx2;
    __Vtableidx2 = 0;
    CData/*4:0*/ __Vtableidx3;
    __Vtableidx3 = 0;
    CData/*4:0*/ __Vtableidx4;
    __Vtableidx4 = 0;
    // Body
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_transmit_seq_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_transmit_seq_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcIn;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0U));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 8U));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x10U));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x18U));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dll_packet_c 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dll_packet_r;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcIn;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (1U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x100U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (2U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x200U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (4U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x400U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (8U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x800U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x10U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x1000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x20U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x2000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x40U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x4000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x80U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x8000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__fc_start_c = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0U));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 8U));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x10U));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x18U));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
        [1U];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_overflow 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_bad_frame 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_good_frame 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty 
        = ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg) 
           == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_r;
    vlSelf->dllp_receive__DOT__phy_link_up_i = vlSelf->phy_link_up_i;
    vlSelf->dllp_receive__DOT__s_axis_tvalid = vlSelf->s_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0U;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe 
        = vlSelf->m_axis_dllp2tlp_tready;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_pipe;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_pipe;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tready 
        = vlSelf->m_axis_dllp2tlp_tready;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tready 
        = vlSelf->m_axis_dllp2phy_tready;
    vlSelf->tx_fc_ph_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_r;
    vlSelf->tx_fc_pd_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_r;
    vlSelf->tx_fc_nph_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_r;
    vlSelf->tx_fc_npd_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_r;
    vlSelf->tx_fc_cplh_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r;
    vlSelf->tx_fc_cpld_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r;
    vlSelf->update_fc_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_acknack_o = 0U;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_vld_o = 0U;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x100U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (2U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x200U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (4U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x400U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (8U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x800U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x10U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x1000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x20U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x2000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x40U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x4000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x80U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x8000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 7U)));
    vlSelf->fc1_values_stored_o = ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_r) 
                                   & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_r) 
                                      & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_r)));
    vlSelf->fc2_values_stored_o = ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_r) 
                                   & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_r) 
                                      & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_r)));
    vlSelf->dllp_receive__DOT__link_status_i = vlSelf->link_status_i;
    vlSelf->dllp_receive__DOT__s_axis_tdata = vlSelf->s_axis_tdata;
    vlSelf->dllp_receive__DOT__s_axis_tkeep = vlSelf->s_axis_tkeep;
    vlSelf->dllp_receive__DOT__s_axis_tlast = vlSelf->s_axis_tlast;
    vlSelf->dllp_receive__DOT__s_axis_tuser = vlSelf->s_axis_tuser;
    vlSelf->m_axis_dllp2phy_tdata = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->m_axis_dllp2phy_tkeep = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->m_axis_dllp2phy_tvalid = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->m_axis_dllp2phy_tlast = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->m_axis_dllp2phy_tuser = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast = 0U;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_o = 0U;
    vlSelf->m_axis_dllp2tlp_tdata = (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                            [1U]);
    vlSelf->m_axis_dllp2tlp_tkeep = (0xfU & (IData)(
                                                    (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                                     [1U] 
                                                     >> 0x20U)));
    vlSelf->m_axis_dllp2tlp_tlast = (1U & (IData)((
                                                   vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                                   [1U] 
                                                   >> 0x24U)));
    vlSelf->m_axis_dllp2tlp_tuser = (0xfU & (IData)(
                                                    (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                                     [1U] 
                                                     >> 0x25U)));
    vlSelf->m_axis_dllp2tlp_tvalid = (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg) 
                                            >> 1U));
    vlSelf->dllp_receive__DOT__start_flow_control = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__fc_start_r;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_r;
    if ((0U != (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        if ((1U != (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
            if ((2U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
                if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                       >> 6U)))) {
                        if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 5U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__0__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__0__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
                                                    = vlSelf->__Vtask_get_fc_values__0__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
                                                    = vlSelf->__Vtask_get_fc_values__0__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__1__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__1__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
                                                    = vlSelf->__Vtask_get_fc_values__1__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
                                                    = vlSelf->__Vtask_get_fc_values__1__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__2__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__2__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
                                                    = vlSelf->__Vtask_get_fc_values__2__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
                                                    = vlSelf->__Vtask_get_fc_values__2__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 5U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__3__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__3__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
                                                    = vlSelf->__Vtask_get_fc_values__3__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
                                                    = vlSelf->__Vtask_get_fc_values__3__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        } else if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                        }
                                    }
                                }
                            }
                        } else if ((1U & (~ (IData)(
                                                    (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                     >> 3U))))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 2U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 1U))))) {
                                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__4__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__4__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
                                                    = vlSelf->__Vtask_get_fc_values__4__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
                                                    = vlSelf->__Vtask_get_fc_values__4__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__5__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__5__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
                                                    = vlSelf->__Vtask_get_fc_values__5__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
                                                    = vlSelf->__Vtask_get_fc_values__5__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                          >> 6U)))) {
                    if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                       >> 5U)))) {
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 4U))))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vtask_get_fc_values__6__hdr_fc_out 
                                                = (
                                                   (0xfcU 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                >> 8U)) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                 >> 0x16U))));
                                            vlSelf->__Vtask_get_fc_values__6__data_fc_out 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                 >> 0x18U))));
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
                                                = vlSelf->__Vtask_get_fc_values__6__hdr_fc_out;
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
                                                = vlSelf->__Vtask_get_fc_values__6__data_fc_out;
                                        }
                                    }
                                }
                            }
                        }
                    }
                    if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                          >> 5U))))) {
                        if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 4U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vtask_get_fc_values__7__hdr_fc_out 
                                                = (
                                                   (0xfcU 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                >> 8U)) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                 >> 0x16U))));
                                            vlSelf->__Vtask_get_fc_values__7__data_fc_out 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                 >> 0x18U))));
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
                                                = vlSelf->__Vtask_get_fc_values__7__hdr_fc_out;
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
                                                = vlSelf->__Vtask_get_fc_values__7__data_fc_out;
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 4U))))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vtask_get_fc_values__8__hdr_fc_out 
                                                = (
                                                   (0xfcU 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                >> 8U)) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                 >> 0x16U))));
                                            vlSelf->__Vtask_get_fc_values__8__data_fc_out 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                 >> 0x18U))));
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
                                                = vlSelf->__Vtask_get_fc_values__8__hdr_fc_out;
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
                                                = vlSelf->__Vtask_get_fc_values__8__data_fc_out;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
                if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                      >> 7U))))) {
                    if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                       >> 6U)))) {
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_c = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_c = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 5U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_c = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                          >> 6U))))) {
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_acknack_o = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_vld_o = 1U;
                                                vlSelf->__Vfunc_get_ack_nack_seq__9__ack_nack_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vfunc_get_ack_nack_seq__9__Vfuncout 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vfunc_get_ack_nack_seq__9__ack_nack_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vfunc_get_ack_nack_seq__9__ack_nack_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_o 
                                                    = vlSelf->__Vfunc_get_ack_nack_seq__9__Vfuncout;
                                            }
                                        }
                                    }
                                }
                            } else if ((1U & (~ (IData)(
                                                        (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                         >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_vld_o = 1U;
                                            vlSelf->__Vfunc_get_ack_nack_seq__10__ack_nack_in 
                                                = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vfunc_get_ack_nack_seq__10__Vfuncout 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vfunc_get_ack_nack_seq__10__ack_nack_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vfunc_get_ack_nack_seq__10__ack_nack_in 
                                                                 >> 0x18U))));
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_o 
                                                = vlSelf->__Vfunc_get_ack_nack_seq__10__Vfuncout;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 0U;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = 0U;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid = 0U;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid = 0U;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__clk_i = vlSelf->clk_i;
    vlSelf->dllp_receive__DOT__rst_i = vlSelf->rst_i;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x90000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x28000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffffeU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (1U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffeffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x100U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffeffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x10000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfeffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x1000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffffdU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (2U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffdffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x200U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffdffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x20000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfdffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x2000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffffbU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (4U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffbffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x400U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffbffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x40000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfbffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x4000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffff7U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (8U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffff7ffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x800U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfff7ffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x80000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xf7ffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x8000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffffefU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x10U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffefffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x1000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffefffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x100000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xefffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x10000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffffdfU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x20U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffdfffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x2000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffdfffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x200000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xdfffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x20000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffffbfU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x40U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffbfffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x4000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffbfffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x400000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xbfffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x40000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffff7fU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x80U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffff7fffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x8000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xff7fffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x800000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0x7fffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x80000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 7U)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x50000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x280000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__start_flow_control_ack 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr 
        = ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg))) 
           == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full 
        = ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg))) 
           == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg));
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_16((0x2800U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_32((0x60000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_32((0x58000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_32((0x88000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_32((0x30000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x500000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x900000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_32((0xa0000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_h3007a9ae__0 = (1U & (VL_REDXOR_32((0x41000000U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ VL_REDXOR_8((0x41U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_32((0x880000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_32((0x300000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_hd3ea2551__0 = (1U & VL_REDXOR_8((0x71U 
                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_h9a2f40ae__0 = (1U & (~ (1U & VL_REDXOR_8(
                                                        (0xaeU 
                                                         & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)))));
    __VdfgTmp_h12b4ae93__0 = (1U & (VL_REDXOR_32((0x2d000004U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ VL_REDXOR_8((0x2dU 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_32((0x580000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_16((0x5000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_32((0x600000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_8((0x28U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0 
        = (1U & VL_REDXOR_32((0x6000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0 
        = (1U & VL_REDXOR_32((0xd000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_16((0x8800U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_32((0xa00000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_16((0x3000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_16((0x9000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0 
        = (1U & VL_REDXOR_32((0x3000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0 
        = (1U & (VL_REDXOR_32((0x1b000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_8((0x1bU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & VL_REDXOR_8((0x38U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_h79f651c1__0 = (1U & (VL_REDXOR_32((0x10001000U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                       >> 4U)));
    __VdfgTmp_h6b9421c1__0 = (1U & (VL_REDXOR_32((0x1004000U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_8((0x50U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_ha148aceb__0 = (1U & (VL_REDXOR_32((0x43008000U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ VL_REDXOR_8((0x43U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_8((0x30U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_16((0x5800U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_8((0x88U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_16((0xa000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_16((0x6000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_8((0x90U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (VL_REDXOR_32((0x86010000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_8((0x86U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & (VL_REDXOR_32((0xc020000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_4((0xcU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_8((0x58U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0 
        = (1U & (VL_REDXOR_32((0x90400000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_8((0x90U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_8((0xa0U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_8((0x60U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                  >> 0x1dU) ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 5U)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x100U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (2U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x200U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (4U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x400U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (8U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x800U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x10U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x1000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x20U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x2000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x40U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x4000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x80U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x8000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 7U)));
    vlSelf->dllp_receive__DOT__next_transmit_seq = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r;
    vlSelf->dllp_receive__DOT__ph_credits_consumed 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r;
    vlSelf->dllp_receive__DOT__pd_credits_consumed 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r;
    vlSelf->dllp_receive__DOT__nph_credits_consumed 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r;
    vlSelf->dllp_receive__DOT__npd_credits_consumed 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r;
    vlSelf->dllp_receive__DOT__tlp_nullified = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__phy_link_up_i 
        = vlSelf->dllp_receive__DOT__phy_link_up_i;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__s_axis_tvalid;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((8U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 3U;
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                    }
                }
            }
        } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep 
                    = ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))
                        ? 0xfU : 3U);
                if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                }
            } else {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep 
                    = ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))
                        ? 0xfU : 3U);
                if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                }
            }
        } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep 
                = ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))
                    ? 0xfU : 3U);
            if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
            }
        } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0xfU;
        }
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
    } else {
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
    }
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_out 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_out 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_out 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tready 
        = vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tready;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tready;
    vlSelf->dllp_receive__DOT__tx_fc_ph_o = vlSelf->tx_fc_ph_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_o 
        = vlSelf->tx_fc_ph_o;
    vlSelf->dllp_receive__DOT__tx_fc_pd_o = vlSelf->tx_fc_pd_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_o 
        = vlSelf->tx_fc_pd_o;
    vlSelf->dllp_receive__DOT__tx_fc_nph_o = vlSelf->tx_fc_nph_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_o 
        = vlSelf->tx_fc_nph_o;
    vlSelf->dllp_receive__DOT__tx_fc_npd_o = vlSelf->tx_fc_npd_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_o 
        = vlSelf->tx_fc_npd_o;
    vlSelf->dllp_receive__DOT__tx_fc_cplh_o = vlSelf->tx_fc_cplh_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o 
        = vlSelf->tx_fc_cplh_o;
    vlSelf->dllp_receive__DOT__tx_fc_cpld_o = vlSelf->tx_fc_cpld_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o 
        = vlSelf->tx_fc_cpld_o;
    vlSelf->dllp_receive__DOT__update_fc_o = vlSelf->update_fc_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_o 
        = vlSelf->update_fc_o;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
    vlSelf->seq_num_acknack_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_acknack_o;
    vlSelf->seq_num_vld_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_vld_o;
    vlSelf->dllp_receive__DOT__fc1_values_stored_o 
        = vlSelf->fc1_values_stored_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_values_stored_o 
        = vlSelf->fc1_values_stored_o;
    vlSelf->dllp_receive__DOT__fc2_values_stored_o 
        = vlSelf->fc2_values_stored_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_values_stored_o 
        = vlSelf->fc2_values_stored_o;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__link_status_i 
        = vlSelf->dllp_receive__DOT__link_status_i;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__link_status_i 
        = vlSelf->dllp_receive__DOT__link_status_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__link_status_i 
        = vlSelf->dllp_receive__DOT__link_status_i;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__s_axis_tdata;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__s_axis_tkeep;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__s_axis_tlast;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__s_axis_tuser;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tdata 
        = vlSelf->m_axis_dllp2phy_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tdata 
        = vlSelf->m_axis_dllp2phy_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
        = vlSelf->m_axis_dllp2phy_tdata;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tkeep 
        = vlSelf->m_axis_dllp2phy_tkeep;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tkeep 
        = vlSelf->m_axis_dllp2phy_tkeep;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep 
        = vlSelf->m_axis_dllp2phy_tkeep;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tvalid 
        = vlSelf->m_axis_dllp2phy_tvalid;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tvalid 
        = vlSelf->m_axis_dllp2phy_tvalid;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid 
        = vlSelf->m_axis_dllp2phy_tvalid;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tlast 
        = vlSelf->m_axis_dllp2phy_tlast;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tlast 
        = vlSelf->m_axis_dllp2phy_tlast;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast 
        = vlSelf->m_axis_dllp2phy_tlast;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tuser 
        = vlSelf->m_axis_dllp2phy_tuser;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tuser 
        = vlSelf->m_axis_dllp2phy_tuser;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser 
        = vlSelf->m_axis_dllp2phy_tuser;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                              >> 1U)))) {
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__fc_start_c = 1U;
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast = 1U;
                    }
                }
            }
        }
    }
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__tlp_axis_tuser = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_axis_tdata = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp_axis_tkeep = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp_axis_tlast = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp_axis_tuser = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
    vlSelf->seq_num_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_o;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tdata 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tdata 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_pipe 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_out 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tkeep 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tkeep 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_pipe 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_out 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tlast 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tlast 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_pipe 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_out 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tuser 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tuser 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_pipe 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_out 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tvalid 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tvalid 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_out 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_flow_control_i 
        = vlSelf->dllp_receive__DOT__start_flow_control;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__start_flow_control_o 
        = vlSelf->dllp_receive__DOT__start_flow_control;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__tlp_axis_tdata = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__data 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_state 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((8U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
                    }
                }
            }
        } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
        } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
        } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
        }
    }
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid)))) 
                 | (IData)(vlSelf->m_axis_dllp2phy_tready)));
    __Vtableidx4 = (((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->m_axis_dllp2phy_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx4];
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx4];
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx4];
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx4];
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx4];
    if ((0U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (vlSelf->phy_link_up_i) {
            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = 1U;
        }
    } else if ((1U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = 1U;
    }
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready)));
    if ((0U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
        if (vlSelf->s_axis_tvalid) {
            if ((1U & (~ ((IData)(vlSelf->s_axis_tuser) 
                          >> 1U)))) {
                if ((1U & (IData)(vlSelf->s_axis_tuser))) {
                    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid 
                        = vlSelf->s_axis_tvalid;
                }
            }
        }
    } else if ((3U != (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
        if ((2U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid 
                = vlSelf->s_axis_tvalid;
        }
    }
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid)))) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg)));
    if ((0U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
        if (vlSelf->s_axis_tvalid) {
            if ((2U & (IData)(vlSelf->s_axis_tuser))) {
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid 
                    = vlSelf->s_axis_tvalid;
            }
        }
    } else if ((3U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid 
            = vlSelf->s_axis_tvalid;
    }
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid)))) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg)));
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_axis_tvalid = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
    __Vtableidx3 = (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__clk_i 
        = vlSelf->dllp_receive__DOT__clk_i;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__clk_i 
        = vlSelf->dllp_receive__DOT__clk_i;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__clk_i 
        = vlSelf->dllp_receive__DOT__clk_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__clk_i 
        = vlSelf->dllp_receive__DOT__clk_i;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__rst_i 
        = vlSelf->dllp_receive__DOT__rst_i;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__rst_i 
        = vlSelf->dllp_receive__DOT__rst_i;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__rst_i 
        = vlSelf->dllp_receive__DOT__rst_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__rst_i 
        = vlSelf->dllp_receive__DOT__rst_i;
    vlSelf->dllp_receive__DOT__tlp_axis_tready = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    __Vtableidx2 = (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid) 
                     << 4U) | (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx2];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx2];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx2];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx2];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx2];
    vlSelf->dllp_receive__DOT__dllp_axis_tready = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready = 0U;
    if ((0U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
        if (vlSelf->s_axis_tvalid) {
            if ((2U & (IData)(vlSelf->s_axis_tuser))) {
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                    = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state = 3U;
            } else if ((1U & (IData)(vlSelf->s_axis_tuser))) {
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state = 2U;
            }
        }
    } else if ((3U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
        if ((((IData)(vlSelf->s_axis_tvalid) & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready)) 
             & (IData)(vlSelf->s_axis_tlast))) {
            vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state = 0U;
        }
    } else if ((2U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
        if ((((IData)(vlSelf->s_axis_tvalid) & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready)) 
             & (IData)(vlSelf->s_axis_tlast))) {
            vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state = 0U;
        }
    }
    __Vtableidx1 = (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid) 
                     << 4U) | (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x6000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1bU) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__data 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__start_flow_control_ack_i 
        = vlSelf->dllp_receive__DOT__start_flow_control_ack;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_flow_control_ack_o 
        = vlSelf->dllp_receive__DOT__start_flow_control_ack;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready 
        = (1U & ((~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full)) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr)));
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__tlp_axis_tkeep = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__tlp_axis_tlast = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0U;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__tlp_axis_tvalid = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1cU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x13U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1aU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1dU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_hc7013ba1__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 1U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    __VdfgTmp_h5fca9194__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 2U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x14U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_hc99894be__0 = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                                     >> 3U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0)));
    __VdfgTmp_h0d93cedf__0 = (1U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x12U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x15U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xbU) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 
        = (1U & (VL_REDXOR_4((0xdU & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_hda2f55b4__0 = (1U & ((VL_REDXOR_32((0x36000002U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ VL_REDXOR_4(
                                                   (6U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0)));
    __VdfgTmp_he9c4c42a__0 = (1U & ((VL_REDXOR_32((0x31000100U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0)));
    __VdfgTmp_h419e87ae__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0) 
                                      ^ VL_REDXOR_32(
                                                     (0x88000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (6U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0)));
    __VdfgTmp_h1273c8b2__0 = (1U & (VL_REDXOR_32((0x88000800U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xcU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xaU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xdU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_hc1a425bc__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 1U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (~ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 2U) ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                >> 3U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 
        = (1U & (~ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 1U) ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                >> 2U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    __VdfgTmp_hc04b377b__0 = (1U & (VL_REDXOR_8((0x1dU 
                                                 & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (~ (1U & (VL_REDXOR_8((0x27U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 3U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0));
    __VdfgTmp_h467af243__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0) 
                                      ^ VL_REDXOR_32(
                                                     (0x50000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (5U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((VL_REDXOR_32((0x59040000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg) 
                 ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0)));
    __VdfgTmp_hff70e0df__0 = (1U & (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x4100U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h56d71d12__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xa0000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (0xdU 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 4U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_hb8958e8a__0 = (1U & ((VL_REDXOR_32((0x77000010U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ VL_REDXOR_8(
                                                   (0x17U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    __VdfgTmp_h141850e2__0 = (1U & ((VL_REDXOR_32((0x62000200U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 1U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((VL_REDXOR_32((0x64100000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 2U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    __VdfgTmp_h758892bc__0 = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                                     >> 0xdU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                  >> 0x17U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0)));
    __VdfgTmp_h8ee7cf02__0 = (1U & ((VL_REDXOR_32((0xdc000040U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ VL_REDXOR_8(
                                                   (0x1cU 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h89f1dcee__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xc0000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_2(
                                                   (3U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 5U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 2U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((VL_REDXOR_32((0xc8200000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 3U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
        = vlSelf->dllp_receive__DOT__next_transmit_seq;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
        = vlSelf->dllp_receive__DOT__next_transmit_seq;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__ph_credits_consumed_i 
        = vlSelf->dllp_receive__DOT__ph_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_o 
        = vlSelf->dllp_receive__DOT__ph_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__pd_credits_consumed_i 
        = vlSelf->dllp_receive__DOT__pd_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_o 
        = vlSelf->dllp_receive__DOT__pd_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__nph_credits_consumed_i 
        = vlSelf->dllp_receive__DOT__nph_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_o 
        = vlSelf->dllp_receive__DOT__nph_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__npd_credits_consumed_i 
        = vlSelf->dllp_receive__DOT__npd_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_o 
        = vlSelf->dllp_receive__DOT__npd_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__tlp_nullified_i 
        = vlSelf->dllp_receive__DOT__tlp_nullified;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_o 
        = vlSelf->dllp_receive__DOT__tlp_nullified;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_c = 0U;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tready;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tready;
    vlSelf->dllp_receive__DOT__seq_num_acknack_o = vlSelf->seq_num_acknack_o;
    vlSelf->dllp_receive__DOT__seq_num_vld_o = vlSelf->seq_num_vld_o;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tdata;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tdata;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tkeep;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tkeep;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tlast;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tlast;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tuser;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tuser;
    vlSelf->dllp_receive__DOT__seq_num_o = vlSelf->seq_num_o;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__clk 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__clk_i;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__clk 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__clk_i;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__clk 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__clk_i;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__clk 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__clk_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__clk 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__clk_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__clk 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__clk_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__clk 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__clk_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__clk 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__clk_i;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__rst 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__rst_i;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__rst 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__rst_i;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__rst 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__rst_i;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__rst 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__rst_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rst 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__rst_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__rst 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__rst_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__rst 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__rst_i;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__rst 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__rst_i;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready;
    vlSelf->s_axis_tready = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state)))) {
                        if (((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
                              == vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r) 
                             & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r) 
                                == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r)))) {
                            if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c 
                                    = (0xffU & ((IData)(1U) 
                                                + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r)));
                            } else if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c 
                                    = (0xffU & ((IData)(1U) 
                                                + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r)));
                            }
                            if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r)))) {
                                if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r) {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c 
                                        = (0xfffU & 
                                           ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r) 
                                            + ((0U 
                                                == 
                                                (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                 >> 2U))
                                                ? 1U
                                                : (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                   >> 2U))));
                                }
                                if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r)))) {
                                    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c 
                                            = (0xffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r)));
                                    } else if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c 
                                            = (0xffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r)));
                                    }
                                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r)))) {
                                        if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r) {
                                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c 
                                                = (0xfffU 
                                                   & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r) 
                                                      + 
                                                      ((0U 
                                                        == 
                                                        (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                         >> 2U))
                                                        ? 1U
                                                        : 
                                                       (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                        >> 2U))));
                                        }
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r)))) {
                                            if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r) {
                                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c 
                                                    = 
                                                    (0xffU 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r)));
                                            } else if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r) {
                                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c 
                                                    = 
                                                    (0xffU 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r)));
                                            }
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r)))) {
                                                if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r) {
                                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c 
                                                        = 
                                                        (0xfffU 
                                                         & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r) 
                                                            + 
                                                            ((0U 
                                                              == 
                                                              (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                               >> 2U))
                                                              ? 1U
                                                              : 
                                                             (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                              >> 2U))));
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((8U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                                    }
                                } else {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                                }
                            } else {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                            }
                        } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                                }
                            } else {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                            }
                        } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                            }
                        } else if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                        }
                        if ((1U & (~ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
                                       == vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r) 
                                      & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r) 
                                         == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r)))))) {
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                        }
                    }
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                        if (vlSelf->dllp_receive__DOT__start_flow_control_ack) {
                            if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_r)))) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c 
                                    = (0xffffU & ((IData)(1U) 
                                                  + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r)));
                            }
                        }
                    }
                }
            }
            if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state)))) {
                        if (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
                             & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid))) {
                            if (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast) {
                                if ((8U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((4U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        if ((2U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                            if ((1U 
                                                 & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                                    = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
                                            }
                                        }
                                    }
                                } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((2U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                                = (
                                                   (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
                                                    << 8U) 
                                                   | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                                      >> 0x18U));
                                        }
                                    }
                                } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                            = ((vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
                                                << 0x10U) 
                                               | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                                  >> 0x10U));
                                    }
                                } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                        = ((vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
                                            << 0x18U) 
                                           | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                              >> 8U));
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tvalid;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1cU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x14U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0)));
    __VdfgTmp_hcae67428__0 = (1U & (~ (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xcU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_hc1a425bc__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 
        = (1U & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                 ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 1U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0));
    __VdfgTmp_h3010533c__0 = (1U & ((VL_REDXOR_32((0xb8000080U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 3U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((VL_REDXOR_32((0xb2080000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 1U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0)));
    __VdfgTmp_h53fcf43b__0 = (1U & ((IData)(__VdfgTmp_hb8958e8a__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                       ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                          >> 0xcU))));
    __VdfgTmp_hd70f70ee__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0)));
    __VdfgTmp_h7b08f780__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h3ac683ad__0 = ((IData)(__VdfgTmp_h12b4ae93__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0)))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (((((IData)(__VdfgTmp_he9c4c42a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_16((0x8600U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0 
        = (1U & ((((IData)(__VdfgTmp_h6b9421c1__0) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_16((0x9000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h58b270a2__0 = (1U & ((IData)(__VdfgTmp_h8ee7cf02__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                          >> 8U))));
    __VdfgTmp_hd2787689__0 = (1U & ((VL_REDXOR_32((0xee000020U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ VL_REDXOR_4(
                                                   (0xeU 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 4U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0)));
    __VdfgTmp_h2e1f5dc0__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xc4000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_2(
                                                   (3U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0)));
    __VdfgTmp_hae38f5e6__0 = (1U & (VL_REDXOR_32((0xc4000400U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0)));
    __VdfgTmp_hc014bcb5__0 = (1U & (((((((((IData)(__VdfgTmp_h467af243__0) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1700U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)));
    __VdfgTmp_h8e4afb8a__0 = (1U & (((((((IData)(__VdfgTmp_h89f1dcee__0) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0)));
    __VdfgTmp_h38d2c9b8__0 = (1U & ((IData)(__VdfgTmp_hda2f55b4__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 9U) 
                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)))))));
    __VdfgTmp_h720bf053__0 = (1U & ((IData)(__VdfgTmp_h0d93cedf__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 8U) 
                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((IData)(__VdfgTmp_h79f651c1__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                        ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                            >> 0xaU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((IData)(__VdfgTmp_h1273c8b2__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                        ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                           ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 9U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0))))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0xdU)));
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((8U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c = 0U;
                        }
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                    }
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_c = 1U;
                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__start_flow_control)))) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 0U;
                        }
                    } else if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_c = 1U;
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 9U;
                    }
                }
            }
        } else {
            if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c 
                            = ((0x7d0U <= (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r))
                                ? 0x7d0U : (0xffffU 
                                            & ((IData)(1U) 
                                               + (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r))));
                        if (vlSelf->dllp_receive__DOT__start_flow_control) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c = 0U;
                        } else if (((0x7d0U <= (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r)) 
                                    & (2U == (IData)(vlSelf->link_status_i)))) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c = 0U;
                        }
                    }
                }
                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            if (vlSelf->dllp_receive__DOT__tlp_nullified) {
                                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_c = 1U;
                            }
                        }
                    }
                }
            }
            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 8U;
                        }
                        vlSelf->__Vfunc_send_fc_init__11__datafc 
                            = (0xfffU & ((IData)(0x200U) 
                                         + (IData)(vlSelf->dllp_receive__DOT__pd_credits_consumed)));
                        vlSelf->__Vfunc_send_fc_init__11__hdrfc 
                            = vlSelf->dllp_receive__DOT__ph_credits_consumed;
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet = 0ULL;
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet 
                            = ((0xffffffffc000ULL & vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet) 
                               | (IData)((IData)((0xa0U 
                                                  | (0x3f00U 
                                                     & ((IData)(vlSelf->__Vfunc_send_fc_init__11__hdrfc) 
                                                        << 6U))))));
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet 
                            = ((0xffffff3fffffULL & vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((3U 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__11__hdrfc)))) 
                                  << 0x16U));
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet 
                            = ((0xfffffff0ffffULL & vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xfU 
                                                   & ((IData)(vlSelf->__Vfunc_send_fc_init__11__datafc) 
                                                      >> 8U)))) 
                                  << 0x10U));
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet 
                            = ((0xffff00ffffffULL & vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xffU 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__11__datafc)))) 
                                  << 0x18U));
                        vlSelf->__Vfunc_send_fc_init__11__Vfuncout 
                            = vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet;
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = (IData)(vlSelf->__Vfunc_send_fc_init__11__Vfuncout);
                    } else {
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 7U;
                        }
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                    }
                } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 6U;
                    }
                    vlSelf->__Vfunc_send_fc_init__12__datafc 
                        = (0xfffU & ((IData)(0x80U) 
                                     + (IData)(vlSelf->dllp_receive__DOT__npd_credits_consumed)));
                    vlSelf->__Vfunc_send_fc_init__12__hdrfc 
                        = vlSelf->dllp_receive__DOT__nph_credits_consumed;
                    vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet = 0ULL;
                    vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet 
                        = ((0xffffffffc000ULL & vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet) 
                           | (IData)((IData)((0x90U 
                                              | (0x3f00U 
                                                 & ((IData)(vlSelf->__Vfunc_send_fc_init__12__hdrfc) 
                                                    << 6U))))));
                    vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet 
                        = ((0xffffff3fffffULL & vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((3U & (IData)(vlSelf->__Vfunc_send_fc_init__12__hdrfc)))) 
                              << 0x16U));
                    vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet 
                        = ((0xfffffff0ffffULL & vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((0xfU 
                                               & ((IData)(vlSelf->__Vfunc_send_fc_init__12__datafc) 
                                                  >> 8U)))) 
                              << 0x10U));
                    vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet 
                        = ((0xffff00ffffffULL & vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((0xffU 
                                               & (IData)(vlSelf->__Vfunc_send_fc_init__12__datafc)))) 
                              << 0x18U));
                    vlSelf->__Vfunc_send_fc_init__12__Vfuncout 
                        = vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet;
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                        = (IData)(vlSelf->__Vfunc_send_fc_init__12__Vfuncout);
                } else {
                    if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 5U;
                    }
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                }
            } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 4U;
                    }
                    vlSelf->__Vfunc_send_fc_init__13__datafc 
                        = (0xfffU & ((IData)(0x200U) 
                                     + (IData)(vlSelf->dllp_receive__DOT__pd_credits_consumed)));
                    vlSelf->__Vfunc_send_fc_init__13__hdrfc 
                        = vlSelf->dllp_receive__DOT__ph_credits_consumed;
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet = 0ULL;
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet 
                        = ((0xffffffffc000ULL & vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet) 
                           | (IData)((IData)((0x80U 
                                              | (0x3f00U 
                                                 & ((IData)(vlSelf->__Vfunc_send_fc_init__13__hdrfc) 
                                                    << 6U))))));
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet 
                        = ((0xffffff3fffffULL & vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((3U & (IData)(vlSelf->__Vfunc_send_fc_init__13__hdrfc)))) 
                              << 0x16U));
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet 
                        = ((0xfffffff0ffffULL & vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((0xfU 
                                               & ((IData)(vlSelf->__Vfunc_send_fc_init__13__datafc) 
                                                  >> 8U)))) 
                              << 0x10U));
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet 
                        = ((0xffff00ffffffULL & vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((0xffU 
                                               & (IData)(vlSelf->__Vfunc_send_fc_init__13__datafc)))) 
                              << 0x18U));
                    vlSelf->__Vfunc_send_fc_init__13__Vfuncout 
                        = vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet;
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                        = (IData)(vlSelf->__Vfunc_send_fc_init__13__Vfuncout);
                } else {
                    if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 3U;
                        if (vlSelf->dllp_receive__DOT__tlp_nullified) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 9U;
                        }
                    }
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                }
            } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 2U;
                }
                vlSelf->__Vfunc_set_ack_nack__14__seq_num 
                    = (0xfffU & (IData)(vlSelf->dllp_receive__DOT__next_transmit_seq));
                vlSelf->__Vfunc_set_ack_nack__14__dllp_type 
                    = ((IData)(vlSelf->dllp_receive__DOT__tlp_nullified)
                        ? 0x10U : 0U);
                vlSelf->__Vfunc_set_ack_nack__14__temp_dllp = 0ULL;
                vlSelf->__Vfunc_set_ack_nack__14__temp_dllp 
                    = ((0xffffffffff00ULL & vlSelf->__Vfunc_set_ack_nack__14__temp_dllp) 
                       | (IData)((IData)(vlSelf->__Vfunc_set_ack_nack__14__dllp_type)));
                vlSelf->__Vfunc_set_ack_nack__14__temp_dllp 
                    = ((0xfffffff0ffffULL & vlSelf->__Vfunc_set_ack_nack__14__temp_dllp) 
                       | ((QData)((IData)((0xfU & ((IData)(vlSelf->__Vfunc_set_ack_nack__14__seq_num) 
                                                   >> 8U)))) 
                          << 0x10U));
                vlSelf->__Vfunc_set_ack_nack__14__temp_dllp 
                    = ((0xffffffULL & vlSelf->__Vfunc_set_ack_nack__14__temp_dllp) 
                       | ((QData)((IData)((0xffU & (IData)(vlSelf->__Vfunc_set_ack_nack__14__seq_num)))) 
                          << 0x18U));
                vlSelf->__Vfunc_set_ack_nack__14__Vfuncout 
                    = vlSelf->__Vfunc_set_ack_nack__14__temp_dllp;
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    = (IData)(vlSelf->__Vfunc_set_ack_nack__14__Vfuncout);
            } else if (vlSelf->dllp_receive__DOT__start_flow_control) {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 1U;
            } else if (((0x7d0U <= (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r)) 
                        & (2U == (IData)(vlSelf->link_status_i)))) {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 3U;
            }
        }
    }
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__data 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 0U));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 8U));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 0x10U));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 0x18U));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x90000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x28000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x50000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x280000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_16((0x2800U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x500000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x900000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    __VdfgTmp_hefb4c41b__0 = (1U & VL_REDXOR_8((0x71U 
                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    __VdfgTmp_hd65de7fe__0 = (1U & (~ (1U & VL_REDXOR_8(
                                                        (0xaeU 
                                                         & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_16((0x5000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_8((0x28U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_16((0x9000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & VL_REDXOR_8((0x38U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_8((0x50U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_8((0x90U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->dllp_receive__DOT__s_axis_tready = vlSelf->s_axis_tready;
    __VdfgTmp_h945949b7__0 = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0))));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0 
        = (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_hc04b377b__0) 
                                                                  << 7U) 
                                                                 | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_hc7013ba1__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_h5fca9194__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_h9a2f40ae__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_hcae67428__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_hc1a425bc__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hd3ea2551__0))))))))))))))));
    __VdfgTmp_hf156fdcb__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0xae00U 
                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_he9eabe65__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x7100U 
                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 
        = dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_hc7013ba1__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_h5fca9194__0) 
                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x2700U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0xc00U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((IData)(__VdfgTmp_hcae67428__0) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_16((0xd00U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_hc04b377b__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_16((0x3800U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x300U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    __VdfgTmp_h37ad582b__0 = (1U & (((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_hd67b669f__0 = (1U & (((((IData)(__VdfgTmp_h3010533c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x4300U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_hf5ec4661__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0)));
    __VdfgTmp_h9016d08a__0 = (1U & ((IData)(__VdfgTmp_h56d71d12__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                                ^ (
                                                   (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                    >> 0xbU) 
                                                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0))))))));
    __VdfgTmp_hbcc88dd6__0 = (1U & ((((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xb00U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h1bb41a3a__0 = ((IData)(__VdfgTmp_hc99894be__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_16((0x1b00U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((IData)(__VdfgTmp_h758892bc__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                        ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                            >> 0xbU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & ((((IData)(__VdfgTmp_h141850e2__0) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                 ^ VL_REDXOR_16((0xc00U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h0a3f25e3__0 = (1U & (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x410000U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h041570a8__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xf0000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (6U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h399b5030__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xf8000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (0xbU 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h0a66071e__0 = (1U & ((((((IData)(__VdfgTmp_h2e1f5dc0__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x2d00U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((IData)(__VdfgTmp_hae38f5e6__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                        ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                           ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 8U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0))))))));
    __VdfgTmp_h2f5c2e9c__0 = (1U & ((IData)(__VdfgTmp_hc014bcb5__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                       ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                          >> 0x14U))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((IData)(__VdfgTmp_h3ac683ad__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                        ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                           ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 0x10U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0))))))));
    __VdfgTmp_h42bd1413__0 = ((IData)(__VdfgTmp_hd2787689__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0 
        = ((IData)(__VdfgTmp_ha148aceb__0) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x6000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 0x1bU) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 0x13U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_h2a7528f3__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                        >> 1U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    __VdfgTmp_he25e067e__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                        >> 2U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 0xbU) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 
        = (1U & (VL_REDXOR_4((0xdU & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_h09587c8e__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                        >> 1U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (~ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                     >> 2U) ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                >> 3U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 
        = (1U & (~ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                     >> 1U) ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                >> 2U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    __VdfgTmp_h70b1b3d9__0 = (1U & (VL_REDXOR_8((0x1dU 
                                                 & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (~ (1U & (VL_REDXOR_8((0x27U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 3U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0;
    __VdfgTmp_hc13b7cc1__0 = (1U & ((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hfb8fa7f1__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1d00U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h34cc595c__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_haa5edfbc__0 = (1U & ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 8U) 
                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0)))))));
    __VdfgTmp_h8f3966df__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(__VdfgTmp_hd3ea2551__0) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(__VdfgTmp_h9a2f40ae__0) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    __VdfgTmp_hdfceb1b9__0 = ((IData)(__VdfgTmp_h419e87ae__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_h1492c739__0 = ((IData)(__VdfgTmp_h3007a9ae__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_h24225b64__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xd00U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_hb6eaddc6__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x15U)));
    __VdfgTmp_h3f585051__0 = (1U & (((((IData)(__VdfgTmp_h9016d08a__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x430000U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h10eb2f3b__0 = (1U & ((IData)(__VdfgTmp_h8e4afb8a__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 0x11U) 
                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_32((0x1b0000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0));
    __VdfgTmp_h4338c827__0 = (1U & ((((((((IData)(__VdfgTmp_h041570a8__0) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1c00U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut 
        = (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(__VdfgTmp_ha148aceb__0) 
                                                        << 0x17U) 
                                                       | (((IData)(__VdfgTmp_h6b9421c1__0) 
                                                           << 0x16U) 
                                                          | (((IData)(__VdfgTmp_h758892bc__0) 
                                                              << 0x15U) 
                                                             | (((IData)(__VdfgTmp_h79f651c1__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(__VdfgTmp_h1273c8b2__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(__VdfgTmp_hae38f5e6__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(__VdfgTmp_h141850e2__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(__VdfgTmp_he9c4c42a__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(__VdfgTmp_h3010533c__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(__VdfgTmp_h8ee7cf02__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(__VdfgTmp_hd2787689__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(__VdfgTmp_hb8958e8a__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(__VdfgTmp_hc99894be__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(__VdfgTmp_h12b4ae93__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(__VdfgTmp_hda2f55b4__0) 
                                                                                << 9U) 
                                                                                | (((IData)(__VdfgTmp_h0d93cedf__0) 
                                                                                << 8U) 
                                                                                | (((IData)(__VdfgTmp_h56d71d12__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h041570a8__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_h399b5030__0) 
                                                                                << 5U) 
                                                                                | (((IData)(__VdfgTmp_h467af243__0) 
                                                                                << 4U) 
                                                                                | (((IData)(__VdfgTmp_h419e87ae__0) 
                                                                                << 3U) 
                                                                                | (((IData)(__VdfgTmp_h2e1f5dc0__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h89f1dcee__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_h3007a9ae__0))))))))))))))))))))))))))))))));
    __VdfgTmp_hbe09aa25__0 = (1U & (((((((((IData)(__VdfgTmp_h399b5030__0) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xe00U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0)));
    __VdfgTmp_h7b2dae88__0 = (1U & ((((((IData)(__VdfgTmp_hd70f70ee__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x2d0000U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h5ad10428__0 = (1U & (((((((IData)(__VdfgTmp_h7b08f780__0) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x60000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((IData)(__VdfgTmp_h53fcf43b__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                        ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                            >> 0x12U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & ((((IData)(__VdfgTmp_h38d2c9b8__0) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                 ^ VL_REDXOR_32((0xc0000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0 
        = (1U & ((((IData)(__VdfgTmp_h58b270a2__0) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_32((0x900000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h0202939f__0 = ((IData)(__VdfgTmp_h0a66071e__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0)))));
    __VdfgTmp_hbf93f755__0 = (1U & ((((((((IData)(__VdfgTmp_h37ad582b__0) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x1c0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_he5dee75f__0 = (1U & (((((((((IData)(__VdfgTmp_hbcc88dd6__0) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0xe0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((IData)(__VdfgTmp_h42bd1413__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                        ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                            >> 0x13U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((IData)(__VdfgTmp_h1bb41a3a__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                        ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                           ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 0x11U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0))))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (((((IData)(__VdfgTmp_h720bf053__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_32((0x860000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_hca244c6c__0 = (1U & (~ (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_h09587c8e__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 
        = (1U & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                 ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                     >> 1U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_h8f3966df__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_h2e270ab5__0 = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0))));
    __VdfgTmp_hede8a395__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x710000U 
                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_hc13b7cc1__0) 
                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x270000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1 
        = (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_hfb8fa7f1__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_h945949b7__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_h34cc595c__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_hc13b7cc1__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_hf156fdcb__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_haa5edfbc__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h8f3966df__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_he9eabe65__0))))))))))))))));
    __VdfgTmp_hc0f3c207__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0xae0000U 
                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_h34cc595c__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_hfb8fa7f1__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_32((0x380000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(__VdfgTmp_h945949b7__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0xc0000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((((IData)(__VdfgTmp_haa5edfbc__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_32((0xd0000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x30000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    __VdfgTmp_h324d0c1a__0 = ((IData)(__VdfgTmp_hdfceb1b9__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0))));
    __VdfgTmp_h01de2588__0 = (1U & ((IData)(__VdfgTmp_h1492c739__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 0x10U) 
                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0)))))));
    __VdfgTmp_hf3b4a42b__0 = (1U & ((IData)(__VdfgTmp_h24225b64__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                                ^ (
                                                   (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                    >> 0x13U) 
                                                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0))))))));
    __VdfgTmp_h04d1e5fa__0 = (1U & (((((((((IData)(__VdfgTmp_hb6eaddc6__0) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x170000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0 
        = ((IData)(__VdfgTmp_hd67b669f__0) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0));
    __VdfgTmp_h79aa000f__0 = ((IData)(__VdfgTmp_hf5ec4661__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_hc5b414ad__0 = ((IData)(__VdfgTmp_hff70e0df__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_h04fdaa9d__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h831b0c6a__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0)));
    __VdfgTmp_h3db0eab4__0 = (1U & ((((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0xb0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_hd85f5781__0 = (1U & ((IData)(__VdfgTmp_h4338c827__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                          >> 0x10U))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out8 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut 
        = (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(__VdfgTmp_hd67b669f__0) 
                                                        << 0x17U) 
                                                       | (((IData)(__VdfgTmp_h58b270a2__0) 
                                                           << 0x16U) 
                                                          | (((IData)(__VdfgTmp_h42bd1413__0) 
                                                              << 0x15U) 
                                                             | (((IData)(__VdfgTmp_h53fcf43b__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(__VdfgTmp_h1bb41a3a__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(__VdfgTmp_h3ac683ad__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(__VdfgTmp_h38d2c9b8__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(__VdfgTmp_h720bf053__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(__VdfgTmp_h9016d08a__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(__VdfgTmp_h4338c827__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(__VdfgTmp_hbe09aa25__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(__VdfgTmp_hc014bcb5__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(__VdfgTmp_hdfceb1b9__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(__VdfgTmp_h0a66071e__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(__VdfgTmp_h8e4afb8a__0) 
                                                                                << 9U) 
                                                                                | (((IData)(__VdfgTmp_h1492c739__0) 
                                                                                << 8U) 
                                                                                | (((IData)(__VdfgTmp_h24225b64__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h37ad582b__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_hbcc88dd6__0) 
                                                                                << 5U) 
                                                                                | (((IData)(__VdfgTmp_hb6eaddc6__0) 
                                                                                << 4U) 
                                                                                | (((IData)(__VdfgTmp_hf5ec4661__0) 
                                                                                << 3U) 
                                                                                | (((IData)(__VdfgTmp_hd70f70ee__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h7b08f780__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hff70e0df__0))))))))))))))))))))))))))))))));
    __VdfgTmp_h2b298b20__0 = ((IData)(__VdfgTmp_hbe09aa25__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0));
    __VdfgTmp_h0266007d__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0xd0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_hfb946cc3__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x50000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0)));
    __VdfgTmp_h78f65440__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x60000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0)));
    __VdfgTmp_h281d997a__0 = (1U & (((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x60000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x1dU)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_32((0x1b000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h3d90c4bc__0 = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0))));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0 
        = (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_h70b1b3d9__0) 
                                                                  << 7U) 
                                                                 | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_h2a7528f3__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_he25e067e__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_hd65de7fe__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_hca244c6c__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h09587c8e__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hefb4c41b__0))))))))))))))));
    __VdfgTmp_h94ccd1cc__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0xae00U 
                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    __VdfgTmp_hc52561df__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x7100U 
                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 
        = dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_h2a7528f3__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_he25e067e__0) 
                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x2700U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0xc00U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((IData)(__VdfgTmp_hca244c6c__0) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_16((0xd00U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_h70b1b3d9__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_16((0x3800U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x300U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    __VdfgTmp_hb763f371__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_h68eae6d5__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_hc1662362__0 = (1U & ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 0x10U) 
                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0)))))));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1;
    __VdfgTmp_hea42a4df__0 = (1U & ((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x50000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_h7c0c7f2f__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x1d0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(__VdfgTmp_hf156fdcb__0) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(__VdfgTmp_he9eabe65__0) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out16 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut 
        = (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(__VdfgTmp_h3f585051__0) 
                                                        << 0x17U) 
                                                       | (((IData)(__VdfgTmp_hd85f5781__0) 
                                                           << 0x16U) 
                                                          | (((IData)(__VdfgTmp_h2b298b20__0) 
                                                              << 0x15U) 
                                                             | (((IData)(__VdfgTmp_h2f5c2e9c__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(__VdfgTmp_h324d0c1a__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(__VdfgTmp_h0202939f__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(__VdfgTmp_h10eb2f3b__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(__VdfgTmp_h01de2588__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(__VdfgTmp_hf3b4a42b__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(__VdfgTmp_hbf93f755__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(__VdfgTmp_he5dee75f__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(__VdfgTmp_h04d1e5fa__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(__VdfgTmp_h79aa000f__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(__VdfgTmp_h7b2dae88__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(__VdfgTmp_h5ad10428__0) 
                                                                                << 9U) 
                                                                                | (((IData)(__VdfgTmp_hc5b414ad__0) 
                                                                                << 8U) 
                                                                                | (((IData)(__VdfgTmp_h0266007d__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h281d997a__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_h3db0eab4__0) 
                                                                                << 5U) 
                                                                                | (((IData)(__VdfgTmp_hfb946cc3__0) 
                                                                                << 4U) 
                                                                                | (((IData)(__VdfgTmp_h78f65440__0) 
                                                                                << 3U) 
                                                                                | (((IData)(__VdfgTmp_h831b0c6a__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h04fdaa9d__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_h0a3f25e3__0))))))))))))))))))))))))))))))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut 
        = ((((IData)(__VdfgTmp_h3f585051__0) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0)) 
            << 0x1fU) | ((0x40000000U & (((((IData)(__VdfgTmp_hd85f5781__0) 
                                            ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                          ^ VL_REDXOR_32(
                                                         (0x90000000U 
                                                          & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                         << 0x1eU)) 
                         | ((0x20000000U & (((IData)(__VdfgTmp_h2b298b20__0) 
                                             << 0x1dU) 
                                            ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                << 0x1dU) 
                                               ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                   << 0x1dU) 
                                                  ^ 
                                                  (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                    << 0x1dU) 
                                                   ^ 
                                                   ((0xe0000000U 
                                                     & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                        << 2U)) 
                                                    ^ 
                                                    ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0) 
                                                     << 0x1dU))))))) 
                            | ((0x10000000U & (((IData)(__VdfgTmp_h2f5c2e9c__0) 
                                                << 0x1cU) 
                                               ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                                   << 0x1cU) 
                                                  ^ 
                                                  (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                    << 0x1cU) 
                                                   ^ 
                                                   (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                     << 0x1cU) 
                                                    ^ 
                                                    ((0xf0000000U 
                                                      & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                         << 2U)) 
                                                     ^ 
                                                     ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0) 
                                                      << 0x1cU))))))) 
                               | ((0x8000000U & (((IData)(__VdfgTmp_h324d0c1a__0) 
                                                  << 0x1bU) 
                                                 ^ 
                                                 (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                   << 0x1bU) 
                                                  ^ 
                                                  (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                    << 0x1bU) 
                                                   ^ 
                                                   (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                     << 0x1bU) 
                                                    ^ 
                                                    (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                      << 0x1bU) 
                                                     ^ 
                                                     ((0xf8000000U 
                                                       & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                          << 2U)) 
                                                      ^ 
                                                      ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0) 
                                                       << 0x1bU)))))))) 
                                  | ((0x4000000U & 
                                      (((IData)(__VdfgTmp_h0202939f__0) 
                                        << 0x1aU) ^ 
                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                         << 0x1aU) 
                                        ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1aU) 
                                           ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                               << 0x1aU) 
                                              ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                  << 0x1aU) 
                                                 ^ 
                                                 ((0xfc000000U 
                                                   & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                      << 2U)) 
                                                  ^ 
                                                  ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0) 
                                                   << 0x1aU)))))))) 
                                     | ((0x2000000U 
                                         & (((((IData)(__VdfgTmp_h10eb2f3b__0) 
                                               ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0xc000000U 
                                                             & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            << 0x19U)) 
                                        | ((0x1000000U 
                                            & ((((((IData)(__VdfgTmp_h01de2588__0) 
                                                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                 ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x86000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                               << 0x18U)) 
                                           | ((0x800000U 
                                               & ((((((IData)(__VdfgTmp_hf3b4a42b__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                   ^ 
                                                   VL_REDXOR_32(
                                                                (0x43000000U 
                                                                 & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                  << 0x17U)) 
                                              | ((0x400000U 
                                                  & (((IData)(__VdfgTmp_hbf93f755__0) 
                                                      << 0x16U) 
                                                     ^ 
                                                     (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                       << 0x16U) 
                                                      ^ 
                                                      (0x3fc00000U 
                                                       & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                          >> 2U))))) 
                                                 | ((((IData)(__VdfgTmp_he5dee75f__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0)) 
                                                     << 0x15U) 
                                                    | ((0x100000U 
                                                        & (((IData)(__VdfgTmp_h04d1e5fa__0) 
                                                            << 0x14U) 
                                                           ^ 
                                                           (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                             << 0x14U) 
                                                            ^ 
                                                            (0xf00000U 
                                                             & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                >> 8U))))) 
                                                       | ((((IData)(__VdfgTmp_h79aa000f__0) 
                                                            ^ 
                                                            ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                             ^ 
                                                             ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0)))) 
                                                           << 0x13U) 
                                                          | ((((IData)(__VdfgTmp_h7b2dae88__0) 
                                                               ^ 
                                                               ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                                                ^ 
                                                                ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                                 ^ 
                                                                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0))))) 
                                                              << 0x12U) 
                                                             | ((0x20000U 
                                                                 & (((IData)(__VdfgTmp_h5ad10428__0) 
                                                                     << 0x11U) 
                                                                    ^ 
                                                                    (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                                      << 0x11U) 
                                                                     ^ 
                                                                     (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                       << 0x11U) 
                                                                      ^ 
                                                                      (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                                        << 0x11U) 
                                                                       ^ 
                                                                       ((0xfe0000U 
                                                                         & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                            >> 8U)) 
                                                                        ^ 
                                                                        ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0) 
                                                                         << 0x11U))))))) 
                                                                | ((0x10000U 
                                                                    & (((IData)(__VdfgTmp_hc5b414ad__0) 
                                                                        << 0x10U) 
                                                                       ^ 
                                                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                                         << 0x10U) 
                                                                        ^ 
                                                                        (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                                          << 0x10U) 
                                                                         ^ 
                                                                         (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                           << 0x10U) 
                                                                          ^ 
                                                                          ((0xff0000U 
                                                                            & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                               >> 8U)) 
                                                                           ^ 
                                                                           ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0) 
                                                                            << 0x10U))))))) 
                                                                   | ((0x8000U 
                                                                       & (((IData)(__VdfgTmp_h0266007d__0) 
                                                                           << 0xfU) 
                                                                          ^ 
                                                                          (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                                            << 0xfU) 
                                                                           ^ 
                                                                           (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                                             << 0xfU) 
                                                                            ^ 
                                                                            (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                              << 0xfU) 
                                                                             ^ 
                                                                             (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                                               << 0xfU) 
                                                                              ^ 
                                                                              ((0xf8000U 
                                                                                & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                                >> 0xcU)) 
                                                                               ^ 
                                                                               ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0) 
                                                                                << 0xfU)))))))) 
                                                                      | ((0x4000U 
                                                                          & (((((((((IData)(__VdfgTmp_h281d997a__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                               ^ 
                                                                               VL_REDXOR_32(
                                                                                (0x1c000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                                             << 0xeU)) 
                                                                         | ((0x2000U 
                                                                             & ((((((((((IData)(__VdfgTmp_h3db0eab4__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xe000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0)) 
                                                                                << 0xdU)) 
                                                                            | ((0x1000U 
                                                                                & ((((((((((IData)(__VdfgTmp_hfb946cc3__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x17000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0)) 
                                                                                << 0xcU)) 
                                                                               | ((((IData)(__VdfgTmp_h78f65440__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0)) 
                                                                                << 0xbU) 
                                                                                | ((0x400U 
                                                                                & (((((((IData)(__VdfgTmp_h831b0c6a__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x2d000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((((((((IData)(__VdfgTmp_h04fdaa9d__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0)) 
                                                                                << 9U)) 
                                                                                | ((((IData)(__VdfgTmp_h0a3f25e3__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0)) 
                                                                                << 8U) 
                                                                                | ((0x80U 
                                                                                & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xd000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xb000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x41000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)))))))))))))))))))))))))))))))))));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0;
    __VdfgTmp_h5dddacc2__0 = (1U & ((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_had40f04a__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1d00U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_he1ac5179__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hee1299ab__0 = (1U & ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                 >> 8U) 
                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0)))))));
    __VdfgTmp_he821188c__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(__VdfgTmp_hefb4c41b__0) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(__VdfgTmp_hd65de7fe__0) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2 
        = (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_h7c0c7f2f__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_h2e270ab5__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_hb763f371__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_hea42a4df__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_hc0f3c207__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_hc1662362__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h68eae6d5__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hede8a395__0))))))))))))))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x3000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out24 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out32 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_he821188c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_h38cc645b__0 = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0))));
    __VdfgTmp_h698c2d56__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x710000U 
                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_h5dddacc2__0) 
                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x270000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1 
        = (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_had40f04a__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_h3d90c4bc__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_he1ac5179__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_h5dddacc2__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_h94ccd1cc__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_hee1299ab__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_he821188c__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hc52561df__0))))))))))))))));
    __VdfgTmp_h1d646fde__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0xae0000U 
                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_he1ac5179__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_had40f04a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_32((0x380000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(__VdfgTmp_h3d90c4bc__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0xc0000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((((IData)(__VdfgTmp_hee1299ab__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_32((0xd0000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x30000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3 
        = ((0x8000U & ((((((IData)(__VdfgTmp_h7c0c7f2f__0) 
                           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                         ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                        ^ VL_REDXOR_32((0x38000000U 
                                        & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                       << 0xfU)) | ((0x4000U & ((((
                                                   ((((IData)(__VdfgTmp_h2e270ab5__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                  ^ 
                                                  VL_REDXOR_32(
                                                               (0xc000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                << 0xeU)) 
                                    | ((0x2000U & (
                                                   ((((((((IData)(__VdfgTmp_hb763f371__0) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                         ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                     ^ 
                                                     VL_REDXOR_32(
                                                                  (0x6000000U 
                                                                   & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)) 
                                                   << 0xdU)) 
                                       | ((0x1000U 
                                           & ((((((((((IData)(__VdfgTmp_hea42a4df__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                  ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x27000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                               ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                              << 0xcU)) 
                                          | ((((IData)(__VdfgTmp_hc0f3c207__0) 
                                               ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                              << 0xbU) 
                                             | ((0x400U 
                                                 & (((((((((IData)(__VdfgTmp_hc1662362__0) 
                                                           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                         ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ 
                                                      VL_REDXOR_32(
                                                                   (0xd000000U 
                                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)) 
                                                    << 0xaU)) 
                                                | ((0x200U 
                                                    & ((((((((IData)(__VdfgTmp_h68eae6d5__0) 
                                                             ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                            ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                         ^ 
                                                         VL_REDXOR_32(
                                                                      (0x6000000U 
                                                                       & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                       << 9U)) 
                                                   | ((((IData)(__VdfgTmp_hede8a395__0) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                                       << 8U) 
                                                      | ((0x80U 
                                                          & (((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                  ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                               ^ 
                                                               VL_REDXOR_32(
                                                                            (0x1d000000U 
                                                                             & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                              ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                             << 7U)) 
                                                         | ((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                              ^ 
                                                              ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                               ^ 
                                                               ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0)))) 
                                                             << 6U) 
                                                            | ((0x20U 
                                                                & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                     ^ 
                                                                     VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                   << 5U)) 
                                                               | ((0x10U 
                                                                   & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                         ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                        ^ 
                                                                        VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                      << 4U)) 
                                                                  | ((8U 
                                                                      & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                                             ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                            ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                          ^ 
                                                                          VL_REDXOR_32(
                                                                                (0xae000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                         << 3U)) 
                                                                     | ((4U 
                                                                         & (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                             << 2U) 
                                                                            ^ 
                                                                            (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                                              << 2U) 
                                                                             ^ 
                                                                             (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                                               << 2U) 
                                                                              ^ 
                                                                              (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                                << 2U) 
                                                                               ^ 
                                                                               ((0x3fcU 
                                                                                & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                                >> 0x16U)) 
                                                                                ^ 
                                                                                ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0) 
                                                                                << 2U))))))) 
                                                                        | ((2U 
                                                                            & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x71000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)))))))))))))))))));
    __VdfgTmp_ha6790dfb__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hceaca5c3__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_h6a802043__0 = (1U & ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                 >> 0x10U) 
                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0)))))));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1;
    __VdfgTmp_h00925f06__0 = (1U & ((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x50000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hb61544ab__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x1d0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(__VdfgTmp_h94ccd1cc__0) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(__VdfgTmp_hc52561df__0) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x100U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (2U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x200U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (4U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x400U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (8U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x800U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x10U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x1000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x20U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x2000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x40U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x4000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x80U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x8000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2 
        = (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_hb61544ab__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_h38cc645b__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_ha6790dfb__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_h00925f06__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_h1d646fde__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_h6a802043__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_hceaca5c3__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_h698c2d56__0))))))))))))))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x3000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3 
        = ((0x8000U & ((((((IData)(__VdfgTmp_hb61544ab__0) 
                           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                         ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                        ^ VL_REDXOR_32((0x38000000U 
                                        & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                       << 0xfU)) | ((0x4000U & ((((
                                                   ((((IData)(__VdfgTmp_h38cc645b__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                  ^ 
                                                  VL_REDXOR_32(
                                                               (0xc000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                << 0xeU)) 
                                    | ((0x2000U & (
                                                   ((((((((IData)(__VdfgTmp_ha6790dfb__0) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                         ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                     ^ 
                                                     VL_REDXOR_32(
                                                                  (0x6000000U 
                                                                   & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)) 
                                                   << 0xdU)) 
                                       | ((0x1000U 
                                           & ((((((((((IData)(__VdfgTmp_h00925f06__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                  ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x27000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                               ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                              << 0xcU)) 
                                          | ((((IData)(__VdfgTmp_h1d646fde__0) 
                                               ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                              << 0xbU) 
                                             | ((0x400U 
                                                 & (((((((((IData)(__VdfgTmp_h6a802043__0) 
                                                           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                         ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ 
                                                      VL_REDXOR_32(
                                                                   (0xd000000U 
                                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)) 
                                                    << 0xaU)) 
                                                | ((0x200U 
                                                    & ((((((((IData)(__VdfgTmp_hceaca5c3__0) 
                                                             ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                            ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                         ^ 
                                                         VL_REDXOR_32(
                                                                      (0x6000000U 
                                                                       & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                       << 9U)) 
                                                   | ((((IData)(__VdfgTmp_h698c2d56__0) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                                       << 8U) 
                                                      | ((0x80U 
                                                          & (((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                  ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                               ^ 
                                                               VL_REDXOR_32(
                                                                            (0x1d000000U 
                                                                             & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                              ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                             << 7U)) 
                                                         | ((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                              ^ 
                                                              ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                               ^ 
                                                               ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0)))) 
                                                             << 6U) 
                                                            | ((0x20U 
                                                                & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                     ^ 
                                                                     VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                   << 5U)) 
                                                               | ((0x10U 
                                                                   & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                         ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                        ^ 
                                                                        VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                      << 4U)) 
                                                                  | ((8U 
                                                                      & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                                             ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                            ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                          ^ 
                                                                          VL_REDXOR_32(
                                                                                (0xae000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                         << 3U)) 
                                                                     | ((4U 
                                                                         & (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                             << 2U) 
                                                                            ^ 
                                                                            (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                                              << 2U) 
                                                                             ^ 
                                                                             (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                                               << 2U) 
                                                                              ^ 
                                                                              (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                                << 2U) 
                                                                               ^ 
                                                                               ((0x3fcU 
                                                                                & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                                                >> 0x16U)) 
                                                                                ^ 
                                                                                ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0) 
                                                                                << 2U))))))) 
                                                                        | ((2U 
                                                                            & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x71000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)))))))))))))))))));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_out 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r;
    if ((0U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (vlSelf->phy_link_up_i) {
            if (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid) 
                 & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser))) {
                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_state = 1U;
                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_c 
                    = (QData)((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata));
                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_c 
                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut;
            }
        }
    } else if ((1U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid) 
             & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser))) {
            if (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed) 
                 == (0xffffU & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata))) {
                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_state = 2U;
            }
        }
    } else if ((2U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_state = 0U;
    }
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x100U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (2U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x200U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (4U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x400U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (8U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x800U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x10U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x1000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x20U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x2000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x40U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x4000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x80U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x8000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_out 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
                    }
                } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
                }
            } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
                }
            } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                    = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
            }
        }
    }
}

VL_INLINE_OPT void Vtop___024root___ico_comb__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___ico_comb__TOP__0\n"); );
    // Init
    CData/*4:0*/ __Vtableidx5;
    __Vtableidx5 = 0;
    CData/*4:0*/ __Vtableidx6;
    __Vtableidx6 = 0;
    CData/*4:0*/ __Vtableidx7;
    __Vtableidx7 = 0;
    // Body
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut 
        = ((0U == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select))
            ? vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut
            : ((1U == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select))
                ? vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut
                : ((2U == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select))
                    ? vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut
                    : ((3U == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select))
                        ? vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut
                        : 0U))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_output 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_state 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0 = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                        if (vlSelf->dllp_receive__DOT__start_flow_control_ack) {
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c = 0U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c = 0U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c = 0U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c = 0U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c = 0U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c = 0U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_c = 0xffffffffU;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_state = 0U;
                        }
                    } else {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata 
                            = ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
                                << 0x10U) | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata 
                                             >> 0x10U));
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 1U;
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_c = 0xffffffffU;
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_state = 5U;
                        if ((8U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 3U;
                                    }
                                }
                            }
                        } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 1U;
                                }
                            }
                        } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 0xfU;
                            }
                        } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 7U;
                        }
                    }
                }
            } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_c 
                            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_state = 4U;
                        if ((8U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                                    }
                                }
                            }
                        } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 2U;
                                }
                            }
                        } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 1U;
                            }
                        } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 0U;
                        }
                    }
                } else if (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
                            & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid))) {
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready = 1U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_c 
                        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata 
                        = ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                            << 0x10U) | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
                                         >> 0x10U));
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep 
                        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 1U;
                    if (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_c 
                            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r;
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 0U;
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_state = 3U;
                        if ((8U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                            if ((4U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                if ((2U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                                    }
                                }
                            }
                        } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                                }
                            }
                        } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                            }
                        } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 1U;
                        }
                    }
                } else {
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready = 0U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                }
            } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready 
                    = ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
                       & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid));
                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready) {
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata 
                        = ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                            << 0x10U) | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
                                         >> 0x10U));
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_c 
                        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep = 0xfU;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid = 1U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0 
                        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_state = 2U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_c 
                        = ((0x300U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0 
                                      >> 8U)) | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0 
                                                 >> 0x18U));
                    if (((((((0U == (0xdfU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                             | (1U == (0xdfU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                            | (2U == (0xffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                           | (4U == (0xffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                          | (5U == (0xffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                         | (0x1bU == (0xffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c = 1U;
                    } else if (((0x40U == (0xdfU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                                | (0x70U == (0xf8U 
                                             & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c = 1U;
                    } else if ((0x30U == (0xf8U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c = 1U;
                    } else if ((((((((0x42U == (0xffU 
                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                                     | (0x44U == (0xffU 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                    | (0x45U == (0xffU 
                                                 & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                   | (0x5bU == (0xffU 
                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                  | (0x4cU == (0xdfU 
                                               & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                 | (0x4dU == (0xdfU 
                                              & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0))) 
                                | (0x4eU == (0xdfU 
                                             & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c = 1U;
                    } else if (((0xaU == (0xffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                                | (0xbU == (0xffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c = 1U;
                    } else if (((0x4aU == (0xffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)) 
                                | (0x4bU == (0xffU 
                                             & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_dw0)))) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c = 1U;
                    }
                }
            } else {
                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready 
                    = (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
                        & (2U == (IData)(vlSelf->link_status_i))) 
                       & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid));
                if ((((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready) 
                      & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid)) 
                     & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast)))) {
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c 
                        = ((0xff00U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                       << 8U)) | (0xffU 
                                                  & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                                     >> 8U)));
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select = 3U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c = 0U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c = 0U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c = 0U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c = 0U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c = 0U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c = 0U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_c = 0xffffffffU;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_c = 0U;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_state = 1U;
                }
            }
        }
    }
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__select 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_byte_select;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis 
        = (((QData)((IData)(((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg)
                              ? 1U : (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser)))) 
            << 0x25U) | (((QData)((IData)(((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg) 
                                           | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast)))) 
                          << 0x24U) | (((QData)((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep)) 
                                        << 0x20U) | (QData)((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata)))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready)));
    __Vtableidx5 = (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx5];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx5];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx5];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx5];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx5];
    __Vtableidx6 = (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx6];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx6];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx6];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx6];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx6];
    __Vtableidx7 = (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx7];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx7];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx7];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx7];
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx7];
}

void Vtop___024root___eval_ico(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_ico\n"); );
    // Body
    if (vlSelf->__VicoTriggered.at(0U)) {
        Vtop___024root___ico_sequent__TOP__0(vlSelf);
    }
    if ((vlSelf->__VicoTriggered.at(0U) | vlSelf->__VicoTriggered.at(1U))) {
        Vtop___024root___ico_comb__TOP__0(vlSelf);
    }
}

void Vtop___024root___eval_act(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___eval_act\n"); );
    // Body
    if (vlSelf->__VactTriggered.at(0U)) {
        Vtop___024root___ico_comb__TOP__0(vlSelf);
    }
}

VL_INLINE_OPT void Vtop___024root___nba_sequent__TOP__0(Vtop___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtop__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtop___024root___nba_sequent__TOP__0\n"); );
    // Init
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0 = 0;
    CData/*0:0*/ dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h7c0c7f2f__0;
    __VdfgTmp_h7c0c7f2f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2e270ab5__0;
    __VdfgTmp_h2e270ab5__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb763f371__0;
    __VdfgTmp_hb763f371__0 = 0;
    CData/*0:0*/ __VdfgTmp_hea42a4df__0;
    __VdfgTmp_hea42a4df__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc0f3c207__0;
    __VdfgTmp_hc0f3c207__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc1662362__0;
    __VdfgTmp_hc1662362__0 = 0;
    CData/*0:0*/ __VdfgTmp_h68eae6d5__0;
    __VdfgTmp_h68eae6d5__0 = 0;
    CData/*0:0*/ __VdfgTmp_hede8a395__0;
    __VdfgTmp_hede8a395__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc04b377b__0;
    __VdfgTmp_hc04b377b__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc7013ba1__0;
    __VdfgTmp_hc7013ba1__0 = 0;
    CData/*0:0*/ __VdfgTmp_h5fca9194__0;
    __VdfgTmp_h5fca9194__0 = 0;
    CData/*0:0*/ __VdfgTmp_h9a2f40ae__0;
    __VdfgTmp_h9a2f40ae__0 = 0;
    CData/*0:0*/ __VdfgTmp_hcae67428__0;
    __VdfgTmp_hcae67428__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc1a425bc__0;
    __VdfgTmp_hc1a425bc__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd3ea2551__0;
    __VdfgTmp_hd3ea2551__0 = 0;
    CData/*0:0*/ __VdfgTmp_hfb8fa7f1__0;
    __VdfgTmp_hfb8fa7f1__0 = 0;
    CData/*0:0*/ __VdfgTmp_h945949b7__0;
    __VdfgTmp_h945949b7__0 = 0;
    CData/*0:0*/ __VdfgTmp_h34cc595c__0;
    __VdfgTmp_h34cc595c__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc13b7cc1__0;
    __VdfgTmp_hc13b7cc1__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf156fdcb__0;
    __VdfgTmp_hf156fdcb__0 = 0;
    CData/*0:0*/ __VdfgTmp_haa5edfbc__0;
    __VdfgTmp_haa5edfbc__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8f3966df__0;
    __VdfgTmp_h8f3966df__0 = 0;
    CData/*0:0*/ __VdfgTmp_he9eabe65__0;
    __VdfgTmp_he9eabe65__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb61544ab__0;
    __VdfgTmp_hb61544ab__0 = 0;
    CData/*0:0*/ __VdfgTmp_h38cc645b__0;
    __VdfgTmp_h38cc645b__0 = 0;
    CData/*0:0*/ __VdfgTmp_ha6790dfb__0;
    __VdfgTmp_ha6790dfb__0 = 0;
    CData/*0:0*/ __VdfgTmp_h00925f06__0;
    __VdfgTmp_h00925f06__0 = 0;
    CData/*0:0*/ __VdfgTmp_h1d646fde__0;
    __VdfgTmp_h1d646fde__0 = 0;
    CData/*0:0*/ __VdfgTmp_h6a802043__0;
    __VdfgTmp_h6a802043__0 = 0;
    CData/*0:0*/ __VdfgTmp_hceaca5c3__0;
    __VdfgTmp_hceaca5c3__0 = 0;
    CData/*0:0*/ __VdfgTmp_h698c2d56__0;
    __VdfgTmp_h698c2d56__0 = 0;
    CData/*0:0*/ __VdfgTmp_h70b1b3d9__0;
    __VdfgTmp_h70b1b3d9__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2a7528f3__0;
    __VdfgTmp_h2a7528f3__0 = 0;
    CData/*0:0*/ __VdfgTmp_he25e067e__0;
    __VdfgTmp_he25e067e__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd65de7fe__0;
    __VdfgTmp_hd65de7fe__0 = 0;
    CData/*0:0*/ __VdfgTmp_hca244c6c__0;
    __VdfgTmp_hca244c6c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h09587c8e__0;
    __VdfgTmp_h09587c8e__0 = 0;
    CData/*0:0*/ __VdfgTmp_hefb4c41b__0;
    __VdfgTmp_hefb4c41b__0 = 0;
    CData/*0:0*/ __VdfgTmp_had40f04a__0;
    __VdfgTmp_had40f04a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3d90c4bc__0;
    __VdfgTmp_h3d90c4bc__0 = 0;
    CData/*0:0*/ __VdfgTmp_he1ac5179__0;
    __VdfgTmp_he1ac5179__0 = 0;
    CData/*0:0*/ __VdfgTmp_h5dddacc2__0;
    __VdfgTmp_h5dddacc2__0 = 0;
    CData/*0:0*/ __VdfgTmp_h94ccd1cc__0;
    __VdfgTmp_h94ccd1cc__0 = 0;
    CData/*0:0*/ __VdfgTmp_hee1299ab__0;
    __VdfgTmp_hee1299ab__0 = 0;
    CData/*0:0*/ __VdfgTmp_he821188c__0;
    __VdfgTmp_he821188c__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc52561df__0;
    __VdfgTmp_hc52561df__0 = 0;
    CData/*0:0*/ __VdfgTmp_ha148aceb__0;
    __VdfgTmp_ha148aceb__0 = 0;
    CData/*0:0*/ __VdfgTmp_h6b9421c1__0;
    __VdfgTmp_h6b9421c1__0 = 0;
    CData/*0:0*/ __VdfgTmp_h758892bc__0;
    __VdfgTmp_h758892bc__0 = 0;
    CData/*0:0*/ __VdfgTmp_h79f651c1__0;
    __VdfgTmp_h79f651c1__0 = 0;
    CData/*0:0*/ __VdfgTmp_h1273c8b2__0;
    __VdfgTmp_h1273c8b2__0 = 0;
    CData/*0:0*/ __VdfgTmp_hae38f5e6__0;
    __VdfgTmp_hae38f5e6__0 = 0;
    CData/*0:0*/ __VdfgTmp_h141850e2__0;
    __VdfgTmp_h141850e2__0 = 0;
    CData/*0:0*/ __VdfgTmp_he9c4c42a__0;
    __VdfgTmp_he9c4c42a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3010533c__0;
    __VdfgTmp_h3010533c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8ee7cf02__0;
    __VdfgTmp_h8ee7cf02__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd2787689__0;
    __VdfgTmp_hd2787689__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb8958e8a__0;
    __VdfgTmp_hb8958e8a__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc99894be__0;
    __VdfgTmp_hc99894be__0 = 0;
    CData/*0:0*/ __VdfgTmp_h12b4ae93__0;
    __VdfgTmp_h12b4ae93__0 = 0;
    CData/*0:0*/ __VdfgTmp_hda2f55b4__0;
    __VdfgTmp_hda2f55b4__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0d93cedf__0;
    __VdfgTmp_h0d93cedf__0 = 0;
    CData/*0:0*/ __VdfgTmp_h56d71d12__0;
    __VdfgTmp_h56d71d12__0 = 0;
    CData/*0:0*/ __VdfgTmp_h041570a8__0;
    __VdfgTmp_h041570a8__0 = 0;
    CData/*0:0*/ __VdfgTmp_h399b5030__0;
    __VdfgTmp_h399b5030__0 = 0;
    CData/*0:0*/ __VdfgTmp_h467af243__0;
    __VdfgTmp_h467af243__0 = 0;
    CData/*0:0*/ __VdfgTmp_h419e87ae__0;
    __VdfgTmp_h419e87ae__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2e1f5dc0__0;
    __VdfgTmp_h2e1f5dc0__0 = 0;
    CData/*0:0*/ __VdfgTmp_h89f1dcee__0;
    __VdfgTmp_h89f1dcee__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3007a9ae__0;
    __VdfgTmp_h3007a9ae__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd67b669f__0;
    __VdfgTmp_hd67b669f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h58b270a2__0;
    __VdfgTmp_h58b270a2__0 = 0;
    CData/*0:0*/ __VdfgTmp_h42bd1413__0;
    __VdfgTmp_h42bd1413__0 = 0;
    CData/*0:0*/ __VdfgTmp_h53fcf43b__0;
    __VdfgTmp_h53fcf43b__0 = 0;
    CData/*0:0*/ __VdfgTmp_h1bb41a3a__0;
    __VdfgTmp_h1bb41a3a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3ac683ad__0;
    __VdfgTmp_h3ac683ad__0 = 0;
    CData/*0:0*/ __VdfgTmp_h38d2c9b8__0;
    __VdfgTmp_h38d2c9b8__0 = 0;
    CData/*0:0*/ __VdfgTmp_h720bf053__0;
    __VdfgTmp_h720bf053__0 = 0;
    CData/*0:0*/ __VdfgTmp_h9016d08a__0;
    __VdfgTmp_h9016d08a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h4338c827__0;
    __VdfgTmp_h4338c827__0 = 0;
    CData/*0:0*/ __VdfgTmp_hbe09aa25__0;
    __VdfgTmp_hbe09aa25__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc014bcb5__0;
    __VdfgTmp_hc014bcb5__0 = 0;
    CData/*0:0*/ __VdfgTmp_hdfceb1b9__0;
    __VdfgTmp_hdfceb1b9__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0a66071e__0;
    __VdfgTmp_h0a66071e__0 = 0;
    CData/*0:0*/ __VdfgTmp_h8e4afb8a__0;
    __VdfgTmp_h8e4afb8a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h1492c739__0;
    __VdfgTmp_h1492c739__0 = 0;
    CData/*0:0*/ __VdfgTmp_h24225b64__0;
    __VdfgTmp_h24225b64__0 = 0;
    CData/*0:0*/ __VdfgTmp_h37ad582b__0;
    __VdfgTmp_h37ad582b__0 = 0;
    CData/*0:0*/ __VdfgTmp_hbcc88dd6__0;
    __VdfgTmp_hbcc88dd6__0 = 0;
    CData/*0:0*/ __VdfgTmp_hb6eaddc6__0;
    __VdfgTmp_hb6eaddc6__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf5ec4661__0;
    __VdfgTmp_hf5ec4661__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd70f70ee__0;
    __VdfgTmp_hd70f70ee__0 = 0;
    CData/*0:0*/ __VdfgTmp_h7b08f780__0;
    __VdfgTmp_h7b08f780__0 = 0;
    CData/*0:0*/ __VdfgTmp_hff70e0df__0;
    __VdfgTmp_hff70e0df__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3f585051__0;
    __VdfgTmp_h3f585051__0 = 0;
    CData/*0:0*/ __VdfgTmp_hd85f5781__0;
    __VdfgTmp_hd85f5781__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2b298b20__0;
    __VdfgTmp_h2b298b20__0 = 0;
    CData/*0:0*/ __VdfgTmp_h2f5c2e9c__0;
    __VdfgTmp_h2f5c2e9c__0 = 0;
    CData/*0:0*/ __VdfgTmp_h324d0c1a__0;
    __VdfgTmp_h324d0c1a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0202939f__0;
    __VdfgTmp_h0202939f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h10eb2f3b__0;
    __VdfgTmp_h10eb2f3b__0 = 0;
    CData/*0:0*/ __VdfgTmp_h01de2588__0;
    __VdfgTmp_h01de2588__0 = 0;
    CData/*0:0*/ __VdfgTmp_hf3b4a42b__0;
    __VdfgTmp_hf3b4a42b__0 = 0;
    CData/*0:0*/ __VdfgTmp_hbf93f755__0;
    __VdfgTmp_hbf93f755__0 = 0;
    CData/*0:0*/ __VdfgTmp_he5dee75f__0;
    __VdfgTmp_he5dee75f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h04d1e5fa__0;
    __VdfgTmp_h04d1e5fa__0 = 0;
    CData/*0:0*/ __VdfgTmp_h79aa000f__0;
    __VdfgTmp_h79aa000f__0 = 0;
    CData/*0:0*/ __VdfgTmp_h7b2dae88__0;
    __VdfgTmp_h7b2dae88__0 = 0;
    CData/*0:0*/ __VdfgTmp_h5ad10428__0;
    __VdfgTmp_h5ad10428__0 = 0;
    CData/*0:0*/ __VdfgTmp_hc5b414ad__0;
    __VdfgTmp_hc5b414ad__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0266007d__0;
    __VdfgTmp_h0266007d__0 = 0;
    CData/*0:0*/ __VdfgTmp_h281d997a__0;
    __VdfgTmp_h281d997a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h3db0eab4__0;
    __VdfgTmp_h3db0eab4__0 = 0;
    CData/*0:0*/ __VdfgTmp_hfb946cc3__0;
    __VdfgTmp_hfb946cc3__0 = 0;
    CData/*0:0*/ __VdfgTmp_h78f65440__0;
    __VdfgTmp_h78f65440__0 = 0;
    CData/*0:0*/ __VdfgTmp_h831b0c6a__0;
    __VdfgTmp_h831b0c6a__0 = 0;
    CData/*0:0*/ __VdfgTmp_h04fdaa9d__0;
    __VdfgTmp_h04fdaa9d__0 = 0;
    CData/*0:0*/ __VdfgTmp_h0a3f25e3__0;
    __VdfgTmp_h0a3f25e3__0 = 0;
    CData/*4:0*/ __Vtableidx1;
    __Vtableidx1 = 0;
    CData/*4:0*/ __Vtableidx2;
    __Vtableidx2 = 0;
    CData/*4:0*/ __Vtableidx3;
    __Vtableidx3 = 0;
    CData/*4:0*/ __Vtableidx4;
    __Vtableidx4 = 0;
    CData/*0:0*/ __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg;
    __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg = 0;
    CData/*0:0*/ __Vdlyvdim0__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0;
    __Vdlyvdim0__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 0;
    QData/*40:0*/ __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0;
    __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 0;
    CData/*0:0*/ __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0;
    __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 0;
    CData/*1:0*/ __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg;
    __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg = 0;
    QData/*40:0*/ __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0;
    __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 = 0;
    CData/*0:0*/ __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0;
    __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 = 0;
    QData/*40:0*/ __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1;
    __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 = 0;
    CData/*0:0*/ __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1;
    __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 = 0;
    CData/*0:0*/ __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg;
    __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg = 0;
    // Body
    __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg;
    __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 = 0U;
    __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 = 0U;
    __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg;
    __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 0U;
    __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__j = 0U;
    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe) {
        __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
            = (1U & (IData)(__Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg));
    }
    if (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe) 
         | (0U != (1U & ((~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg)) 
                         >> 1U))))) {
        __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
            = ((1U & (IData)(__Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg)) 
               | (2U & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg) 
                        << 1U)));
        __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
            [0U];
        __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0 = 1U;
        __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
            = (2U & (IData)(__Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg));
    }
    if (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe) 
         | (0U != (3U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg)))))) {
        __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
            = (2U & (IData)(__Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg));
        __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 
            = ((0U >= (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg))
                ? vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem
               [vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg]
                : 0ULL);
        __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1 = 1U;
        if (((~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty)) 
             & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pipe_ready))) {
            __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg 
                = (1U & ((IData)(1U) + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg)));
            __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
                = (1U | (IData)(__Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg));
        }
    }
    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    } else if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    } else if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    } else if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
    }
    if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    } else if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    } else if (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
    }
    if (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->s_axis_tuser;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->s_axis_tdata;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->s_axis_tkeep;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->s_axis_tlast;
    } else if (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
    }
    if (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output) {
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->s_axis_tdata;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->s_axis_tkeep;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->s_axis_tlast;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->s_axis_tuser;
    } else if (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output) {
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg;
    }
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_r 
        = ((~ (IData)(vlSelf->rst_i)) & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_r 
        = ((~ (IData)(vlSelf->rst_i)) & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_c));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_r 
        = ((~ (IData)(vlSelf->rst_i)) & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_c));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_r 
        = ((~ (IData)(vlSelf->rst_i)) & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_c));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_r 
        = ((~ (IData)(vlSelf->rst_i)) & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_c));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_r 
        = ((~ (IData)(vlSelf->rst_i)) & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_c));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_r 
        = ((~ (IData)(vlSelf->rst_i)) & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_c));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__fc_start_r 
        = ((~ (IData)(vlSelf->rst_i)) & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__fc_start_c));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_commit_reg 
        = (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg) 
                 - (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_r 
        = ((~ (IData)(vlSelf->rst_i)) & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_c));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_c;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_reg 
        = (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg) 
                 - (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next;
    if (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
         & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid))) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_frame_reg 
            = (1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast)));
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg = 0U;
        if (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr) 
             | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg))) {
            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg = 1U;
            if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast) {
                __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
                    = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg;
                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg = 0U;
                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg = 1U;
            }
        } else {
            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT____Vlvbound_h08452fba__0 
                = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis;
            if ((0U >= (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg))) {
                __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 
                    = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT____Vlvbound_h08452fba__0;
                __Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 = 1U;
                __Vdlyvdim0__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0 
                    = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg;
            }
            __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
                = (1U & ((IData)(1U) + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg)));
            if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast) {
                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__send_frame_reg 
                    = (1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast)));
                if (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast) 
                     & (0U != (1U & (~ (1U ^ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser))))))) {
                    __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
                        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg;
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg = 1U;
                } else {
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg 
                        = (1U & ((IData)(1U) + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg)));
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg 
                        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast;
                }
            }
        }
    } else {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg = 0U;
    }
    if (vlSelf->rst_i) {
        __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg = 0U;
        __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dll_packet_r = 0ULL;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_transmit_seq_r = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r = 0xffffffffU;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r = 1U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_r = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_r = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_r = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_r = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r = 0ULL;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_frame_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state = 0U;
        __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__send_frame_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r = 1U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r = 1U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r = 0xffffffffU;
    } else {
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dll_packet_r 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dll_packet_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_transmit_seq_r 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_transmit_seq_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_r 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_r 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_r 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_r 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_c;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_state;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_state;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_c;
    }
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_r 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg 
        = __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg;
    if (__Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg[1U] 
            = __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v0;
    }
    if (__Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg[0U] 
            = __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg__v1;
    }
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg 
        = __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg;
    if (__Vdlyvset__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem[__Vdlyvdim0__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0] 
            = __Vdlyvval__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem__v0;
    }
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg 
        = __Vdly__dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg;
    vlSelf->m_axis_dllp2tlp_tvalid = (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg) 
                                            >> 1U));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
        [1U];
    vlSelf->m_axis_dllp2tlp_tdata = (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                            [1U]);
    vlSelf->m_axis_dllp2tlp_tkeep = (0xfU & (IData)(
                                                    (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                                     [1U] 
                                                     >> 0x20U)));
    vlSelf->m_axis_dllp2tlp_tlast = (1U & (IData)((
                                                   vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                                   [1U] 
                                                   >> 0x24U)));
    vlSelf->m_axis_dllp2tlp_tuser = (0xfU & (IData)(
                                                    (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg
                                                     [1U] 
                                                     >> 0x25U)));
    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    }
    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    }
    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
    }
    if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    }
    if (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    }
    if (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->s_axis_tuser;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->s_axis_tdata;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->s_axis_tkeep;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->s_axis_tlast;
    }
    if (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp) {
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg = 0U;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg 
            = vlSelf->s_axis_tdata;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg 
            = vlSelf->s_axis_tkeep;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg 
            = vlSelf->s_axis_tlast;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg 
            = vlSelf->s_axis_tuser;
    }
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dll_packet_c 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dll_packet_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_transmit_seq_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_transmit_seq_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (1U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x100U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (2U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x200U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (4U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x400U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (8U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x800U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x10U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x1000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x20U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x2000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x40U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x4000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x80U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed)) 
           | (0x8000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r 
                         << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r;
    vlSelf->update_fc_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_r;
    vlSelf->m_axis_dllp2phy_tuser = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->fc2_values_stored_o = ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_r) 
                                   & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_r) 
                                      & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_r)));
    vlSelf->fc1_values_stored_o = ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_r) 
                                   & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_r) 
                                      & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_r)));
    vlSelf->m_axis_dllp2phy_tkeep = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->m_axis_dllp2phy_tlast = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x100U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (2U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x200U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (4U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x400U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (8U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x800U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x10U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x1000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x20U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x2000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x40U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x4000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x80U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed)) 
           | (0x8000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r) 
                         << 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__start_flow_control = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__fc_start_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->tx_fc_cplh_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r;
    vlSelf->tx_fc_ph_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_r;
    vlSelf->tx_fc_pd_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_r;
    vlSelf->tx_fc_nph_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_r;
    vlSelf->tx_fc_npd_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_r;
    vlSelf->tx_fc_cpld_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r;
    vlSelf->m_axis_dllp2phy_tvalid = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid = 0U;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid = 0U;
    vlSelf->dllp_receive__DOT__start_flow_control_ack 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 0U;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_acknack_o = 0U;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_vld_o = 0U;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_o = 0U;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_r;
    if ((0U != (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        if ((1U != (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
            if ((2U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
                if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                   >> 7U)))) {
                    if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                       >> 6U)))) {
                        if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 5U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_c_stored_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__0__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__0__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__0__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
                                                    = vlSelf->__Vtask_get_fc_values__0__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
                                                    = vlSelf->__Vtask_get_fc_values__0__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_np_stored_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__1__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__1__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__1__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
                                                    = vlSelf->__Vtask_get_fc_values__1__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
                                                    = vlSelf->__Vtask_get_fc_values__1__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_p_stored_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__2__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__2__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__2__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
                                                    = vlSelf->__Vtask_get_fc_values__2__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
                                                    = vlSelf->__Vtask_get_fc_values__2__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    } else {
                        if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 5U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                                vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__3__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__3__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__3__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
                                                    = vlSelf->__Vtask_get_fc_values__3__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
                                                    = vlSelf->__Vtask_get_fc_values__3__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        } else if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                        }
                                    }
                                }
                            }
                        } else if ((1U & (~ (IData)(
                                                    (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                     >> 3U))))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 2U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 1U))))) {
                                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_c = 1U;
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__4__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__4__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__4__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
                                                    = vlSelf->__Vtask_get_fc_values__4__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
                                                    = vlSelf->__Vtask_get_fc_values__4__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vtask_get_fc_values__5__hdr_fc_out 
                                                    = 
                                                    ((0xfcU 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                                  >> 8U)) 
                                                         << 2U)) 
                                                     | (3U 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                                   >> 0x16U))));
                                                vlSelf->__Vtask_get_fc_values__5__data_fc_out 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vtask_get_fc_values__5__flow_control_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
                                                    = vlSelf->__Vtask_get_fc_values__5__hdr_fc_out;
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
                                                    = vlSelf->__Vtask_get_fc_values__5__data_fc_out;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                } else if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                          >> 6U)))) {
                    if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                       >> 5U)))) {
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 4U))))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vtask_get_fc_values__6__hdr_fc_out 
                                                = (
                                                   (0xfcU 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                >> 8U)) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                 >> 0x16U))));
                                            vlSelf->__Vtask_get_fc_values__6__data_fc_out 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__6__flow_control_in 
                                                                 >> 0x18U))));
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c 
                                                = vlSelf->__Vtask_get_fc_values__6__hdr_fc_out;
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c 
                                                = vlSelf->__Vtask_get_fc_values__6__data_fc_out;
                                        }
                                    }
                                }
                            }
                        }
                    }
                    if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                          >> 5U))))) {
                        if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 4U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vtask_get_fc_values__7__hdr_fc_out 
                                                = (
                                                   (0xfcU 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                >> 8U)) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                 >> 0x16U))));
                                            vlSelf->__Vtask_get_fc_values__7__data_fc_out 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__7__flow_control_in 
                                                                 >> 0x18U))));
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_c 
                                                = vlSelf->__Vtask_get_fc_values__7__hdr_fc_out;
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_c 
                                                = vlSelf->__Vtask_get_fc_values__7__data_fc_out;
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 4U))))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vtask_get_fc_values__8__hdr_fc_out 
                                                = (
                                                   (0xfcU 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                >> 8U)) 
                                                       << 2U)) 
                                                   | (3U 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                 >> 0x16U))));
                                            vlSelf->__Vtask_get_fc_values__8__data_fc_out 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vtask_get_fc_values__8__flow_control_in 
                                                                 >> 0x18U))));
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_c 
                                                = vlSelf->__Vtask_get_fc_values__8__hdr_fc_out;
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_c 
                                                = vlSelf->__Vtask_get_fc_values__8__data_fc_out;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
                if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                      >> 7U))))) {
                    if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                       >> 6U)))) {
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_np_stored_c = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_p_stored_c = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                           >> 5U)))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_c_stored_c = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                          >> 6U))))) {
                        if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                              >> 5U))))) {
                            if ((1U & (~ (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                  >> 4U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_acknack_o = 1U;
                                            }
                                        }
                                    }
                                }
                            }
                            if ((1U & (IData)((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                               >> 4U)))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 3U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 2U))))) {
                                        if ((1U & (~ (IData)(
                                                             (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                              >> 1U))))) {
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_vld_o = 1U;
                                                vlSelf->__Vfunc_get_ack_nack_seq__9__ack_nack_in 
                                                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                                vlSelf->__Vfunc_get_ack_nack_seq__9__Vfuncout 
                                                    = 
                                                    ((0xf00U 
                                                      & ((IData)(
                                                                 (vlSelf->__Vfunc_get_ack_nack_seq__9__ack_nack_in 
                                                                  >> 0x10U)) 
                                                         << 8U)) 
                                                     | (0xffU 
                                                        & (IData)(
                                                                  (vlSelf->__Vfunc_get_ack_nack_seq__9__ack_nack_in 
                                                                   >> 0x18U))));
                                                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_o 
                                                    = vlSelf->__Vfunc_get_ack_nack_seq__9__Vfuncout;
                                            }
                                        }
                                    }
                                }
                            } else if ((1U & (~ (IData)(
                                                        (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                         >> 3U))))) {
                                if ((1U & (~ (IData)(
                                                     (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                      >> 2U))))) {
                                    if ((1U & (~ (IData)(
                                                         (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r 
                                                          >> 1U))))) {
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r)))) {
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_vld_o = 1U;
                                            vlSelf->__Vfunc_get_ack_nack_seq__10__ack_nack_in 
                                                = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
                                            vlSelf->__Vfunc_get_ack_nack_seq__10__Vfuncout 
                                                = (
                                                   (0xf00U 
                                                    & ((IData)(
                                                               (vlSelf->__Vfunc_get_ack_nack_seq__10__ack_nack_in 
                                                                >> 0x10U)) 
                                                       << 8U)) 
                                                   | (0xffU 
                                                      & (IData)(
                                                                (vlSelf->__Vfunc_get_ack_nack_seq__10__ack_nack_in 
                                                                 >> 0x18U))));
                                            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_o 
                                                = vlSelf->__Vfunc_get_ack_nack_seq__10__Vfuncout;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__fc_start_c = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast = 0U;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_overflow 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_bad_frame 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_good_frame 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty 
        = ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg) 
           == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr 
        = ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg))) 
           == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full 
        = ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg))) 
           == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg));
    vlSelf->dllp_receive__DOT__tlp_nullified = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_r;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x100U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (2U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x200U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (4U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x400U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (8U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x800U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x10U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x1000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x20U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x2000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x40U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x4000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x80U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed)) 
           | (0x8000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r) 
                         << 7U)));
    vlSelf->m_axis_dllp2phy_tdata = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__nph_credits_consumed 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r;
    vlSelf->dllp_receive__DOT__npd_credits_consumed 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r;
    vlSelf->dllp_receive__DOT__ph_credits_consumed 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r;
    vlSelf->dllp_receive__DOT__pd_credits_consumed 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 0U;
    vlSelf->dllp_receive__DOT__next_transmit_seq = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0U));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 8U));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x10U));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x18U));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x90000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x28000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x50000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x280000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_16((0x2800U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x500000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x900000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_hd3ea2551__0 = (1U & VL_REDXOR_8((0x71U 
                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_h9a2f40ae__0 = (1U & (~ (1U & VL_REDXOR_8(
                                                        (0xaeU 
                                                         & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_16((0x5000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_8((0x28U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_16((0x9000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & VL_REDXOR_8((0x38U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_8((0x50U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_8((0x90U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffffeU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (1U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffeffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x100U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffeffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x10000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfeffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x1000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffffdU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (2U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffdffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x200U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffdffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x20000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfdffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x2000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffffbU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (4U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffbffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x400U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffbffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x40000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfbffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x4000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffffff7U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (8U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfffff7ffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x800U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xfff7ffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x80000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                          >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xf7ffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x8000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                            >> 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffffefU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x10U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffefffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x1000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffefffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x100000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xefffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x10000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 1U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffffdfU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x20U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffdfffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x2000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffdfffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x200000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xdfffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x20000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 3U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffffbfU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x40U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffbfffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x4000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffbfffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x400000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xbfffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x40000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 5U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffffff7fU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x80U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xffff7fffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x8000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                         << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0xff7fffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x800000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                           << 7U)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
        = ((0x7fffffffU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed) 
           | (0x80000000U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                             << 7U)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0 
        = (1U & VL_REDXOR_32((0x6000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0 
        = (1U & VL_REDXOR_32((0xd000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0 
        = (1U & VL_REDXOR_32((0x3000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0U));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 8U));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x10U));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x18U));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_32((0x60000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_32((0x58000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_32((0x88000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_32((0x30000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_32((0xa0000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_h3007a9ae__0 = (1U & (VL_REDXOR_32((0x41000000U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ VL_REDXOR_8((0x41U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_32((0x880000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_32((0x300000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_h12b4ae93__0 = (1U & (VL_REDXOR_32((0x2d000004U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ VL_REDXOR_8((0x2dU 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_32((0x580000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_32((0x600000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_16((0x8800U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_32((0xa00000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_16((0x3000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0 
        = (1U & (VL_REDXOR_32((0x1b000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_8((0x1bU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    __VdfgTmp_h79f651c1__0 = (1U & (VL_REDXOR_32((0x10001000U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                       >> 4U)));
    __VdfgTmp_h6b9421c1__0 = (1U & (VL_REDXOR_32((0x1004000U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg));
    __VdfgTmp_ha148aceb__0 = (1U & (VL_REDXOR_32((0x43008000U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ VL_REDXOR_8((0x43U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0 
        = (1U & VL_REDXOR_8((0x30U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_16((0x5800U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0 
        = (1U & VL_REDXOR_8((0x88U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_16((0xa000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_16((0x6000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (VL_REDXOR_32((0x86010000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_8((0x86U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & (VL_REDXOR_32((0xc020000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_4((0xcU & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0 
        = (1U & VL_REDXOR_8((0x58U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0 
        = (1U & (VL_REDXOR_32((0x90400000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                 ^ VL_REDXOR_8((0x90U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0 
        = (1U & VL_REDXOR_8((0xa0U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0 
        = (1U & VL_REDXOR_8((0x60U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                  >> 0x1dU) ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 5U)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)));
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tvalid 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tvalid 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_out 
        = vlSelf->m_axis_dllp2tlp_tvalid;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tdata 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tdata 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_pipe 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_out 
        = vlSelf->m_axis_dllp2tlp_tdata;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tkeep 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tkeep 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_pipe 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_out 
        = vlSelf->m_axis_dllp2tlp_tkeep;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tlast 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tlast 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_pipe 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_out 
        = vlSelf->m_axis_dllp2tlp_tlast;
    vlSelf->dllp_receive__DOT__m_axis_dllp2tlp_tuser 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tuser 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_pipe 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_out 
        = vlSelf->m_axis_dllp2tlp_tuser;
    vlSelf->dllp_receive__DOT__update_fc_o = vlSelf->update_fc_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__update_fc_o 
        = vlSelf->update_fc_o;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tuser 
        = vlSelf->m_axis_dllp2phy_tuser;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tuser 
        = vlSelf->m_axis_dllp2phy_tuser;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser 
        = vlSelf->m_axis_dllp2phy_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__fc2_values_stored_o 
        = vlSelf->fc2_values_stored_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc2_values_stored_o 
        = vlSelf->fc2_values_stored_o;
    vlSelf->dllp_receive__DOT__fc1_values_stored_o 
        = vlSelf->fc1_values_stored_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__fc1_values_stored_o 
        = vlSelf->fc1_values_stored_o;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tkeep 
        = vlSelf->m_axis_dllp2phy_tkeep;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tkeep 
        = vlSelf->m_axis_dllp2phy_tkeep;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep 
        = vlSelf->m_axis_dllp2phy_tkeep;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0U;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tlast 
        = vlSelf->m_axis_dllp2phy_tlast;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tlast 
        = vlSelf->m_axis_dllp2phy_tlast;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast 
        = vlSelf->m_axis_dllp2phy_tlast;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 0U;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_flow_control_i 
        = vlSelf->dllp_receive__DOT__start_flow_control;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__start_flow_control_o 
        = vlSelf->dllp_receive__DOT__start_flow_control;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg;
    vlSelf->dllp_receive__DOT__tx_fc_cplh_o = vlSelf->tx_fc_cplh_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o 
        = vlSelf->tx_fc_cplh_o;
    vlSelf->dllp_receive__DOT__tx_fc_ph_o = vlSelf->tx_fc_ph_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_ph_o 
        = vlSelf->tx_fc_ph_o;
    vlSelf->dllp_receive__DOT__tx_fc_pd_o = vlSelf->tx_fc_pd_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_pd_o 
        = vlSelf->tx_fc_pd_o;
    vlSelf->dllp_receive__DOT__tx_fc_nph_o = vlSelf->tx_fc_nph_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_nph_o 
        = vlSelf->tx_fc_nph_o;
    vlSelf->dllp_receive__DOT__tx_fc_npd_o = vlSelf->tx_fc_npd_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_npd_o 
        = vlSelf->tx_fc_npd_o;
    vlSelf->dllp_receive__DOT__tx_fc_cpld_o = vlSelf->tx_fc_cpld_o;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o 
        = vlSelf->tx_fc_cpld_o;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tvalid 
        = vlSelf->m_axis_dllp2phy_tvalid;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tvalid 
        = vlSelf->m_axis_dllp2phy_tvalid;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid 
        = vlSelf->m_axis_dllp2phy_tvalid;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_axis_tvalid = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__tlp_axis_tready = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp_axis_tready = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready = 0U;
    if ((0U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
        if (vlSelf->s_axis_tvalid) {
            if ((1U & (~ ((IData)(vlSelf->s_axis_tuser) 
                          >> 1U)))) {
                if ((1U & (IData)(vlSelf->s_axis_tuser))) {
                    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid 
                        = vlSelf->s_axis_tvalid;
                }
            }
            if ((2U & (IData)(vlSelf->s_axis_tuser))) {
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid 
                    = vlSelf->s_axis_tvalid;
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                    = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state = 3U;
            } else if ((1U & (IData)(vlSelf->s_axis_tuser))) {
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state = 2U;
            }
        }
    } else {
        if ((3U != (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
            if ((2U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid 
                    = vlSelf->s_axis_tvalid;
            }
        }
        if ((3U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid 
                = vlSelf->s_axis_tvalid;
            vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready;
            if ((((IData)(vlSelf->s_axis_tvalid) & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready)) 
                 & (IData)(vlSelf->s_axis_tlast))) {
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state = 0U;
            }
        } else if ((2U == (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready 
                = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready;
            if ((((IData)(vlSelf->s_axis_tvalid) & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready)) 
                 & (IData)(vlSelf->s_axis_tlast))) {
                vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__next_state = 0U;
            }
        }
    }
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid)))) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg)));
    __Vtableidx1 = (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_valid) 
                     << 4U) | (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx1];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid)))) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__start_flow_control_ack_i 
        = vlSelf->dllp_receive__DOT__start_flow_control_ack;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_flow_control_ack_o 
        = vlSelf->dllp_receive__DOT__start_flow_control_ack;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    __Vtableidx2 = (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_valid) 
                     << 4U) | (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx2];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx2];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx2];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx2];
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx2];
    vlSelf->seq_num_acknack_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_acknack_o;
    vlSelf->seq_num_vld_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_vld_o;
    vlSelf->seq_num_o = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__seq_num_o;
    if ((0U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (vlSelf->phy_link_up_i) {
            vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = 1U;
        }
    } else if ((1U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready = 1U;
    }
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tready 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready)));
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__tlp_axis_tvalid = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                              >> 1U)))) {
                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__fc_start_c = 1U;
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast = 1U;
                    }
                }
            }
        }
    }
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready 
        = (1U & ((~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full)) 
                 | (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__tlp_nullified_i 
        = vlSelf->dllp_receive__DOT__tlp_nullified;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_o 
        = vlSelf->dllp_receive__DOT__tlp_nullified;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_c = 0U;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state;
    vlSelf->dllp_receive__DOT__m_axis_dllp2phy_tdata 
        = vlSelf->m_axis_dllp2phy_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__m_axis_tdata 
        = vlSelf->m_axis_dllp2phy_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
        = vlSelf->m_axis_dllp2phy_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__nph_credits_consumed_i 
        = vlSelf->dllp_receive__DOT__nph_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_o 
        = vlSelf->dllp_receive__DOT__nph_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__npd_credits_consumed_i 
        = vlSelf->dllp_receive__DOT__npd_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_o 
        = vlSelf->dllp_receive__DOT__npd_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__ph_credits_consumed_i 
        = vlSelf->dllp_receive__DOT__ph_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_o 
        = vlSelf->dllp_receive__DOT__ph_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__pd_credits_consumed_i 
        = vlSelf->dllp_receive__DOT__pd_credits_consumed;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_o 
        = vlSelf->dllp_receive__DOT__pd_credits_consumed;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((8U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
                    }
                }
            }
        } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
        } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
        } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid = 1U;
        }
    }
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early 
        = (1U & ((~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                     | ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg) 
                        & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid)))) 
                 | (IData)(vlSelf->m_axis_dllp2phy_tready)));
    __Vtableidx4 = (((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->m_axis_dllp2phy_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx4];
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx4];
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx4];
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx4];
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx4];
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i 
        = vlSelf->dllp_receive__DOT__next_transmit_seq;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o 
        = vlSelf->dllp_receive__DOT__next_transmit_seq;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata = 0U;
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    __Vtableidx3 = (((IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid) 
                     << 4U) | (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tready) 
                                << 3U) | (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg) 
                                           << 2U) | 
                                          (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg) 
                                            << 1U) 
                                           | (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg)))));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h18b094e1_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next 
        = Vtop__ConstPool__TABLE_h16f08759_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output 
        = Vtop__ConstPool__TABLE_hef51093e_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp 
        = Vtop__ConstPool__TABLE_h4c120632_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output 
        = Vtop__ConstPool__TABLE_h31c4cd05_0[__Vtableidx3];
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__data 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__skid_s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_state 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_r;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x6000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1bU) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x13U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_hc7013ba1__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 1U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    __VdfgTmp_h5fca9194__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 2U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xbU) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 
        = (1U & (VL_REDXOR_4((0xdU & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_hc1a425bc__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 1U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (~ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 2U) ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                >> 3U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 
        = (1U & (~ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 1U) ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                >> 2U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    __VdfgTmp_hc04b377b__0 = (1U & (VL_REDXOR_8((0x1dU 
                                                 & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (~ (1U & (VL_REDXOR_8((0x27U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 3U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg;
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1cU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1aU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1dU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x14U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_hc99894be__0 = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                                     >> 3U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0)));
    __VdfgTmp_h0d93cedf__0 = (1U & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h080ca314__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x12U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x15U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_hda2f55b4__0 = (1U & ((VL_REDXOR_32((0x36000002U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ VL_REDXOR_4(
                                                   (6U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0)));
    __VdfgTmp_he9c4c42a__0 = (1U & ((VL_REDXOR_32((0x31000100U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h68cca169__0)));
    __VdfgTmp_h419e87ae__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0) 
                                      ^ VL_REDXOR_32(
                                                     (0x88000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (6U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0)));
    __VdfgTmp_h1273c8b2__0 = (1U & (VL_REDXOR_32((0x88000800U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h3f5a3024__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xcU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xaU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xdU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0));
    __VdfgTmp_h467af243__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0) 
                                      ^ VL_REDXOR_32(
                                                     (0x50000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (5U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((VL_REDXOR_32((0x59040000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg) 
                 ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h89f06a7e__0)));
    __VdfgTmp_hff70e0df__0 = (1U & (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x4100U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h56d71d12__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hd7aa8e56__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xa0000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (0xdU 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 4U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_hb8958e8a__0 = (1U & ((VL_REDXOR_32((0x77000010U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ VL_REDXOR_8(
                                                   (0x17U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    __VdfgTmp_h141850e2__0 = (1U & ((VL_REDXOR_32((0x62000200U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 1U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((VL_REDXOR_32((0x64100000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 2U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h69fa2300__0)));
    __VdfgTmp_h758892bc__0 = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                                     >> 0xdU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r 
                  >> 0x17U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h7a381cb3__0)));
    __VdfgTmp_h8ee7cf02__0 = (1U & ((VL_REDXOR_32((0xdc000040U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ VL_REDXOR_8(
                                                   (0x1cU 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h89f1dcee__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xc0000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_2(
                                                   (3U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 5U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 2U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((VL_REDXOR_32((0xc8200000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 3U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((8U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
            if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 3U;
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c = 0U;
                        }
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                    }
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_c = 1U;
                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__start_flow_control)))) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 0U;
                        }
                    } else if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_c = 1U;
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 9U;
                    }
                }
            }
        } else {
            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0xfU;
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 8U;
                        }
                        vlSelf->__Vfunc_send_fc_init__11__datafc 
                            = (0xfffU & ((IData)(0x200U) 
                                         + (IData)(vlSelf->dllp_receive__DOT__pd_credits_consumed)));
                        vlSelf->__Vfunc_send_fc_init__11__hdrfc 
                            = vlSelf->dllp_receive__DOT__ph_credits_consumed;
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet = 0ULL;
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet 
                            = ((0xffffffffc000ULL & vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet) 
                               | (IData)((IData)((0xa0U 
                                                  | (0x3f00U 
                                                     & ((IData)(vlSelf->__Vfunc_send_fc_init__11__hdrfc) 
                                                        << 6U))))));
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet 
                            = ((0xffffff3fffffULL & vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((3U 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__11__hdrfc)))) 
                                  << 0x16U));
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet 
                            = ((0xfffffff0ffffULL & vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xfU 
                                                   & ((IData)(vlSelf->__Vfunc_send_fc_init__11__datafc) 
                                                      >> 8U)))) 
                                  << 0x10U));
                        vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet 
                            = ((0xffff00ffffffULL & vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xffU 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__11__datafc)))) 
                                  << 0x18U));
                        vlSelf->__Vfunc_send_fc_init__11__Vfuncout 
                            = vlSelf->__Vfunc_send_fc_init__11__unnamedblk1__DOT__dll_packet;
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = (IData)(vlSelf->__Vfunc_send_fc_init__11__Vfuncout);
                    } else {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 3U;
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 7U;
                        }
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                    }
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                    }
                } else {
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0xfU;
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 6U;
                        }
                        vlSelf->__Vfunc_send_fc_init__12__datafc 
                            = (0xfffU & ((IData)(0x80U) 
                                         + (IData)(vlSelf->dllp_receive__DOT__npd_credits_consumed)));
                        vlSelf->__Vfunc_send_fc_init__12__hdrfc 
                            = vlSelf->dllp_receive__DOT__nph_credits_consumed;
                        vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet = 0ULL;
                        vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet 
                            = ((0xffffffffc000ULL & vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet) 
                               | (IData)((IData)((0x90U 
                                                  | (0x3f00U 
                                                     & ((IData)(vlSelf->__Vfunc_send_fc_init__12__hdrfc) 
                                                        << 6U))))));
                        vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet 
                            = ((0xffffff3fffffULL & vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((3U 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__12__hdrfc)))) 
                                  << 0x16U));
                        vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet 
                            = ((0xfffffff0ffffULL & vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xfU 
                                                   & ((IData)(vlSelf->__Vfunc_send_fc_init__12__datafc) 
                                                      >> 8U)))) 
                                  << 0x10U));
                        vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet 
                            = ((0xffff00ffffffULL & vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet) 
                               | ((QData)((IData)((0xffU 
                                                   & (IData)(vlSelf->__Vfunc_send_fc_init__12__datafc)))) 
                                  << 0x18U));
                        vlSelf->__Vfunc_send_fc_init__12__Vfuncout 
                            = vlSelf->__Vfunc_send_fc_init__12__unnamedblk1__DOT__dll_packet;
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = (IData)(vlSelf->__Vfunc_send_fc_init__12__Vfuncout);
                    } else {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 3U;
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 5U;
                        }
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                    }
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                    }
                }
            } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0xfU;
                    if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 4U;
                    }
                    vlSelf->__Vfunc_send_fc_init__13__datafc 
                        = (0xfffU & ((IData)(0x200U) 
                                     + (IData)(vlSelf->dllp_receive__DOT__pd_credits_consumed)));
                    vlSelf->__Vfunc_send_fc_init__13__hdrfc 
                        = vlSelf->dllp_receive__DOT__ph_credits_consumed;
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet = 0ULL;
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet 
                        = ((0xffffffffc000ULL & vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet) 
                           | (IData)((IData)((0x80U 
                                              | (0x3f00U 
                                                 & ((IData)(vlSelf->__Vfunc_send_fc_init__13__hdrfc) 
                                                    << 6U))))));
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet 
                        = ((0xffffff3fffffULL & vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((3U & (IData)(vlSelf->__Vfunc_send_fc_init__13__hdrfc)))) 
                              << 0x16U));
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet 
                        = ((0xfffffff0ffffULL & vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((0xfU 
                                               & ((IData)(vlSelf->__Vfunc_send_fc_init__13__datafc) 
                                                  >> 8U)))) 
                              << 0x10U));
                    vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet 
                        = ((0xffff00ffffffULL & vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet) 
                           | ((QData)((IData)((0xffU 
                                               & (IData)(vlSelf->__Vfunc_send_fc_init__13__datafc)))) 
                              << 0x18U));
                    vlSelf->__Vfunc_send_fc_init__13__Vfuncout 
                        = vlSelf->__Vfunc_send_fc_init__13__unnamedblk1__DOT__dll_packet;
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                        = (IData)(vlSelf->__Vfunc_send_fc_init__13__Vfuncout);
                } else {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 3U;
                    if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 3U;
                        if (vlSelf->dllp_receive__DOT__tlp_nullified) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 9U;
                        }
                    }
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_reversed;
                }
                if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast = 1U;
                }
            } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep = 0xfU;
                if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 2U;
                }
                vlSelf->__Vfunc_set_ack_nack__14__seq_num 
                    = (0xfffU & (IData)(vlSelf->dllp_receive__DOT__next_transmit_seq));
                vlSelf->__Vfunc_set_ack_nack__14__dllp_type 
                    = ((IData)(vlSelf->dllp_receive__DOT__tlp_nullified)
                        ? 0x10U : 0U);
                vlSelf->__Vfunc_set_ack_nack__14__temp_dllp = 0ULL;
                vlSelf->__Vfunc_set_ack_nack__14__temp_dllp 
                    = ((0xffffffffff00ULL & vlSelf->__Vfunc_set_ack_nack__14__temp_dllp) 
                       | (IData)((IData)(vlSelf->__Vfunc_set_ack_nack__14__dllp_type)));
                vlSelf->__Vfunc_set_ack_nack__14__temp_dllp 
                    = ((0xfffffff0ffffULL & vlSelf->__Vfunc_set_ack_nack__14__temp_dllp) 
                       | ((QData)((IData)((0xfU & ((IData)(vlSelf->__Vfunc_set_ack_nack__14__seq_num) 
                                                   >> 8U)))) 
                          << 0x10U));
                vlSelf->__Vfunc_set_ack_nack__14__temp_dllp 
                    = ((0xffffffULL & vlSelf->__Vfunc_set_ack_nack__14__temp_dllp) 
                       | ((QData)((IData)((0xffU & (IData)(vlSelf->__Vfunc_set_ack_nack__14__seq_num)))) 
                          << 0x18U));
                vlSelf->__Vfunc_set_ack_nack__14__Vfuncout 
                    = vlSelf->__Vfunc_set_ack_nack__14__temp_dllp;
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    = (IData)(vlSelf->__Vfunc_set_ack_nack__14__Vfuncout);
            } else if (vlSelf->dllp_receive__DOT__start_flow_control) {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 1U;
            } else if (((0x7d0U <= (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r)) 
                        & (2U == (IData)(vlSelf->link_status_i)))) {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__next_state = 3U;
            }
            if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c 
                            = ((0x7d0U <= (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r))
                                ? 0x7d0U : (0xffffU 
                                            & ((IData)(1U) 
                                               + (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r))));
                        if (vlSelf->dllp_receive__DOT__start_flow_control) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c = 0U;
                        } else if (((0x7d0U <= (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_r)) 
                                    & (2U == (IData)(vlSelf->link_status_i)))) {
                            vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__timer_c = 0U;
                        }
                    }
                }
                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state)))) {
                        if (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready) {
                            if (vlSelf->dllp_receive__DOT__tlp_nullified) {
                                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__start_ack_c = 1U;
                            }
                        }
                    }
                }
            }
        }
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__tlp_axis_tuser = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tvalid 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tvalid;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tready 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tready 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready;
        vlSelf->s_axis_tready = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tlast 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tlast 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__seq_num_acknack_o 
            = vlSelf->seq_num_acknack_o;
        vlSelf->dllp_receive__DOT__seq_num_vld_o = vlSelf->seq_num_vld_o;
        vlSelf->dllp_receive__DOT__seq_num_o = vlSelf->seq_num_o;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tdata 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__tlp_axis_tdata = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tdata 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tkeep 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_r;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tvalid;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdata 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__data 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tdata 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__tlp_axis_tlast = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__tlp_axis_tkeep = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tready 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready;
    } else {
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast 
            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__tlp_axis_tuser = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tuser 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser;
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tvalid 
            = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tvalid;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tready 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tready 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready;
        vlSelf->s_axis_tready = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__s_axis_tready;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tlast 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tlast 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__seq_num_acknack_o 
            = vlSelf->seq_num_acknack_o;
        vlSelf->dllp_receive__DOT__seq_num_vld_o = vlSelf->seq_num_vld_o;
        vlSelf->dllp_receive__DOT__seq_num_o = vlSelf->seq_num_o;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tdata 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__tlp_axis_tdata = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tdata 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tkeep 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_r;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0U;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tvalid;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdata 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__data 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pipeline_axis_tdata 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__tlp_axis_tlast = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tlast 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast;
        vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__tlp_axis_tkeep = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tkeep 
            = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep;
        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tready 
            = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready;
    }
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__data 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 0U));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 8U));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 0x10U));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data 
        = (0xffU & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                    >> 0x18U));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x90000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x28000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x50000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc0000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_32((0x280000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_16((0x2800U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_32((0x500000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_32((0x900000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_32((0xc00000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    __VdfgTmp_hefb4c41b__0 = (1U & VL_REDXOR_8((0x71U 
                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    __VdfgTmp_hd65de7fe__0 = (1U & (~ (1U & VL_REDXOR_8(
                                                        (0xaeU 
                                                         & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_16((0x5000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0 
        = (1U & VL_REDXOR_8((0x28U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_16((0x9000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_16((0xc000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & VL_REDXOR_8((0x38U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0 
        = (1U & VL_REDXOR_8((0x50U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0 
        = (1U & VL_REDXOR_8((0x90U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0 
        = (1U & VL_REDXOR_8((0xc0U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)));
    vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_axis_tdata = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata;
    __VdfgTmp_hcae67428__0 = (1U & (~ (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_hc1a425bc__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 
        = (1U & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                 ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 1U) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__skid_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                              >> 1U)))) {
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                        if (vlSelf->dllp_receive__DOT__start_flow_control_ack) {
                            if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_r)))) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c 
                                    = (0xffffU & ((IData)(1U) 
                                                  + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r)));
                            }
                        }
                    }
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state)))) {
                        if (((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
                              == vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r) 
                             & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r) 
                                == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r)))) {
                            if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c 
                                    = (0xffU & ((IData)(1U) 
                                                + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r)));
                            } else if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c 
                                    = (0xffU & ((IData)(1U) 
                                                + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r)));
                            }
                            if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r)))) {
                                if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r) {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c 
                                        = (0xfffU & 
                                           ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r) 
                                            + ((0U 
                                                == 
                                                (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                 >> 2U))
                                                ? 1U
                                                : (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                   >> 2U))));
                                }
                                if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r)))) {
                                    if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c 
                                            = (0xffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r)));
                                    } else if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c 
                                            = (0xffU 
                                               & ((IData)(1U) 
                                                  + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r)));
                                    }
                                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r)))) {
                                        if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r) {
                                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c 
                                                = (0xfffU 
                                                   & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r) 
                                                      + 
                                                      ((0U 
                                                        == 
                                                        (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                         >> 2U))
                                                        ? 1U
                                                        : 
                                                       (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                        >> 2U))));
                                        }
                                        if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r)))) {
                                            if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r) {
                                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c 
                                                    = 
                                                    (0xffU 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r)));
                                            } else if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r) {
                                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c 
                                                    = 
                                                    (0xffU 
                                                     & ((IData)(1U) 
                                                        + (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r)));
                                            }
                                            if ((1U 
                                                 & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r)))) {
                                                if (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r) {
                                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c 
                                                        = 
                                                        (0xfffU 
                                                         & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r) 
                                                            + 
                                                            ((0U 
                                                              == 
                                                              (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                               >> 2U))
                                                              ? 1U
                                                              : 
                                                             (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__word_count_r 
                                                              >> 2U))));
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                        if ((8U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                                    }
                                } else {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                                }
                            } else {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                            }
                        } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                                if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                                }
                            } else {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                            }
                        } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep))) {
                            if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                            }
                        } else if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep)))) {
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                        }
                        if ((1U & (~ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_reversed 
                                       == vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r) 
                                      & ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r) 
                                         == (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r)))))) {
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_nullified_c = 1U;
                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser = 0xfU;
                        }
                    }
                }
            }
            if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state) 
                          >> 2U)))) {
                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state))) {
                    if ((1U & (~ (IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__curr_state)))) {
                        if (((IData)(vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready) 
                             & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid))) {
                            if (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast) {
                                if ((8U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((4U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        if ((2U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                            if ((1U 
                                                 & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                                vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                                    = vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata;
                                            }
                                        }
                                    }
                                } else if ((4U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((2U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                            vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                                = (
                                                   (vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
                                                    << 8U) 
                                                   | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                                      >> 0x18U));
                                        }
                                    }
                                } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                        vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                            = ((vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
                                                << 0x10U) 
                                               | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                                  >> 0x10U));
                                    }
                                } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep))) {
                                    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c 
                                        = ((vlSelf->dllp_receive__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata 
                                            << 0x18U) 
                                           | (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata 
                                              >> 8U));
                                }
                            }
                        }
                    }
                }
            }
        }
    }
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x1cU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0x14U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 0xcU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0));
    __VdfgTmp_h3010533c__0 = (1U & ((VL_REDXOR_32((0xb8000080U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                        >> 3U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((VL_REDXOR_32((0xb2080000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                  ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                     >> 1U)) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hc70d1c7e__0)));
    __VdfgTmp_h53fcf43b__0 = (1U & ((IData)(__VdfgTmp_hb8958e8a__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                       ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                          >> 0xcU))));
    __VdfgTmp_hd70f70ee__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0)));
    __VdfgTmp_h7b08f780__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h3ac683ad__0 = ((IData)(__VdfgTmp_h12b4ae93__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hce49e470__0)))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (((((IData)(__VdfgTmp_he9c4c42a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_16((0x8600U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0 
        = (1U & ((((IData)(__VdfgTmp_h6b9421c1__0) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_16((0x9000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h58b270a2__0 = (1U & ((IData)(__VdfgTmp_h8ee7cf02__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                          >> 8U))));
    __VdfgTmp_hd2787689__0 = (1U & ((VL_REDXOR_32((0xee000020U 
                                                   & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                     ^ VL_REDXOR_4(
                                                   (0xeU 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                  >> 4U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hcd6cff89__0)));
    __VdfgTmp_h2e1f5dc0__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xc4000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_2(
                                                   (3U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0)));
    __VdfgTmp_hae38f5e6__0 = (1U & (VL_REDXOR_32((0xc4000400U 
                                                  & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r)) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hce49e470__0)));
    __VdfgTmp_hc014bcb5__0 = (1U & (((((((((IData)(__VdfgTmp_h467af243__0) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1700U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)));
    __VdfgTmp_h8e4afb8a__0 = (1U & (((((((IData)(__VdfgTmp_h89f1dcee__0) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0)));
    __VdfgTmp_h38d2c9b8__0 = (1U & ((IData)(__VdfgTmp_hda2f55b4__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 9U) 
                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)))))));
    __VdfgTmp_h720bf053__0 = (1U & ((IData)(__VdfgTmp_h0d93cedf__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 8U) 
                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h68cca169__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((IData)(__VdfgTmp_h79f651c1__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                        ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                            >> 0xaU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69fa2300__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((IData)(__VdfgTmp_h1273c8b2__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                        ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                           ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 9U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0))))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0xdU)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tkeep;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tuser;
    vlSelf->dllp_receive__DOT__s_axis_tready = vlSelf->s_axis_tready;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tdata;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tuser 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tlast;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__s_axis_tkeep;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x6000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 0x1bU) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 0x13U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_h2a7528f3__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                        >> 1U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    __VdfgTmp_he25e067e__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                        >> 2U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h3f454e02__0))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 0xbU) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0 
        = (1U & (VL_REDXOR_4((0xdU & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68c91218__0)));
    __VdfgTmp_h09587c8e__0 = (1U & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                    ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                        >> 1U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (~ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                     >> 2U) ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                >> 3U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0 
        = (1U & (~ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                     >> 1U) ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                >> 2U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h68cb8757__0)))));
    __VdfgTmp_h70b1b3d9__0 = (1U & (VL_REDXOR_8((0x1dU 
                                                 & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (~ (1U & (VL_REDXOR_8((0x27U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0 
        = (1U & ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                  >> 3U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdata 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__s_axis_tdata;
    __VdfgTmp_h945949b7__0 = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0))));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0 
        = (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_hc04b377b__0) 
                                                                  << 7U) 
                                                                 | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_hc7013ba1__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_h5fca9194__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_h9a2f40ae__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_hcae67428__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_hc1a425bc__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hd3ea2551__0))))))))))))))));
    __VdfgTmp_hf156fdcb__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0xae00U 
                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_he9eabe65__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x7100U 
                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 
        = dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_hc7013ba1__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_h5fca9194__0) 
                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x2700U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0xc00U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((IData)(__VdfgTmp_hcae67428__0) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_16((0xd00U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_hc04b377b__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_16((0x3800U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x300U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    __VdfgTmp_h37ad582b__0 = (1U & (((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_hd67b669f__0 = (1U & (((((IData)(__VdfgTmp_h3010533c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x4300U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_hf5ec4661__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_habd34d5d__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x600U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0)));
    __VdfgTmp_h9016d08a__0 = (1U & ((IData)(__VdfgTmp_h56d71d12__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                                ^ (
                                                   (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                    >> 0xbU) 
                                                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hc70d1c7e__0))))))));
    __VdfgTmp_hbcc88dd6__0 = (1U & ((((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hb290ee8c__0) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xb00U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h1bb41a3a__0 = ((IData)(__VdfgTmp_hc99894be__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h3f5a3024__0))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_16((0x1b00U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((IData)(__VdfgTmp_h758892bc__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
                        ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                            >> 0xbU) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & ((((IData)(__VdfgTmp_h141850e2__0) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                 ^ VL_REDXOR_16((0xc00U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h0a3f25e3__0 = (1U & (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x410000U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h041570a8__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_habd34d5d__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xf0000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (6U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h399b5030__0 = (1U & ((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_hb290ee8c__0) 
                                      ^ VL_REDXOR_32(
                                                     (0xf8000000U 
                                                      & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__crc_calculated_r))) 
                                     ^ VL_REDXOR_4(
                                                   (0xbU 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_h0a66071e__0 = (1U & ((((((IData)(__VdfgTmp_h2e1f5dc0__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x2d00U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((IData)(__VdfgTmp_hae38f5e6__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                        ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                           ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 8U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0))))))));
    __VdfgTmp_h2f5c2e9c__0 = (1U & ((IData)(__VdfgTmp_hc014bcb5__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                       ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                          >> 0x14U))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0 
        = (1U & ((IData)(__VdfgTmp_h3ac683ad__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                        ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                           ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 0x10U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0))))))));
    __VdfgTmp_h42bd1413__0 = ((IData)(__VdfgTmp_hd2787689__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0 
        = ((IData)(__VdfgTmp_ha148aceb__0) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h7a381cb3__0));
    __VdfgTmp_hca244c6c__0 = (1U & (~ (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_h09587c8e__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0 
        = (1U & (VL_REDXOR_4((6U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0 
        = (1U & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                 ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                     >> 1U) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_h93a27a88__0))));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0;
    __VdfgTmp_hc13b7cc1__0 = (1U & ((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hfb8fa7f1__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1d00U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h34cc595c__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_haa5edfbc__0 = (1U & ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 8U) 
                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0)))))));
    __VdfgTmp_h8f3966df__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(__VdfgTmp_hd3ea2551__0) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(__VdfgTmp_h9a2f40ae__0) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    __VdfgTmp_hdfceb1b9__0 = ((IData)(__VdfgTmp_h419e87ae__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_h1492c739__0 = ((IData)(__VdfgTmp_h3007a9ae__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_h24225b64__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xd00U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_hb6eaddc6__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h89f06a7e__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x15U)));
    __VdfgTmp_h3f585051__0 = (1U & (((((IData)(__VdfgTmp_h9016d08a__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x430000U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h10eb2f3b__0 = (1U & ((IData)(__VdfgTmp_h8e4afb8a__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 0x11U) 
                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_32((0x1b0000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0));
    __VdfgTmp_h4338c827__0 = (1U & ((((((((IData)(__VdfgTmp_h041570a8__0) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1c00U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h6e9b026a__0)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut 
        = (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(__VdfgTmp_ha148aceb__0) 
                                                        << 0x17U) 
                                                       | (((IData)(__VdfgTmp_h6b9421c1__0) 
                                                           << 0x16U) 
                                                          | (((IData)(__VdfgTmp_h758892bc__0) 
                                                              << 0x15U) 
                                                             | (((IData)(__VdfgTmp_h79f651c1__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(__VdfgTmp_h1273c8b2__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(__VdfgTmp_hae38f5e6__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(__VdfgTmp_h141850e2__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(__VdfgTmp_he9c4c42a__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(__VdfgTmp_h3010533c__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(__VdfgTmp_h8ee7cf02__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(__VdfgTmp_hd2787689__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(__VdfgTmp_hb8958e8a__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(__VdfgTmp_hc99894be__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(__VdfgTmp_h12b4ae93__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(__VdfgTmp_hda2f55b4__0) 
                                                                                << 9U) 
                                                                                | (((IData)(__VdfgTmp_h0d93cedf__0) 
                                                                                << 8U) 
                                                                                | (((IData)(__VdfgTmp_h56d71d12__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h041570a8__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_h399b5030__0) 
                                                                                << 5U) 
                                                                                | (((IData)(__VdfgTmp_h467af243__0) 
                                                                                << 4U) 
                                                                                | (((IData)(__VdfgTmp_h419e87ae__0) 
                                                                                << 3U) 
                                                                                | (((IData)(__VdfgTmp_h2e1f5dc0__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h89f1dcee__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_h3007a9ae__0))))))))))))))))))))))))))))))));
    __VdfgTmp_hbe09aa25__0 = (1U & (((((((((IData)(__VdfgTmp_h399b5030__0) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36e3e8cf__0)) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0xe00U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT____VdfgTmp_hcd6cff89__0)));
    __VdfgTmp_h7b2dae88__0 = (1U & ((((((IData)(__VdfgTmp_hd70f70ee__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x2d0000U 
                                                    & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h5ad10428__0 = (1U & (((((((IData)(__VdfgTmp_h7b08f780__0) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x60000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0 
        = (1U & ((IData)(__VdfgTmp_h53fcf43b__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                        ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                            >> 0x12U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0 
        = (1U & ((((IData)(__VdfgTmp_h38d2c9b8__0) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                 ^ VL_REDXOR_32((0xc0000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0 
        = (1U & ((((IData)(__VdfgTmp_h58b270a2__0) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_32((0x900000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h0202939f__0 = ((IData)(__VdfgTmp_h0a66071e__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0)))));
    __VdfgTmp_hbf93f755__0 = (1U & ((((((((IData)(__VdfgTmp_h37ad582b__0) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x1c0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_he5dee75f__0 = (1U & (((((((((IData)(__VdfgTmp_hbcc88dd6__0) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0xe0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hcd6cff89__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0 
        = (1U & ((IData)(__VdfgTmp_h42bd1413__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                        ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                            >> 0x13U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0 
        = (1U & ((IData)(__VdfgTmp_h1bb41a3a__0) ^ 
                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                  ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                     ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                        ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                           ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                               >> 0x11U) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0))))))));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0 
        = (1U & (((((IData)(__VdfgTmp_h720bf053__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                 ^ VL_REDXOR_32((0x860000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    __VdfgTmp_h3d90c4bc__0 = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0))));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0 
        = (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_h70b1b3d9__0) 
                                                                  << 7U) 
                                                                 | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_h2a7528f3__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_he25e067e__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_hd65de7fe__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_hca244c6c__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h09587c8e__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hefb4c41b__0))))))))))))))));
    __VdfgTmp_h94ccd1cc__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0xae00U 
                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    __VdfgTmp_hc52561df__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_16(
                                                   (0x7100U 
                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0 
        = dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0;
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_h2a7528f3__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x600U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_he25e067e__0) 
                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x2700U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT____VdfgTmp_hee0b7305__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0xc00U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((IData)(__VdfgTmp_hca244c6c__0) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_16((0xd00U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_h70b1b3d9__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_16((0x3800U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36e29791__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_16((0x300U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_h8f3966df__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_h2e270ab5__0 = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0))));
    __VdfgTmp_hede8a395__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x710000U 
                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_hc13b7cc1__0) 
                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x270000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1 
        = (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_hfb8fa7f1__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_h945949b7__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_h34cc595c__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_hc13b7cc1__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_hf156fdcb__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_haa5edfbc__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h8f3966df__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_he9eabe65__0))))))))))))))));
    __VdfgTmp_hc0f3c207__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0xae0000U 
                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_h34cc595c__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_hfb8fa7f1__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_32((0x380000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(__VdfgTmp_h945949b7__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0xc0000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((((IData)(__VdfgTmp_haa5edfbc__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_32((0xd0000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x30000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    __VdfgTmp_h324d0c1a__0 = ((IData)(__VdfgTmp_hdfceb1b9__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0))));
    __VdfgTmp_h01de2588__0 = (1U & ((IData)(__VdfgTmp_h1492c739__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 0x10U) 
                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h68cca169__0)))))));
    __VdfgTmp_hf3b4a42b__0 = (1U & ((IData)(__VdfgTmp_h24225b64__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                             ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
                                                ^ (
                                                   (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                    >> 0x13U) 
                                                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hc70d1c7e__0))))))));
    __VdfgTmp_h04d1e5fa__0 = (1U & (((((((((IData)(__VdfgTmp_hb6eaddc6__0) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0)) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x170000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69fa2300__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0 
        = ((IData)(__VdfgTmp_hd67b669f__0) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0));
    __VdfgTmp_h79aa000f__0 = ((IData)(__VdfgTmp_hf5ec4661__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_hc5b414ad__0 = ((IData)(__VdfgTmp_hff70e0df__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h080ca314__0));
    __VdfgTmp_h04fdaa9d__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_h831b0c6a__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hce49e470__0)));
    __VdfgTmp_h3db0eab4__0 = (1U & ((((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hb290ee8c__0) 
                                          ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0xb0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0)));
    __VdfgTmp_hd85f5781__0 = (1U & ((IData)(__VdfgTmp_h4338c827__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                       ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                          >> 0x10U))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out8 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut 
        = (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(__VdfgTmp_hd67b669f__0) 
                                                        << 0x17U) 
                                                       | (((IData)(__VdfgTmp_h58b270a2__0) 
                                                           << 0x16U) 
                                                          | (((IData)(__VdfgTmp_h42bd1413__0) 
                                                              << 0x15U) 
                                                             | (((IData)(__VdfgTmp_h53fcf43b__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(__VdfgTmp_h1bb41a3a__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(__VdfgTmp_h3ac683ad__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(__VdfgTmp_h38d2c9b8__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(__VdfgTmp_h720bf053__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(__VdfgTmp_h9016d08a__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(__VdfgTmp_h4338c827__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(__VdfgTmp_hbe09aa25__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(__VdfgTmp_hc014bcb5__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(__VdfgTmp_hdfceb1b9__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(__VdfgTmp_h0a66071e__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(__VdfgTmp_h8e4afb8a__0) 
                                                                                << 9U) 
                                                                                | (((IData)(__VdfgTmp_h1492c739__0) 
                                                                                << 8U) 
                                                                                | (((IData)(__VdfgTmp_h24225b64__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h37ad582b__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_hbcc88dd6__0) 
                                                                                << 5U) 
                                                                                | (((IData)(__VdfgTmp_hb6eaddc6__0) 
                                                                                << 4U) 
                                                                                | (((IData)(__VdfgTmp_hf5ec4661__0) 
                                                                                << 3U) 
                                                                                | (((IData)(__VdfgTmp_hd70f70ee__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h7b08f780__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hff70e0df__0))))))))))))))))))))))))))))))));
    __VdfgTmp_h2b298b20__0 = ((IData)(__VdfgTmp_hbe09aa25__0) 
                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h7a381cb3__0));
    __VdfgTmp_h0266007d__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0xd0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h69f4b0d5__0)));
    __VdfgTmp_hfb946cc3__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_hd7aa8e56__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x50000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h89f06a7e__0)));
    __VdfgTmp_h78f65440__0 = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36ab39a5__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x60000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h3f5a3024__0)));
    __VdfgTmp_h281d997a__0 = (1U & (((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_habd34d5d__0) 
                                         ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36aeeaf9__0)) 
                                        ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d2dbb4__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36d69a53__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h36dae92e__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x60000U 
                                                     & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT____VdfgTmp_h22b5d282__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0 
        = (1U & ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                 ^ (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                    >> 0x1dU)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0 
        = ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
           ^ ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)));
    dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0 
        = (1U & (((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                 ^ VL_REDXOR_32((0x1b000000U & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0;
    __VdfgTmp_h5dddacc2__0 = (1U & ((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x500U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_had40f04a__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x1d00U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h6e9b026a__0)));
    __VdfgTmp_he1ac5179__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hee1299ab__0 = (1U & ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                 >> 8U) 
                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_hee0b7305__0)))))));
    __VdfgTmp_he821188c__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_16(
                                                    (0x300U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(__VdfgTmp_hefb4c41b__0) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(__VdfgTmp_hd65de7fe__0) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT____VdfgTmp_h03f6d13a__0));
    __VdfgTmp_hb763f371__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_h68eae6d5__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_hc1662362__0 = (1U & ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                 >> 0x10U) 
                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0)))))));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1;
    __VdfgTmp_hea42a4df__0 = (1U & ((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x50000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_h7c0c7f2f__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x1d0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(__VdfgTmp_hf156fdcb__0) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(__VdfgTmp_he9eabe65__0) ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out16 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut 
        = (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
            << 0x1fU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                          << 0x1eU) | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                        << 0x1dU) | 
                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                         << 0x1cU) 
                                        | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1bU) 
                                           | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                               << 0x1aU) 
                                              | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                  << 0x19U) 
                                                 | (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                     << 0x18U) 
                                                    | (((IData)(__VdfgTmp_h3f585051__0) 
                                                        << 0x17U) 
                                                       | (((IData)(__VdfgTmp_hd85f5781__0) 
                                                           << 0x16U) 
                                                          | (((IData)(__VdfgTmp_h2b298b20__0) 
                                                              << 0x15U) 
                                                             | (((IData)(__VdfgTmp_h2f5c2e9c__0) 
                                                                 << 0x14U) 
                                                                | (((IData)(__VdfgTmp_h324d0c1a__0) 
                                                                    << 0x13U) 
                                                                   | (((IData)(__VdfgTmp_h0202939f__0) 
                                                                       << 0x12U) 
                                                                      | (((IData)(__VdfgTmp_h10eb2f3b__0) 
                                                                          << 0x11U) 
                                                                         | (((IData)(__VdfgTmp_h01de2588__0) 
                                                                             << 0x10U) 
                                                                            | (((IData)(__VdfgTmp_hf3b4a42b__0) 
                                                                                << 0xfU) 
                                                                               | (((IData)(__VdfgTmp_hbf93f755__0) 
                                                                                << 0xeU) 
                                                                                | (((IData)(__VdfgTmp_he5dee75f__0) 
                                                                                << 0xdU) 
                                                                                | (((IData)(__VdfgTmp_h04d1e5fa__0) 
                                                                                << 0xcU) 
                                                                                | (((IData)(__VdfgTmp_h79aa000f__0) 
                                                                                << 0xbU) 
                                                                                | (((IData)(__VdfgTmp_h7b2dae88__0) 
                                                                                << 0xaU) 
                                                                                | (((IData)(__VdfgTmp_h5ad10428__0) 
                                                                                << 9U) 
                                                                                | (((IData)(__VdfgTmp_hc5b414ad__0) 
                                                                                << 8U) 
                                                                                | (((IData)(__VdfgTmp_h0266007d__0) 
                                                                                << 7U) 
                                                                                | (((IData)(__VdfgTmp_h281d997a__0) 
                                                                                << 6U) 
                                                                                | (((IData)(__VdfgTmp_h3db0eab4__0) 
                                                                                << 5U) 
                                                                                | (((IData)(__VdfgTmp_hfb946cc3__0) 
                                                                                << 4U) 
                                                                                | (((IData)(__VdfgTmp_h78f65440__0) 
                                                                                << 3U) 
                                                                                | (((IData)(__VdfgTmp_h831b0c6a__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h04fdaa9d__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_h0a3f25e3__0))))))))))))))))))))))))))))))));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut 
        = ((((IData)(__VdfgTmp_h3f585051__0) ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0)) 
            << 0x1fU) | ((0x40000000U & (((((IData)(__VdfgTmp_hd85f5781__0) 
                                            ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                           ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                          ^ VL_REDXOR_32(
                                                         (0x90000000U 
                                                          & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                         << 0x1eU)) 
                         | ((0x20000000U & (((IData)(__VdfgTmp_h2b298b20__0) 
                                             << 0x1dU) 
                                            ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                << 0x1dU) 
                                               ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                   << 0x1dU) 
                                                  ^ 
                                                  (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                    << 0x1dU) 
                                                   ^ 
                                                   ((0xe0000000U 
                                                     & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                        << 2U)) 
                                                    ^ 
                                                    ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0) 
                                                     << 0x1dU))))))) 
                            | ((0x10000000U & (((IData)(__VdfgTmp_h2f5c2e9c__0) 
                                                << 0x1cU) 
                                               ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                                   << 0x1cU) 
                                                  ^ 
                                                  (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                    << 0x1cU) 
                                                   ^ 
                                                   (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                     << 0x1cU) 
                                                    ^ 
                                                    ((0xf0000000U 
                                                      & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                         << 2U)) 
                                                     ^ 
                                                     ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0) 
                                                      << 0x1cU))))))) 
                               | ((0x8000000U & (((IData)(__VdfgTmp_h324d0c1a__0) 
                                                  << 0x1bU) 
                                                 ^ 
                                                 (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                   << 0x1bU) 
                                                  ^ 
                                                  (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                    << 0x1bU) 
                                                   ^ 
                                                   (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                     << 0x1bU) 
                                                    ^ 
                                                    (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                      << 0x1bU) 
                                                     ^ 
                                                     ((0xf8000000U 
                                                       & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                          << 2U)) 
                                                      ^ 
                                                      ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0) 
                                                       << 0x1bU)))))))) 
                                  | ((0x4000000U & 
                                      (((IData)(__VdfgTmp_h0202939f__0) 
                                        << 0x1aU) ^ 
                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                         << 0x1aU) 
                                        ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                            << 0x1aU) 
                                           ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                               << 0x1aU) 
                                              ^ (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                  << 0x1aU) 
                                                 ^ 
                                                 ((0xfc000000U 
                                                   & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                      << 2U)) 
                                                  ^ 
                                                  ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0) 
                                                   << 0x1aU)))))))) 
                                     | ((0x2000000U 
                                         & (((((IData)(__VdfgTmp_h10eb2f3b__0) 
                                               ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                             ^ VL_REDXOR_32(
                                                            (0xc000000U 
                                                             & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                            << 0x19U)) 
                                        | ((0x1000000U 
                                            & ((((((IData)(__VdfgTmp_h01de2588__0) 
                                                   ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                 ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x86000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                               << 0x18U)) 
                                           | ((0x800000U 
                                               & ((((((IData)(__VdfgTmp_hf3b4a42b__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                   ^ 
                                                   VL_REDXOR_32(
                                                                (0x43000000U 
                                                                 & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                  << 0x17U)) 
                                              | ((0x400000U 
                                                  & (((IData)(__VdfgTmp_hbf93f755__0) 
                                                      << 0x16U) 
                                                     ^ 
                                                     (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                       << 0x16U) 
                                                      ^ 
                                                      (0x3fc00000U 
                                                       & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                          >> 2U))))) 
                                                 | ((((IData)(__VdfgTmp_he5dee75f__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h7a381cb3__0)) 
                                                     << 0x15U) 
                                                    | ((0x100000U 
                                                        & (((IData)(__VdfgTmp_h04d1e5fa__0) 
                                                            << 0x14U) 
                                                           ^ 
                                                           (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                             << 0x14U) 
                                                            ^ 
                                                            (0xf00000U 
                                                             & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                >> 8U))))) 
                                                       | ((((IData)(__VdfgTmp_h79aa000f__0) 
                                                            ^ 
                                                            ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                             ^ 
                                                             ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0)))) 
                                                           << 0x13U) 
                                                          | ((((IData)(__VdfgTmp_h7b2dae88__0) 
                                                               ^ 
                                                               ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0) 
                                                                ^ 
                                                                ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                                 ^ 
                                                                 ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                                  ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0))))) 
                                                              << 0x12U) 
                                                             | ((0x20000U 
                                                                 & (((IData)(__VdfgTmp_h5ad10428__0) 
                                                                     << 0x11U) 
                                                                    ^ 
                                                                    (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0) 
                                                                      << 0x11U) 
                                                                     ^ 
                                                                     (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                       << 0x11U) 
                                                                      ^ 
                                                                      (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0) 
                                                                        << 0x11U) 
                                                                       ^ 
                                                                       ((0xfe0000U 
                                                                         & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                            >> 8U)) 
                                                                        ^ 
                                                                        ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0) 
                                                                         << 0x11U))))))) 
                                                                | ((0x10000U 
                                                                    & (((IData)(__VdfgTmp_hc5b414ad__0) 
                                                                        << 0x10U) 
                                                                       ^ 
                                                                       (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                                         << 0x10U) 
                                                                        ^ 
                                                                        (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                                          << 0x10U) 
                                                                         ^ 
                                                                         (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                           << 0x10U) 
                                                                          ^ 
                                                                          ((0xff0000U 
                                                                            & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                               >> 8U)) 
                                                                           ^ 
                                                                           ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0) 
                                                                            << 0x10U))))))) 
                                                                   | ((0x8000U 
                                                                       & (((IData)(__VdfgTmp_h0266007d__0) 
                                                                           << 0xfU) 
                                                                          ^ 
                                                                          (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0) 
                                                                            << 0xfU) 
                                                                           ^ 
                                                                           (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0) 
                                                                             << 0xfU) 
                                                                            ^ 
                                                                            (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0) 
                                                                              << 0xfU) 
                                                                             ^ 
                                                                             (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0) 
                                                                               << 0xfU) 
                                                                              ^ 
                                                                              ((0xf8000U 
                                                                                & (vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                                >> 0xcU)) 
                                                                               ^ 
                                                                               ((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hc70d1c7e__0) 
                                                                                << 0xfU)))))))) 
                                                                      | ((0x4000U 
                                                                          & (((((((((IData)(__VdfgTmp_h281d997a__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                               ^ 
                                                                               VL_REDXOR_32(
                                                                                (0x1c000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                              ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                                             << 0xeU)) 
                                                                         | ((0x2000U 
                                                                             & ((((((((((IData)(__VdfgTmp_h3db0eab4__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xe000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hcd6cff89__0)) 
                                                                                << 0xdU)) 
                                                                            | ((0x1000U 
                                                                                & ((((((((((IData)(__VdfgTmp_hfb946cc3__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x17000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69fa2300__0)) 
                                                                                << 0xcU)) 
                                                                               | ((((IData)(__VdfgTmp_h78f65440__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0)) 
                                                                                << 0xbU) 
                                                                                | ((0x400U 
                                                                                & (((((((IData)(__VdfgTmp_h831b0c6a__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x2d000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                << 0xaU)) 
                                                                                | ((0x200U 
                                                                                & ((((((((IData)(__VdfgTmp_h04fdaa9d__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36e3e8cf__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h68cca169__0)) 
                                                                                << 9U)) 
                                                                                | ((((IData)(__VdfgTmp_h0a3f25e3__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h080ca314__0)) 
                                                                                << 8U) 
                                                                                | ((0x80U 
                                                                                & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xd000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h69f4b0d5__0)) 
                                                                                << 7U)) 
                                                                                | ((0x40U 
                                                                                & ((((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0)) 
                                                                                << 6U)) 
                                                                                | ((0x20U 
                                                                                & (((((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d2dbb4__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0xb000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h22b5d282__0)) 
                                                                                << 5U)) 
                                                                                | ((0x10U 
                                                                                & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hd7aa8e56__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36aeeaf9__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h89f06a7e__0)) 
                                                                                << 4U)) 
                                                                                | ((8U 
                                                                                & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_habd34d5d__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36ab39a5__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x6000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h3f5a3024__0)) 
                                                                                << 3U)) 
                                                                                | ((4U 
                                                                                & (((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36a6eb30__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hce49e470__0)) 
                                                                                << 2U)) 
                                                                                | ((2U 
                                                                                & ((((((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_hb290ee8c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36dae92e__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                                                << 1U)) 
                                                                                | (1U 
                                                                                & (((IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36fe385a__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT____VdfgTmp_h36d69a53__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x41000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)))))))))))))))))))))))))))))))))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0 
        = (1U & (((((((IData)(__VdfgTmp_he821188c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_h38cc645b__0 = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                              ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                 ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0))));
    __VdfgTmp_h698c2d56__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0x710000U 
                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0 
        = (1U & (((((((((IData)(__VdfgTmp_h5dddacc2__0) 
                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x270000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1 
        = (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_had40f04a__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_h3d90c4bc__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_he1ac5179__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_h5dddacc2__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_h94ccd1cc__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_hee1299ab__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_he821188c__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hc52561df__0))))))))))))))));
    __VdfgTmp_h1d646fde__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_ha9b3a581__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                    ^ VL_REDXOR_32(
                                                   (0xae0000U 
                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0 
        = (1U & ((((((((IData)(__VdfgTmp_he1ac5179__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x60000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0 
        = (1U & (((((IData)(__VdfgTmp_had40f04a__0) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                  ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                 ^ VL_REDXOR_32((0x380000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0 
        = (1U & (((((((IData)(__VdfgTmp_h3d90c4bc__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0xc0000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0 
        = (1U & ((((((((IData)(__VdfgTmp_hee1299ab__0) 
                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0)) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                  ^ VL_REDXOR_32((0xd0000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68c91218__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x30000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2 
        = (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_h7c0c7f2f__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_h2e270ab5__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_hb763f371__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_hea42a4df__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_hc0f3c207__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_hc1662362__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_h68eae6d5__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_hede8a395__0))))))))))))))));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)));
    dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x3000000U & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out24 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out32 
        = vlSelf->dllp_receive__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut;
    __VdfgTmp_ha6790dfb__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3639f67b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hceaca5c3__0 = (1U & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x30000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h68cb8757__0)));
    __VdfgTmp_h6a802043__0 = (1U & ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_haca89824__0) 
                                    ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h363e2766__0) 
                                       ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0) 
                                          ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0) 
                                             ^ ((vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                 >> 0x10U) 
                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hee0b7305__0)))))));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1;
    __VdfgTmp_h00925f06__0 = (1U & ((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h36308f16__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x50000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3f454e02__0)));
    __VdfgTmp_hb61544ab__0 = (1U & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_hf84ccbd6__0) 
                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3634ff9b__0)) 
                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h360c9c01__0)) 
                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h3608ac7c__0)) 
                                     ^ VL_REDXOR_32(
                                                    (0x1d0000U 
                                                     & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h6e9b026a__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0 
        = ((IData)(__VdfgTmp_h94ccd1cc__0) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0 
        = ((IData)(__VdfgTmp_hc52561df__0) ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT____VdfgTmp_h03f6d13a__0));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3 
        = ((0x8000U & ((((((IData)(__VdfgTmp_h7c0c7f2f__0) 
                           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                         ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                        ^ VL_REDXOR_32((0x38000000U 
                                        & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                       << 0xfU)) | ((0x4000U & ((((
                                                   ((((IData)(__VdfgTmp_h2e270ab5__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                  ^ 
                                                  VL_REDXOR_32(
                                                               (0xc000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                << 0xeU)) 
                                    | ((0x2000U & (
                                                   ((((((((IData)(__VdfgTmp_hb763f371__0) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                         ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                     ^ 
                                                     VL_REDXOR_32(
                                                                  (0x6000000U 
                                                                   & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)) 
                                                   << 0xdU)) 
                                       | ((0x1000U 
                                           & ((((((((((IData)(__VdfgTmp_hea42a4df__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                   ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                  ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x27000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                               ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                              << 0xcU)) 
                                          | ((((IData)(__VdfgTmp_hc0f3c207__0) 
                                               ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                              << 0xbU) 
                                             | ((0x400U 
                                                 & (((((((((IData)(__VdfgTmp_hc1662362__0) 
                                                           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                         ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ 
                                                      VL_REDXOR_32(
                                                                   (0xd000000U 
                                                                    & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)) 
                                                    << 0xaU)) 
                                                | ((0x200U 
                                                    & ((((((((IData)(__VdfgTmp_h68eae6d5__0) 
                                                             ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                            ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                         ^ 
                                                         VL_REDXOR_32(
                                                                      (0x6000000U 
                                                                       & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                       << 9U)) 
                                                   | ((((IData)(__VdfgTmp_hede8a395__0) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                                       << 8U) 
                                                      | ((0x80U 
                                                          & (((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                  ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                 ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                               ^ 
                                                               VL_REDXOR_32(
                                                                            (0x1d000000U 
                                                                             & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                              ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                             << 7U)) 
                                                         | ((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                              ^ 
                                                              ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                               ^ 
                                                               ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0)))) 
                                                             << 6U) 
                                                            | ((0x20U 
                                                                & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                      ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                     ^ 
                                                                     VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                    ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                   << 5U)) 
                                                               | ((0x10U 
                                                                   & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                         ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                        ^ 
                                                                        VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                       ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                      << 4U)) 
                                                                  | ((8U 
                                                                      & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                                             ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                            ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                           ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                          ^ 
                                                                          VL_REDXOR_32(
                                                                                (0xae000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                         << 3U)) 
                                                                     | ((4U 
                                                                         & (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                             << 2U) 
                                                                            ^ 
                                                                            (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                                              << 2U) 
                                                                             ^ 
                                                                             (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                                               << 2U) 
                                                                              ^ 
                                                                              (((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                                << 2U) 
                                                                               ^ 
                                                                               ((0x3fcU 
                                                                                & (vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg 
                                                                                >> 0x16U)) 
                                                                                ^ 
                                                                                ((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0) 
                                                                                << 2U))))))) 
                                                                        | ((2U 
                                                                            & ((((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (((((IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x71000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg)))))))))))))))))));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2 
        = (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0) 
            << 0xfU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                         << 0xeU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0) 
                                      << 0xdU) | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                   << 0xcU) 
                                                  | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0) 
                                                      << 0xbU) 
                                                     | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                         << 0xaU) 
                                                        | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0) 
                                                            << 9U) 
                                                           | (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                               << 8U) 
                                                              | (((IData)(__VdfgTmp_hb61544ab__0) 
                                                                  << 7U) 
                                                                 | (((IData)(__VdfgTmp_h38cc645b__0) 
                                                                     << 6U) 
                                                                    | (((IData)(__VdfgTmp_ha6790dfb__0) 
                                                                        << 5U) 
                                                                       | (((IData)(__VdfgTmp_h00925f06__0) 
                                                                           << 4U) 
                                                                          | (((IData)(__VdfgTmp_h1d646fde__0) 
                                                                              << 3U) 
                                                                             | (((IData)(__VdfgTmp_h6a802043__0) 
                                                                                << 2U) 
                                                                                | (((IData)(__VdfgTmp_hceaca5c3__0) 
                                                                                << 1U) 
                                                                                | (IData)(__VdfgTmp_h698c2d56__0))))))))))))))));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0 
        = ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
           ^ ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
              ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)));
    dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0 
        = (1U & (((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                  ^ VL_REDXOR_32((0x3000000U & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x100U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (2U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x200U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (4U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x400U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (8U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x800U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x10U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x1000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x20U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x2000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x40U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x4000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x80U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4)) 
           | (0x8000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3) 
                         << 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3 
        = ((0x8000U & ((((((IData)(__VdfgTmp_hb61544ab__0) 
                           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                         ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                        ^ VL_REDXOR_32((0x38000000U 
                                        & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                       << 0xfU)) | ((0x4000U & ((((
                                                   ((((IData)(__VdfgTmp_h38cc645b__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                  ^ 
                                                  VL_REDXOR_32(
                                                               (0xc000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                << 0xeU)) 
                                    | ((0x2000U & (
                                                   ((((((((IData)(__VdfgTmp_ha6790dfb__0) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                         ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                     ^ 
                                                     VL_REDXOR_32(
                                                                  (0x6000000U 
                                                                   & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h93a27a88__0)) 
                                                   << 0xdU)) 
                                       | ((0x1000U 
                                           & ((((((((((IData)(__VdfgTmp_h00925f06__0) 
                                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                   ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                  ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                ^ VL_REDXOR_32(
                                                               (0x27000000U 
                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                               ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                              << 0xcU)) 
                                          | ((((IData)(__VdfgTmp_h1d646fde__0) 
                                               ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                              << 0xbU) 
                                             | ((0x400U 
                                                 & (((((((((IData)(__VdfgTmp_h6a802043__0) 
                                                           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0)) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                         ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                      ^ 
                                                      VL_REDXOR_32(
                                                                   (0xd000000U 
                                                                    & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                     ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68c91218__0)) 
                                                    << 0xaU)) 
                                                | ((0x200U 
                                                    & ((((((((IData)(__VdfgTmp_hceaca5c3__0) 
                                                             ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e29791__0)) 
                                                            ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0)) 
                                                           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                          ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                         ^ 
                                                         VL_REDXOR_32(
                                                                      (0x6000000U 
                                                                       & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                       << 9U)) 
                                                   | ((((IData)(__VdfgTmp_h698c2d56__0) 
                                                        ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h03f6d13a__0)) 
                                                       << 8U) 
                                                      | ((0x80U 
                                                          & (((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                  ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                 ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                               ^ 
                                                               VL_REDXOR_32(
                                                                            (0x1d000000U 
                                                                             & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                              ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h6e9b026a__0)) 
                                                             << 7U)) 
                                                         | ((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                              ^ 
                                                              ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                               ^ 
                                                               ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0)))) 
                                                             << 6U) 
                                                            | ((0x20U 
                                                                & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                      ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                     ^ 
                                                                     VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                    ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                   << 5U)) 
                                                               | ((0x10U 
                                                                   & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hf84ccbd6__0) 
                                                                         ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                        ^ 
                                                                        VL_REDXOR_32(
                                                                                (0x5000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                       ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3f454e02__0)) 
                                                                      << 4U)) 
                                                                  | ((8U 
                                                                      & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_ha9b3a581__0) 
                                                                             ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3639f67b__0)) 
                                                                            ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                           ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                          ^ 
                                                                          VL_REDXOR_32(
                                                                                (0xae000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                         << 3U)) 
                                                                     | ((4U 
                                                                         & (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                             << 2U) 
                                                                            ^ 
                                                                            (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h363e2766__0) 
                                                                              << 2U) 
                                                                             ^ 
                                                                             (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0) 
                                                                               << 2U) 
                                                                              ^ 
                                                                              (((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0) 
                                                                                << 2U) 
                                                                               ^ 
                                                                               ((0x3fcU 
                                                                                & (vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata 
                                                                                >> 0x16U)) 
                                                                                ^ 
                                                                                ((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_hee0b7305__0) 
                                                                                << 2U))))))) 
                                                                        | ((2U 
                                                                            & ((((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_haca89824__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3608ac7c__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x3000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata))) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h68cb8757__0)) 
                                                                               << 1U)) 
                                                                           | (1U 
                                                                              & (((((IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36e44f7c__0) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h3634ff9b__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h36308f16__0)) 
                                                                                ^ (IData)(dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT____VdfgTmp_h360c9c01__0)) 
                                                                                ^ 
                                                                                VL_REDXOR_32(
                                                                                (0x71000000U 
                                                                                & vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata)))))))))))))))))));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfffeU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (1U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfeffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x100U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfffdU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (2U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfdffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x200U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfffbU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (4U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfbffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x400U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xfff7U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (8U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                    >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xf7ffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x800U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                        >> 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xffefU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x10U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xefffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x1000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 1U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xffdfU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x20U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xdfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x2000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 3U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xffbfU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x40U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xbfffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x4000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 5U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0xff7fU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x80U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                       << 7U)));
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4 
        = ((0x7fffU & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4)) 
           | (0x8000U & ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3) 
                         << 7U)));
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_out 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_c 
        = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_r;
    if ((0U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (vlSelf->phy_link_up_i) {
            if (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid) 
                 & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser))) {
                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_state = 1U;
                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__dll_packet_c 
                    = (QData)((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata));
                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_in_c 
                    = vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut;
            }
        }
    } else if ((1U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        if (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid) 
             & (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser))) {
            if (((IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__crc_reversed) 
                 == (0xffffU & vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata))) {
                vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_state = 2U;
            }
        }
    } else if ((2U == (IData)(vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__curr_state))) {
        vlSelf->dllp_receive__DOT__dllp_handler_inst__DOT__next_state = 0U;
    }
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__crc_out 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r;
    if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                  >> 4U)))) {
        if ((1U & (~ ((IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state) 
                      >> 3U)))) {
            if ((4U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                        vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                            = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
                    }
                } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
                }
            } else if ((2U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                    vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                        = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
                }
            } else if ((1U & (IData)(vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__curr_state))) {
                vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c 
                    = vlSelf->dllp_receive__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut;
            }
        }
    }
}
