Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 13 20:21:09 2024
| Host         : DESKTOP-N5DBKQV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sequencer_timing_summary_routed.rpt -pb sequencer_timing_summary_routed.pb -rpx sequencer_timing_summary_routed.rpx -warn_on_violation
| Design       : sequencer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    59          
TIMING-16  Warning           Large setup violation          57          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (166)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clock1/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (166)
--------------------------------------------------
 There are 166 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.438     -151.325                     77                   85        0.254        0.000                      0                   85       -0.155       -0.155                       1                    54  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.438     -151.325                     77                   85        0.254        0.000                      0                   85       -0.155       -0.155                       1                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           77  Failing Endpoints,  Worst Slack       -3.438ns,  Total Violation     -151.325ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.438ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 2.109ns (42.766%)  route 2.822ns (57.234%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 6.785 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.669     6.212    clock1/clkq_reg[3]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.734 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.734    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.848    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.962    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.076    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.315 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.135    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.437 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.752    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.876 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.368    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.492 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.526    10.019    clock1/clear
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444     6.785    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
                         clock pessimism              0.260     7.045    
                         clock uncertainty           -0.035     7.010    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429     6.581    clock1/clkq_reg[1]
  -------------------------------------------------------------------
                         required time                          6.581    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                 -3.438    

Slack (VIOLATED) :        -3.438ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 2.109ns (42.766%)  route 2.822ns (57.234%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 6.785 - 2.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock1/clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  clock1/clkq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  clock1/clkq_reg[3]/Q
                         net (fo=2, routed)           0.669     6.212    clock1/clkq_reg[3]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.734 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.734    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.848 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.848    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.962 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.962    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.076 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.076    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.315 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.135    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.437 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.752    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.876 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.368    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.492 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.526    10.019    clock1/clear
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.444     6.785    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[2]/C
                         clock pessimism              0.260     7.045    
                         clock uncertainty           -0.035     7.010    
    SLICE_X37Y42         FDRE (Setup_fdre_C_R)       -0.429     6.581    clock1/clkq_reg[2]
  -------------------------------------------------------------------
                         required time                          6.581    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                 -3.438    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.243ns (46.399%)  route 2.591ns (53.601%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 6.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock1/clkq_reg[1]/Q
                         net (fo=2, routed)           0.568     6.110    clock1/clkq_reg[1]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.766 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.880    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.994    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.108    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.166    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.468 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.783    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.400    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.396     9.919    clock1/clear
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     6.788    clock1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[24]/C
                         clock pessimism              0.260     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429     6.584    clock1/clkq_reg[24]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.243ns (46.399%)  route 2.591ns (53.601%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 6.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock1/clkq_reg[1]/Q
                         net (fo=2, routed)           0.568     6.110    clock1/clkq_reg[1]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.766 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.880    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.994    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.108    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.166    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.468 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.783    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.400    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.396     9.919    clock1/clear
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     6.788    clock1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[25]/C
                         clock pessimism              0.260     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429     6.584    clock1/clkq_reg[25]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.243ns (46.399%)  route 2.591ns (53.601%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 6.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock1/clkq_reg[1]/Q
                         net (fo=2, routed)           0.568     6.110    clock1/clkq_reg[1]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.766 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.880    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.994    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.108    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.166    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.468 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.783    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.400    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.396     9.919    clock1/clear
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     6.788    clock1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[26]/C
                         clock pessimism              0.260     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429     6.584    clock1/clkq_reg[26]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.243ns (46.399%)  route 2.591ns (53.601%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 6.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock1/clkq_reg[1]/Q
                         net (fo=2, routed)           0.568     6.110    clock1/clkq_reg[1]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.766 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.880    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.994    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.108    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.166    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.468 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.783    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.400    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.396     9.919    clock1/clear
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     6.788    clock1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[27]/C
                         clock pessimism              0.260     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429     6.584    clock1/clkq_reg[27]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.243ns (46.399%)  route 2.591ns (53.601%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 6.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock1/clkq_reg[1]/Q
                         net (fo=2, routed)           0.568     6.110    clock1/clkq_reg[1]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.766 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.880    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.994    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.108    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.166    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.468 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.783    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.400    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.396     9.919    clock1/clear
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     6.788    clock1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[28]/C
                         clock pessimism              0.260     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429     6.584    clock1/clkq_reg[28]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.243ns (46.399%)  route 2.591ns (53.601%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 6.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock1/clkq_reg[1]/Q
                         net (fo=2, routed)           0.568     6.110    clock1/clkq_reg[1]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.766 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.880    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.994    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.108    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.166    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.468 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.783    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.400    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.396     9.919    clock1/clear
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     6.788    clock1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[29]/C
                         clock pessimism              0.260     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429     6.584    clock1/clkq_reg[29]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.243ns (46.399%)  route 2.591ns (53.601%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 6.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock1/clkq_reg[1]/Q
                         net (fo=2, routed)           0.568     6.110    clock1/clkq_reg[1]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.766 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.880    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.994    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.108    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.166    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.468 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.783    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.400    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.396     9.919    clock1/clear
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     6.788    clock1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[4]/C
                         clock pessimism              0.260     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429     6.584    clock1/clkq_reg[4]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -3.336    

Slack (VIOLATED) :        -3.336ns  (required time - arrival time)
  Source:                 clock1/clkq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 2.243ns (46.399%)  route 2.591ns (53.601%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 6.788 - 2.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.564     5.085    clock1/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  clock1/clkq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clock1/clkq_reg[1]/Q
                         net (fo=2, routed)           0.568     6.110    clock1/clkq_reg[1]
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.766 r  clock1/clkq_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.766    clock1/clkq_reg[0]_i_17_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  clock1/clkq_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.880    clock1/clkq_reg[0]_i_14_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  clock1/clkq_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.994    clock1/clkq_reg[0]_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  clock1/clkq_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.108    clock1/clkq_reg[0]_i_3_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  clock1/clkq_reg[0]_i_12/O[2]
                         net (fo=1, routed)           0.820     8.166    clock1/p_0_in[19]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.302     8.468 r  clock1/clkq[0]_i_11/O
                         net (fo=2, routed)           0.315     8.783    clock1/clkq[0]_i_11_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.124     8.907 r  clock1/clkq[0]_i_5_comp/O
                         net (fo=1, routed)           0.492     9.400    clock1/clkq[0]_i_5_n_0_repN
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.524 r  clock1/clkq[0]_i_1_comp/O
                         net (fo=32, routed)          0.396     9.919    clock1/clear
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    W5                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     3.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.447     6.788    clock1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  clock1/clkq_reg[6]/C
                         clock pessimism              0.260     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X40Y44         FDRE (Setup_fdre_C_R)       -0.429     6.584    clock1/clkq_reg[6]
  -------------------------------------------------------------------
                         required time                          6.584    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -3.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.464    SS0/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  SS0/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.743    SS0/refresh_counter_reg_n_0_[10]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  SS0/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    SS0/refresh_counter_reg[8]_i_1_n_5
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[10]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.134     1.598    SS0/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.464    SS0/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  SS0/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.743    SS0/refresh_counter_reg_n_0_[6]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  SS0/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    SS0/refresh_counter_reg[4]_i_1_n_5
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[6]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.134     1.598    SS0/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SS0/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SS0/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.744    SS0/refresh_counter_reg_n_0_[14]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  SS0/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    SS0/refresh_counter_reg[12]_i_1_n_5
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[14]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.134     1.599    SS0/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SS0/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.744    SS0/refresh_counter_reg_n_0_[2]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.854 r  SS0/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    SS0/refresh_counter_reg[0]_i_1_n_5
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.134     1.599    SS0/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.464    SS0/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  SS0/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.743    SS0/refresh_counter_reg_n_0_[10]
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.889 r  SS0/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    SS0/refresh_counter_reg[8]_i_1_n_4
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[11]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.134     1.598    SS0/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SS0/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SS0/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.744    SS0/refresh_counter_reg_n_0_[14]
    SLICE_X60Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.890 r  SS0/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    SS0/refresh_counter_reg[12]_i_1_n_4
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[15]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.134     1.599    SS0/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  SS0/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.744    SS0/refresh_counter_reg_n_0_[2]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.890 r  SS0/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    SS0/refresh_counter_reg[0]_i_1_n_4
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[3]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.134     1.599    SS0/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.581     1.464    SS0/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.164     1.628 r  SS0/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.743    SS0/refresh_counter_reg_n_0_[6]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.889 r  SS0/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    SS0/refresh_counter_reg[4]_i_1_n_4
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[7]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.134     1.598    SS0/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock1/clkq_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            clock1/clkq_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.563     1.446    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock1/clkq_reg[23]/Q
                         net (fo=2, routed)           0.169     1.756    clock1/clkq_reg[23]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  clock1/clkq_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    clock1/clkq_reg[20]_i_1_n_4
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.832     1.959    clock1/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  clock1/clkq_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clock1/clkq_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 SS0/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            SS0/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.582     1.465    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 f  SS0/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.170     1.800    SS0/refresh_counter_reg_n_0_[0]
    SLICE_X60Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.845 r  SS0/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.845    SS0/refresh_counter[0]_i_2_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.915 r  SS0/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.915    SS0/refresh_counter_reg[0]_i_1_n_7
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.134     1.599    SS0/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X60Y23   SS0/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X60Y25   SS0/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X60Y25   SS0/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X60Y26   SS0/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X60Y26   SS0/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X60Y26   SS0/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X60Y26   SS0/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X60Y27   SS0/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         2.000       1.000      SLICE_X60Y27   SS0/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y23   SS0/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y23   SS0/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y25   SS0/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y25   SS0/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y25   SS0/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y25   SS0/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y26   SS0/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y26   SS0/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y26   SS0/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y26   SS0/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y23   SS0/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y23   SS0/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y25   SS0/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y25   SS0/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y25   SS0/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y25   SS0/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y26   SS0/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y26   SS0/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y26   SS0/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.000       0.500      SLICE_X60Y26   SS0/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.191ns  (logic 10.008ns (41.372%)  route 14.183ns (58.628%))
  Logic Levels:           24  (CARRY4=9 FDRE=1 LUT2=4 LUT4=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=23, routed)          2.218     2.674    SS0/out[9]
    SLICE_X56Y30         LUT2 (Prop_lut2_I1_O)        0.124     2.798 r  SS0/LED_BCD2_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.798    SS0/LED_BCD2_carry__1_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.178 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.178    SS0/LED_BCD2_carry__1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.417 r  SS0/LED_BCD2_carry__2/O[2]
                         net (fo=7, routed)           0.855     4.271    SS0/LED_BCD2_carry__2_n_5
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.301     4.572 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.807     5.379    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124     5.503 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.503    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.751 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.656     6.407    SS0/LED_BCD2__23_carry_n_5
    SLICE_X55Y32         LUT2 (Prop_lut2_I1_O)        0.302     6.709 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     6.709    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.956 r  SS0/LED_BCD2__39_carry/O[0]
                         net (fo=1, routed)           0.962     7.918    SS0/LED_BCD2__39_carry_n_7
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.299     8.217 r  SS0/LED_BCD2__48_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.217    SS0/LED_BCD2__48_carry__0_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.618 r  SS0/LED_BCD2__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.618    SS0/LED_BCD2__48_carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=6, routed)           1.021     9.861    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.299    10.160 f  SS0/LED_BCD1_carry_i_4/O
                         net (fo=10, routed)          0.792    10.952    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.124    11.076 r  SS0/LED_BCD1_carry__0_i_9/O
                         net (fo=4, routed)           0.853    11.929    SS0/LED_BCD1_carry__0_i_9_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.053 r  SS0/LED_BCD1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.053    SS0/LED_BCD2[8]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.633 r  SS0/LED_BCD1_carry__1/O[2]
                         net (fo=2, routed)           0.819    13.452    SS0/LED_BCD1_carry__1_n_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.302    13.754 r  SS0/LED_BCD1__21_carry_i_3/O
                         net (fo=1, routed)           0.000    13.754    SS0/LED_BCD1__21_carry_i_3_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.155 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.155    SS0/LED_BCD1__21_carry_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.489 r  SS0/LED_BCD1__21_carry__0/O[1]
                         net (fo=6, routed)           0.856    15.345    SS0/LED_BCD1__21_carry__0_n_6
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.303    15.648 r  SS0/led_out_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.890    16.538    SS0/led_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.662 r  SS0/led_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    16.662    SS0/led_out_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    16.907 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.141    18.048    SS0/led_out_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I2_O)        0.298    18.346 r  SS0/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.314    20.660    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    24.191 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.191    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.960ns  (logic 9.997ns (41.723%)  route 13.963ns (58.277%))
  Logic Levels:           24  (CARRY4=9 FDRE=1 LUT2=4 LUT4=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=23, routed)          2.218     2.674    SS0/out[9]
    SLICE_X56Y30         LUT2 (Prop_lut2_I1_O)        0.124     2.798 r  SS0/LED_BCD2_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.798    SS0/LED_BCD2_carry__1_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.178 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.178    SS0/LED_BCD2_carry__1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.417 r  SS0/LED_BCD2_carry__2/O[2]
                         net (fo=7, routed)           0.855     4.271    SS0/LED_BCD2_carry__2_n_5
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.301     4.572 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.807     5.379    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124     5.503 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.503    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.751 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.656     6.407    SS0/LED_BCD2__23_carry_n_5
    SLICE_X55Y32         LUT2 (Prop_lut2_I1_O)        0.302     6.709 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     6.709    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.956 r  SS0/LED_BCD2__39_carry/O[0]
                         net (fo=1, routed)           0.962     7.918    SS0/LED_BCD2__39_carry_n_7
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.299     8.217 r  SS0/LED_BCD2__48_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.217    SS0/LED_BCD2__48_carry__0_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.618 r  SS0/LED_BCD2__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.618    SS0/LED_BCD2__48_carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=6, routed)           1.021     9.861    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.299    10.160 f  SS0/LED_BCD1_carry_i_4/O
                         net (fo=10, routed)          0.792    10.952    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.124    11.076 r  SS0/LED_BCD1_carry__0_i_9/O
                         net (fo=4, routed)           0.853    11.929    SS0/LED_BCD1_carry__0_i_9_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.053 r  SS0/LED_BCD1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.053    SS0/LED_BCD2[8]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.633 r  SS0/LED_BCD1_carry__1/O[2]
                         net (fo=2, routed)           0.819    13.452    SS0/LED_BCD1_carry__1_n_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.302    13.754 r  SS0/LED_BCD1__21_carry_i_3/O
                         net (fo=1, routed)           0.000    13.754    SS0/LED_BCD1__21_carry_i_3_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.155 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.155    SS0/LED_BCD1__21_carry_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.489 r  SS0/LED_BCD1__21_carry__0/O[1]
                         net (fo=6, routed)           0.856    15.345    SS0/LED_BCD1__21_carry__0_n_6
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.303    15.648 r  SS0/led_out_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.890    16.538    SS0/led_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.662 r  SS0/led_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    16.662    SS0/led_out_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    16.907 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.138    18.045    SS0/led_out_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.298    18.343 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.097    20.440    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.960 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.960    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.712ns  (logic 9.988ns (42.122%)  route 13.724ns (57.878%))
  Logic Levels:           24  (CARRY4=9 FDRE=1 LUT2=4 LUT4=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=23, routed)          2.218     2.674    SS0/out[9]
    SLICE_X56Y30         LUT2 (Prop_lut2_I1_O)        0.124     2.798 r  SS0/LED_BCD2_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.798    SS0/LED_BCD2_carry__1_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.178 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.178    SS0/LED_BCD2_carry__1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.417 r  SS0/LED_BCD2_carry__2/O[2]
                         net (fo=7, routed)           0.855     4.271    SS0/LED_BCD2_carry__2_n_5
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.301     4.572 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.807     5.379    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124     5.503 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.503    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.751 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.656     6.407    SS0/LED_BCD2__23_carry_n_5
    SLICE_X55Y32         LUT2 (Prop_lut2_I1_O)        0.302     6.709 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     6.709    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.956 r  SS0/LED_BCD2__39_carry/O[0]
                         net (fo=1, routed)           0.962     7.918    SS0/LED_BCD2__39_carry_n_7
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.299     8.217 r  SS0/LED_BCD2__48_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.217    SS0/LED_BCD2__48_carry__0_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.618 r  SS0/LED_BCD2__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.618    SS0/LED_BCD2__48_carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=6, routed)           1.021     9.861    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.299    10.160 f  SS0/LED_BCD1_carry_i_4/O
                         net (fo=10, routed)          0.792    10.952    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.124    11.076 r  SS0/LED_BCD1_carry__0_i_9/O
                         net (fo=4, routed)           0.853    11.929    SS0/LED_BCD1_carry__0_i_9_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.053 r  SS0/LED_BCD1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.053    SS0/LED_BCD2[8]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.633 r  SS0/LED_BCD1_carry__1/O[2]
                         net (fo=2, routed)           0.819    13.452    SS0/LED_BCD1_carry__1_n_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.302    13.754 r  SS0/LED_BCD1__21_carry_i_3/O
                         net (fo=1, routed)           0.000    13.754    SS0/LED_BCD1__21_carry_i_3_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.155 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.155    SS0/LED_BCD1__21_carry_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.489 r  SS0/LED_BCD1__21_carry__0/O[1]
                         net (fo=6, routed)           0.856    15.345    SS0/LED_BCD1__21_carry__0_n_6
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.303    15.648 r  SS0/led_out_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.890    16.538    SS0/led_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.662 r  SS0/led_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    16.662    SS0/led_out_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    16.907 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.153    18.060    SS0/led_out_OBUF[6]_inst_i_2_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.298    18.358 r  SS0/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.843    20.201    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    23.712 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.712    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.639ns  (logic 10.013ns (42.356%)  route 13.627ns (57.644%))
  Logic Levels:           24  (CARRY4=9 FDRE=1 LUT2=4 LUT4=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=23, routed)          2.218     2.674    SS0/out[9]
    SLICE_X56Y30         LUT2 (Prop_lut2_I1_O)        0.124     2.798 r  SS0/LED_BCD2_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.798    SS0/LED_BCD2_carry__1_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.178 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.178    SS0/LED_BCD2_carry__1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.417 r  SS0/LED_BCD2_carry__2/O[2]
                         net (fo=7, routed)           0.855     4.271    SS0/LED_BCD2_carry__2_n_5
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.301     4.572 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.807     5.379    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124     5.503 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.503    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.751 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.656     6.407    SS0/LED_BCD2__23_carry_n_5
    SLICE_X55Y32         LUT2 (Prop_lut2_I1_O)        0.302     6.709 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     6.709    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.956 r  SS0/LED_BCD2__39_carry/O[0]
                         net (fo=1, routed)           0.962     7.918    SS0/LED_BCD2__39_carry_n_7
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.299     8.217 r  SS0/LED_BCD2__48_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.217    SS0/LED_BCD2__48_carry__0_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.618 r  SS0/LED_BCD2__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.618    SS0/LED_BCD2__48_carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=6, routed)           1.021     9.861    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.299    10.160 f  SS0/LED_BCD1_carry_i_4/O
                         net (fo=10, routed)          0.792    10.952    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.124    11.076 r  SS0/LED_BCD1_carry__0_i_9/O
                         net (fo=4, routed)           0.853    11.929    SS0/LED_BCD1_carry__0_i_9_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.053 r  SS0/LED_BCD1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.053    SS0/LED_BCD2[8]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.633 r  SS0/LED_BCD1_carry__1/O[2]
                         net (fo=2, routed)           0.819    13.452    SS0/LED_BCD1_carry__1_n_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.302    13.754 r  SS0/LED_BCD1__21_carry_i_3/O
                         net (fo=1, routed)           0.000    13.754    SS0/LED_BCD1__21_carry_i_3_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.155 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.155    SS0/LED_BCD1__21_carry_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.489 r  SS0/LED_BCD1__21_carry__0/O[1]
                         net (fo=6, routed)           0.856    15.345    SS0/LED_BCD1__21_carry__0_n_6
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.303    15.648 r  SS0/led_out_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.890    16.538    SS0/led_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.662 r  SS0/led_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    16.662    SS0/led_out_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    16.907 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.140    18.047    SS0/led_out_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.298    18.345 r  SS0/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.759    20.104    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    23.639 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.639    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.615ns  (logic 9.981ns (42.266%)  route 13.634ns (57.734%))
  Logic Levels:           24  (CARRY4=9 FDRE=1 LUT2=4 LUT4=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=23, routed)          2.218     2.674    SS0/out[9]
    SLICE_X56Y30         LUT2 (Prop_lut2_I1_O)        0.124     2.798 r  SS0/LED_BCD2_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.798    SS0/LED_BCD2_carry__1_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.178 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.178    SS0/LED_BCD2_carry__1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.417 r  SS0/LED_BCD2_carry__2/O[2]
                         net (fo=7, routed)           0.855     4.271    SS0/LED_BCD2_carry__2_n_5
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.301     4.572 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.807     5.379    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124     5.503 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.503    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.751 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.656     6.407    SS0/LED_BCD2__23_carry_n_5
    SLICE_X55Y32         LUT2 (Prop_lut2_I1_O)        0.302     6.709 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     6.709    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.956 r  SS0/LED_BCD2__39_carry/O[0]
                         net (fo=1, routed)           0.962     7.918    SS0/LED_BCD2__39_carry_n_7
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.299     8.217 r  SS0/LED_BCD2__48_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.217    SS0/LED_BCD2__48_carry__0_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.618 r  SS0/LED_BCD2__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.618    SS0/LED_BCD2__48_carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=6, routed)           1.021     9.861    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.299    10.160 f  SS0/LED_BCD1_carry_i_4/O
                         net (fo=10, routed)          0.792    10.952    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.124    11.076 r  SS0/LED_BCD1_carry__0_i_9/O
                         net (fo=4, routed)           0.853    11.929    SS0/LED_BCD1_carry__0_i_9_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.053 r  SS0/LED_BCD1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.053    SS0/LED_BCD2[8]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.633 r  SS0/LED_BCD1_carry__1/O[2]
                         net (fo=2, routed)           0.819    13.452    SS0/LED_BCD1_carry__1_n_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.302    13.754 r  SS0/LED_BCD1__21_carry_i_3/O
                         net (fo=1, routed)           0.000    13.754    SS0/LED_BCD1__21_carry_i_3_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.155 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.155    SS0/LED_BCD1__21_carry_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.489 r  SS0/LED_BCD1__21_carry__0/O[1]
                         net (fo=6, routed)           0.856    15.345    SS0/LED_BCD1__21_carry__0_n_6
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.303    15.648 r  SS0/led_out_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.890    16.538    SS0/led_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.662 r  SS0/led_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    16.662    SS0/led_out_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    16.907 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.797    17.704    SS0/led_out_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.298    18.002 r  SS0/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.109    20.111    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    23.615 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.615    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.595ns  (logic 10.006ns (42.408%)  route 13.589ns (57.592%))
  Logic Levels:           24  (CARRY4=9 FDRE=1 LUT2=4 LUT4=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=23, routed)          2.218     2.674    SS0/out[9]
    SLICE_X56Y30         LUT2 (Prop_lut2_I1_O)        0.124     2.798 r  SS0/LED_BCD2_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.798    SS0/LED_BCD2_carry__1_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.178 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.178    SS0/LED_BCD2_carry__1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.417 r  SS0/LED_BCD2_carry__2/O[2]
                         net (fo=7, routed)           0.855     4.271    SS0/LED_BCD2_carry__2_n_5
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.301     4.572 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.807     5.379    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124     5.503 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.503    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.751 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.656     6.407    SS0/LED_BCD2__23_carry_n_5
    SLICE_X55Y32         LUT2 (Prop_lut2_I1_O)        0.302     6.709 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     6.709    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.956 r  SS0/LED_BCD2__39_carry/O[0]
                         net (fo=1, routed)           0.962     7.918    SS0/LED_BCD2__39_carry_n_7
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.299     8.217 r  SS0/LED_BCD2__48_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.217    SS0/LED_BCD2__48_carry__0_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.618 r  SS0/LED_BCD2__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.618    SS0/LED_BCD2__48_carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=6, routed)           1.021     9.861    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.299    10.160 f  SS0/LED_BCD1_carry_i_4/O
                         net (fo=10, routed)          0.792    10.952    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.124    11.076 r  SS0/LED_BCD1_carry__0_i_9/O
                         net (fo=4, routed)           0.853    11.929    SS0/LED_BCD1_carry__0_i_9_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.053 r  SS0/LED_BCD1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.053    SS0/LED_BCD2[8]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.633 r  SS0/LED_BCD1_carry__1/O[2]
                         net (fo=2, routed)           0.819    13.452    SS0/LED_BCD1_carry__1_n_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.302    13.754 r  SS0/LED_BCD1__21_carry_i_3/O
                         net (fo=1, routed)           0.000    13.754    SS0/LED_BCD1__21_carry_i_3_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.155 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.155    SS0/LED_BCD1__21_carry_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.489 r  SS0/LED_BCD1__21_carry__0/O[1]
                         net (fo=6, routed)           0.856    15.345    SS0/LED_BCD1__21_carry__0_n_6
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.303    15.648 r  SS0/led_out_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.890    16.538    SS0/led_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.662 r  SS0/led_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    16.662    SS0/led_out_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    16.907 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.968    17.875    SS0/led_out_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.298    18.173 r  SS0/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.893    20.066    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    23.595 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.595    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.418ns  (logic 10.012ns (42.754%)  route 13.406ns (57.246%))
  Logic Levels:           24  (CARRY4=9 FDRE=1 LUT2=4 LUT4=2 LUT6=6 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  count_reg[9]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[9]/Q
                         net (fo=23, routed)          2.218     2.674    SS0/out[9]
    SLICE_X56Y30         LUT2 (Prop_lut2_I1_O)        0.124     2.798 r  SS0/LED_BCD2_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.798    SS0/LED_BCD2_carry__1_i_1_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.178 r  SS0/LED_BCD2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.178    SS0/LED_BCD2_carry__1_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.417 r  SS0/LED_BCD2_carry__2/O[2]
                         net (fo=7, routed)           0.855     4.271    SS0/LED_BCD2_carry__2_n_5
    SLICE_X56Y33         LUT2 (Prop_lut2_I0_O)        0.301     4.572 r  SS0/LED_BCD2__23_carry_i_2/O
                         net (fo=2, routed)           0.807     5.379    SS0/LED_BCD2__23_carry_i_2_n_0
    SLICE_X57Y32         LUT4 (Prop_lut4_I3_O)        0.124     5.503 r  SS0/LED_BCD2__23_carry_i_5/O
                         net (fo=1, routed)           0.000     5.503    SS0/LED_BCD2__23_carry_i_5_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.751 r  SS0/LED_BCD2__23_carry/O[2]
                         net (fo=3, routed)           0.656     6.407    SS0/LED_BCD2__23_carry_n_5
    SLICE_X55Y32         LUT2 (Prop_lut2_I1_O)        0.302     6.709 r  SS0/LED_BCD2__39_carry_i_6/O
                         net (fo=1, routed)           0.000     6.709    SS0/LED_BCD2__39_carry_i_6_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.956 r  SS0/LED_BCD2__39_carry/O[0]
                         net (fo=1, routed)           0.962     7.918    SS0/LED_BCD2__39_carry_n_7
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.299     8.217 r  SS0/LED_BCD2__48_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.217    SS0/LED_BCD2__48_carry__0_i_1_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.618 r  SS0/LED_BCD2__48_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.618    SS0/LED_BCD2__48_carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.840 r  SS0/LED_BCD2__48_carry__1/O[0]
                         net (fo=6, routed)           1.021     9.861    SS0/LED_BCD2__48_carry__1_n_7
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.299    10.160 f  SS0/LED_BCD1_carry_i_4/O
                         net (fo=10, routed)          0.792    10.952    SS0/LED_BCD1_carry_i_4_n_0
    SLICE_X61Y28         LUT6 (Prop_lut6_I4_O)        0.124    11.076 r  SS0/LED_BCD1_carry__0_i_9/O
                         net (fo=4, routed)           0.853    11.929    SS0/LED_BCD1_carry__0_i_9_n_0
    SLICE_X62Y29         LUT4 (Prop_lut4_I1_O)        0.124    12.053 r  SS0/LED_BCD1_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.053    SS0/LED_BCD2[8]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.633 r  SS0/LED_BCD1_carry__1/O[2]
                         net (fo=2, routed)           0.819    13.452    SS0/LED_BCD1_carry__1_n_5
    SLICE_X63Y28         LUT6 (Prop_lut6_I5_O)        0.302    13.754 r  SS0/LED_BCD1__21_carry_i_3/O
                         net (fo=1, routed)           0.000    13.754    SS0/LED_BCD1__21_carry_i_3_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.155 r  SS0/LED_BCD1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    14.155    SS0/LED_BCD1__21_carry_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.489 r  SS0/LED_BCD1__21_carry__0/O[1]
                         net (fo=6, routed)           0.856    15.345    SS0/LED_BCD1__21_carry__0_n_6
    SLICE_X62Y31         LUT6 (Prop_lut6_I5_O)        0.303    15.648 r  SS0/led_out_OBUF[6]_inst_i_16/O
                         net (fo=4, routed)           0.890    16.538    SS0/led_out_OBUF[6]_inst_i_16_n_0
    SLICE_X63Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.662 r  SS0/led_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000    16.662    SS0/led_out_OBUF[6]_inst_i_9_n_0
    SLICE_X63Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    16.907 r  SS0/led_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.736    17.643    SS0/led_out_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I0_O)        0.298    17.941 r  SS0/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.942    19.883    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    23.418 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.418    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm1/s_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            x
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.307ns  (logic 4.219ns (37.318%)  route 7.087ns (62.682%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE                         0.000     0.000 r  fsm1/s_reg[2]/C
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  fsm1/s_reg[2]/Q
                         net (fo=12, routed)          1.003     1.459    fsm1/s[2]
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.124     1.583 f  fsm1/x_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.853     2.435    fsm1/x_OBUF_inst_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I1_O)        0.124     2.559 r  fsm1/x_OBUF_inst_i_1/O
                         net (fo=19, routed)          5.232     7.791    x_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.307 r  x_OBUF_inst/O
                         net (fo=0)                   0.000    11.307    x
    P1                                                                r  x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 3.981ns (48.439%)  route 4.238ns (51.561%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[10]_lopt_replica/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  lfsr1/Q_state_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           4.238     4.694    lopt_1
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.219 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.219    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 4.100ns (49.981%)  route 4.103ns (50.019%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[9]_lopt_replica/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  lfsr1/Q_state_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           4.103     4.522    lopt_10
    V3                   OBUF (Prop_obuf_I_O)         3.681     8.204 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.204    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lfsr1/Q_state_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[2]/C
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[2]/Q
                         net (fo=2, routed)           0.112     0.253    lfsr1/Q[2]
    SLICE_X0Y18          FDRE                                         r  lfsr1/Q_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[6]/C
    SLICE_X1Y16          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[6]/Q
                         net (fo=2, routed)           0.112     0.253    lfsr1/Q[6]
    SLICE_X0Y16          FDRE                                         r  lfsr1/Q_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.577%)  route 0.113ns (44.423%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[8]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[8]/Q
                         net (fo=2, routed)           0.113     0.254    lfsr1/Q[8]
    SLICE_X3Y16          FDRE                                         r  lfsr1/Q_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[9]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.577%)  route 0.113ns (44.423%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[8]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[8]/Q
                         net (fo=2, routed)           0.113     0.254    lfsr1/Q[8]
    SLICE_X3Y16          FDRE                                         r  lfsr1/Q_state_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            lfsr1/Q_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDSE                         0.000     0.000 r  lfsr1/Q_state_reg[1]/C
    SLICE_X1Y18          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[1]/Q
                         net (fo=2, routed)           0.119     0.260    lfsr1/Q[1]
    SLICE_X1Y18          FDSE                                         r  lfsr1/Q_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[5]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[5]/Q
                         net (fo=2, routed)           0.119     0.260    lfsr1/Q[5]
    SLICE_X1Y16          FDSE                                         r  lfsr1/Q_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.802%)  route 0.134ns (51.198%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[9]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  lfsr1/Q_state_reg[9]/Q
                         net (fo=2, routed)           0.134     0.262    lfsr1/Q[9]
    SLICE_X2Y16          FDRE                                         r  lfsr1/Q_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[15]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  lfsr1/Q_state_reg[15]/Q
                         net (fo=1, routed)           0.120     0.268    lfsr1/Q_state[15]
    SLICE_X2Y16          FDRE                                         r  lfsr1/Q_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[13]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  lfsr1/Q_state_reg[13]/Q
                         net (fo=1, routed)           0.112     0.276    lfsr1/Q_state[13]
    SLICE_X2Y16          FDSE                                         r  lfsr1/Q_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr1/Q_state_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lfsr1/Q_state_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  lfsr1/Q_state_reg[19]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  lfsr1/Q_state_reg[19]/Q
                         net (fo=1, routed)           0.145     0.286    lfsr1/Q_state[19]
    SLICE_X3Y16          FDSE                                         r  lfsr1/Q_state_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 4.425ns (46.512%)  route 5.089ns (53.488%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.329     6.988    SS0/LED_activating_counter[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.112 f  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.679     7.791    SS0/anode_sel_OBUF[0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.140     9.054    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.178 r  SS0/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.942    11.120    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.655 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.655    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 4.410ns (46.513%)  route 5.071ns (53.487%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.329     6.988    SS0/LED_activating_counter[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.112 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.679     7.791    SS0/anode_sel_OBUF[0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.967     8.881    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.005 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.097    11.102    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.622 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.622    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 4.394ns (46.381%)  route 5.080ns (53.619%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.329     6.988    SS0/LED_activating_counter[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.112 f  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.679     7.791    SS0/anode_sel_OBUF[0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.915 f  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.963     8.878    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.124     9.002 r  SS0/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.109    11.111    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.616 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.616    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.464ns  (logic 4.419ns (46.695%)  route 5.045ns (53.305%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.329     6.988    SS0/LED_activating_counter[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.112 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.679     7.791    SS0/anode_sel_OBUF[0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.145     9.059    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.183 r  SS0/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.893    11.076    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.605 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.605    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 4.421ns (47.517%)  route 4.883ns (52.483%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.329     6.988    SS0/LED_activating_counter[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.112 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.679     7.791    SS0/anode_sel_OBUF[0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.562     8.477    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.601 r  SS0/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.314    10.915    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.446 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.446    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 4.426ns (48.298%)  route 4.738ns (51.702%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.329     6.988    SS0/LED_activating_counter[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.112 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.679     7.791    SS0/anode_sel_OBUF[0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.972     8.886    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.010 r  SS0/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.759    10.769    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.304 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.304    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.000ns  (logic 4.401ns (48.899%)  route 4.599ns (51.101%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.329     6.988    SS0/LED_activating_counter[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.112 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.679     7.791    SS0/anode_sel_OBUF[0]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.915 r  SS0/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.749     8.663    SS0/led_out_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.787 r  SS0/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.843    10.630    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.141 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.141    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.445ns  (logic 4.382ns (58.862%)  route 3.063ns (41.138%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.196     6.855    SS0/LED_activating_counter[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.152     7.007 r  SS0/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.867     8.874    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.586 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.586    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.283ns  (logic 4.145ns (56.909%)  route 3.138ns (43.091%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          1.329     6.988    SS0/LED_activating_counter[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.112 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.810     8.922    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.425 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.425    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 4.395ns (61.897%)  route 2.706ns (38.103%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.620     5.141    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     5.659 r  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          1.042     6.702    SS0/LED_activating_counter[1]
    SLICE_X63Y27         LUT2 (Prop_lut2_I0_O)        0.152     6.854 r  SS0/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.517    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.242 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.242    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.496ns (73.284%)  route 0.545ns (26.716%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.216     1.847    SS0/LED_activating_counter[0]
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.046     1.893 r  SS0/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.222    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.508 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.508    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.478ns (72.285%)  route 0.567ns (27.715%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.232     1.863    SS0/LED_activating_counter[1]
    SLICE_X64Y28         LUT2 (Prop_lut2_I1_O)        0.048     1.911 r  SS0/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.246    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.512 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.512    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.413ns (67.237%)  route 0.689ns (32.763%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  SS0/refresh_counter_reg[19]/Q
                         net (fo=14, routed)          0.300     1.931    SS0/LED_activating_counter[1]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.976 r  SS0/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.389     2.365    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.569 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.569    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.485ns (67.702%)  route 0.709ns (32.298%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.306     1.937    SS0/LED_activating_counter[0]
    SLICE_X63Y30         LUT2 (Prop_lut2_I0_O)        0.048     1.985 r  SS0/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.388    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.661 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.661    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.466ns (63.739%)  route 0.834ns (36.261%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.265     1.896    SS0/LED_activating_counter[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  SS0/led_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.159     2.100    SS0/led_out_OBUF[6]_inst_i_7_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.045     2.145 r  SS0/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.555    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.767 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.767    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.490ns (64.716%)  route 0.813ns (35.284%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.265     1.896    SS0/LED_activating_counter[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  SS0/led_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.153     2.094    SS0/led_out_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I2_O)        0.045     2.139 r  SS0/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.534    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.770 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.770    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.460ns (60.713%)  route 0.944ns (39.287%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.265     1.896    SS0/LED_activating_counter[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  SS0/led_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.138     2.079    SS0/led_out_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.124 r  SS0/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.541     2.666    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.871 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.871    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.475ns (61.095%)  route 0.939ns (38.905%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.265     1.896    SS0/LED_activating_counter[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  SS0/led_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.154     2.095    SS0/led_out_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I1_O)        0.045     2.140 r  SS0/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.660    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.881 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.881    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.490ns (60.843%)  route 0.959ns (39.157%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.265     1.896    SS0/LED_activating_counter[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.941 f  SS0/led_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.239     2.180    SS0/led_out_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I2_O)        0.045     2.225 r  SS0/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.455     2.680    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.916 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.916    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS0/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.520ns  (logic 1.484ns (58.898%)  route 1.036ns (41.102%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.467    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  SS0/refresh_counter_reg[18]/Q
                         net (fo=12, routed)          0.265     1.896    SS0/LED_activating_counter[0]
    SLICE_X63Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.941 r  SS0/led_out_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.323     2.264    SS0/led_out_OBUF[6]_inst_i_7_n_0
    SLICE_X65Y27         LUT6 (Prop_lut6_I2_O)        0.045     2.309 r  SS0/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.448     2.757    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.987 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.987    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.007ns  (logic 1.464ns (24.368%)  route 4.543ns (75.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.543     6.007    SS0/rst_fsm_IBUF
    SLICE_X60Y27         FDCE                                         f  SS0/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.504     4.845    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.007ns  (logic 1.464ns (24.368%)  route 4.543ns (75.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.543     6.007    SS0/rst_fsm_IBUF
    SLICE_X60Y27         FDCE                                         f  SS0/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.504     4.845    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.007ns  (logic 1.464ns (24.368%)  route 4.543ns (75.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.543     6.007    SS0/rst_fsm_IBUF
    SLICE_X60Y27         FDCE                                         f  SS0/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.504     4.845    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.007ns  (logic 1.464ns (24.368%)  route 4.543ns (75.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.543     6.007    SS0/rst_fsm_IBUF
    SLICE_X60Y27         FDCE                                         f  SS0/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.504     4.845    SS0/clk_IBUF_BUFG
    SLICE_X60Y27         FDCE                                         r  SS0/refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.869ns  (logic 1.464ns (24.943%)  route 4.405ns (75.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.405     5.869    SS0/rst_fsm_IBUF
    SLICE_X60Y26         FDCE                                         f  SS0/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    SS0/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.869ns  (logic 1.464ns (24.943%)  route 4.405ns (75.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.405     5.869    SS0/rst_fsm_IBUF
    SLICE_X60Y26         FDCE                                         f  SS0/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    SS0/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[13]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.869ns  (logic 1.464ns (24.943%)  route 4.405ns (75.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.405     5.869    SS0/rst_fsm_IBUF
    SLICE_X60Y26         FDCE                                         f  SS0/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    SS0/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[14]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.869ns  (logic 1.464ns (24.943%)  route 4.405ns (75.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.405     5.869    SS0/rst_fsm_IBUF
    SLICE_X60Y26         FDCE                                         f  SS0/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.503     4.844    SS0/clk_IBUF_BUFG
    SLICE_X60Y26         FDCE                                         r  SS0/refresh_counter_reg[15]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.464ns (25.589%)  route 4.257ns (74.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.257     5.720    SS0/rst_fsm_IBUF
    SLICE_X60Y25         FDCE                                         f  SS0/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.501     4.842    SS0/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.464ns (25.589%)  route 4.257ns (74.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          4.257     5.720    SS0/rst_fsm_IBUF
    SLICE_X60Y25         FDCE                                         f  SS0/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.501     4.842    SS0/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.232ns (11.260%)  route 1.827ns (88.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.827     2.059    SS0/rst_fsm_IBUF
    SLICE_X60Y23         FDCE                                         f  SS0/refresh_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[0]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.232ns (11.260%)  route 1.827ns (88.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.827     2.059    SS0/rst_fsm_IBUF
    SLICE_X60Y23         FDCE                                         f  SS0/refresh_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[1]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.232ns (11.260%)  route 1.827ns (88.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.827     2.059    SS0/rst_fsm_IBUF
    SLICE_X60Y23         FDCE                                         f  SS0/refresh_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[2]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.059ns  (logic 0.232ns (11.260%)  route 1.827ns (88.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.827     2.059    SS0/rst_fsm_IBUF
    SLICE_X60Y23         FDCE                                         f  SS0/refresh_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.849     1.976    SS0/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  SS0/refresh_counter_reg[3]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.232ns (10.924%)  route 1.890ns (89.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.890     2.122    SS0/rst_fsm_IBUF
    SLICE_X60Y24         FDCE                                         f  SS0/refresh_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[4]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.232ns (10.924%)  route 1.890ns (89.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.890     2.122    SS0/rst_fsm_IBUF
    SLICE_X60Y24         FDCE                                         f  SS0/refresh_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[5]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.232ns (10.924%)  route 1.890ns (89.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.890     2.122    SS0/rst_fsm_IBUF
    SLICE_X60Y24         FDCE                                         f  SS0/refresh_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[6]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.122ns  (logic 0.232ns (10.924%)  route 1.890ns (89.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.890     2.122    SS0/rst_fsm_IBUF
    SLICE_X60Y24         FDCE                                         f  SS0/refresh_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y24         FDCE                                         r  SS0/refresh_counter_reg[7]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.213ns  (logic 0.232ns (10.473%)  route 1.982ns (89.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.982     2.213    SS0/rst_fsm_IBUF
    SLICE_X60Y25         FDCE                                         f  SS0/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 rst_fsm
                            (input port)
  Destination:            SS0/refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.213ns  (logic 0.232ns (10.473%)  route 1.982ns (89.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  rst_fsm (IN)
                         net (fo=0)                   0.000     0.000    rst_fsm
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  rst_fsm_IBUF_inst/O
                         net (fo=35, routed)          1.982     2.213    SS0/rst_fsm_IBUF
    SLICE_X60Y25         FDCE                                         f  SS0/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.848     1.975    SS0/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  SS0/refresh_counter_reg[11]/C





