-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
-- Version: 2020.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_22_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_r_TVALID : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_r_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_local_V_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_9_out_ap_vld : OUT STD_LOGIC;
    in_local_V_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_8_out_ap_vld : OUT STD_LOGIC;
    in_local_V_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_7_out_ap_vld : OUT STD_LOGIC;
    in_local_V_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_6_out_ap_vld : OUT STD_LOGIC;
    in_local_V_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_5_out_ap_vld : OUT STD_LOGIC;
    in_local_V_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_4_out_ap_vld : OUT STD_LOGIC;
    in_local_V_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_3_out_ap_vld : OUT STD_LOGIC;
    in_local_V_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_2_out_ap_vld : OUT STD_LOGIC;
    in_local_V_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_1_out_ap_vld : OUT STD_LOGIC;
    in_local_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    in_local_V_out_ap_vld : OUT STD_LOGIC;
    is_last_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    is_last_1_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of myproject_axi_myproject_axi_Pipeline_VITIS_LOOP_22_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_FF0 : STD_LOGIC_VECTOR (11 downto 0) := "111111110000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln22_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in_r_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal is_last_1_reg_253 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_1_reg_253_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_1_reg_1213 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_1_reg_1213_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal i_1_reg_1213_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln22_reg_1226 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_reg_1226_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_reg_1226_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0_reg_1230 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_reg_1230_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal is_last_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_last_reg_1240 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln574_fu_342_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln574_reg_1250 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln580_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln580_reg_1255 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln580_reg_1255_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln590_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln590_reg_1262 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln590_fu_364_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln590_reg_1268 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln590_fu_370_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln590_reg_1273 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln591_fu_376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln591_reg_1278 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln590_fu_525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln590_reg_1284 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_is_last_1_phi_fu_257_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_120 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln22_fu_282_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_local_V_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_53_fu_1038_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_local_V_1_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_44_fu_966_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_local_V_2_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_36_fu_902_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_local_V_3_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_29_fu_846_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_local_V_4_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_23_fu_798_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_local_V_5_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_18_fu_758_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_local_V_6_fu_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_14_fu_726_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_local_V_7_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_11_fu_702_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_local_V_8_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_9_fu_686_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_local_V_9_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_8_fu_678_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_265_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_fu_312_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_tmp_fu_328_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln564_fu_316_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln501_fu_338_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_352_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_1_fu_382_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal zext_ln578_fu_389_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_393_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sh_amt_fu_406_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_2_fu_399_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln590_fu_411_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln595_fu_425_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal ashr_ln595_fu_429_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_fu_439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln594_fu_419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln595_fu_435_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln597_fu_446_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_462_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln592_fu_415_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln612_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln613_fu_478_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln580_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln591_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln612_fu_484_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln591_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln591_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln590_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln594_fu_454_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln591_fu_502_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln580_fu_563_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_1_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_fu_574_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_2_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_1_fu_587_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_3_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_2_fu_600_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_4_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_3_fu_613_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_5_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_4_fu_626_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_6_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_5_fu_639_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_7_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_6_fu_652_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln26_8_fu_673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_7_fu_665_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_10_fu_694_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_12_fu_710_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_13_fu_718_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_15_fu_734_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_16_fu_742_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_17_fu_750_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_19_fu_766_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_20_fu_774_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_21_fu_782_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_22_fu_790_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_24_fu_806_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_25_fu_814_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_26_fu_822_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_27_fu_830_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_28_fu_838_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_30_fu_854_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_31_fu_862_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_32_fu_870_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_33_fu_878_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_34_fu_886_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_35_fu_894_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_37_fu_910_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_38_fu_918_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_39_fu_926_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_40_fu_934_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_41_fu_942_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_42_fu_950_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_43_fu_958_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_45_fu_974_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_46_fu_982_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_47_fu_990_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_48_fu_998_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_49_fu_1006_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_50_fu_1014_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_51_fu_1022_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_52_fu_1030_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_823 : BOOLEAN;
    signal ap_condition_828 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_axi_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component myproject_axi_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fpext_32ns_64_2_no_dsp_1_U1 : component myproject_axi_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_265_p0,
        ce => grp_fu_265_ce,
        dout => grp_fu_265_p1);

    flow_control_loop_pipe_sequential_init_U : component myproject_axi_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    i_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln22_fu_276_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    i_fu_120 <= add_ln22_fu_282_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_120 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    is_last_1_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1))) then 
                    is_last_1_reg_253 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_828)) then 
                    is_last_1_reg_253 <= is_last_reg_1240;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln22_reg_1226 = ap_const_lv1_0))) then
                add_ln590_reg_1268 <= add_ln590_fu_364_p2;
                icmp_ln580_reg_1255 <= icmp_ln580_fu_346_p2;
                icmp_ln590_reg_1262 <= icmp_ln590_fu_358_p2;
                icmp_ln591_reg_1278 <= icmp_ln591_fu_376_p2;
                p_Result_s_reg_1245 <= ireg_fu_312_p1(63 downto 63);
                sub_ln590_reg_1273 <= sub_ln590_fu_370_p2;
                trunc_ln574_reg_1250 <= trunc_ln574_fu_342_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_1_reg_1213 <= ap_sig_allocacmp_i_1;
                i_1_reg_1213_pp0_iter1_reg <= i_1_reg_1213;
                icmp_ln22_reg_1226 <= icmp_ln22_fu_276_p2;
                icmp_ln22_reg_1226_pp0_iter1_reg <= icmp_ln22_reg_1226;
                is_last_1_reg_253_pp0_iter1_reg <= is_last_1_reg_253;
                p_0_reg_1230_pp0_iter1_reg <= p_0_reg_1230;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                i_1_reg_1213_pp0_iter2_reg <= i_1_reg_1213_pp0_iter1_reg;
                icmp_ln22_reg_1226_pp0_iter2_reg <= icmp_ln22_reg_1226_pp0_iter1_reg;
                icmp_ln580_reg_1255_pp0_iter2_reg <= icmp_ln580_reg_1255;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln22_reg_1226_pp0_iter2_reg = ap_const_lv1_0))) then
                in_local_V_1_fu_128 <= select_ln26_44_fu_966_p3;
                in_local_V_2_fu_132 <= select_ln26_36_fu_902_p3;
                in_local_V_3_fu_136 <= select_ln26_29_fu_846_p3;
                in_local_V_4_fu_140 <= select_ln26_23_fu_798_p3;
                in_local_V_5_fu_144 <= select_ln26_18_fu_758_p3;
                in_local_V_6_fu_148 <= select_ln26_14_fu_726_p3;
                in_local_V_7_fu_152 <= select_ln26_11_fu_702_p3;
                in_local_V_8_fu_156 <= select_ln26_9_fu_686_p3;
                in_local_V_9_fu_160 <= select_ln26_8_fu_678_p3;
                in_local_V_fu_124 <= select_ln26_53_fu_1038_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_fu_276_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                is_last_reg_1240 <= is_last_fu_301_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_fu_276_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_0_reg_1230 <= in_r_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln580_reg_1255 = ap_const_lv1_0) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_0))) then
                select_ln590_reg_1284 <= select_ln590_fu_525_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    F2_fu_352_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln501_fu_338_p1));
    add_ln22_fu_282_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv4_1));
    add_ln590_fu_364_p2 <= std_logic_vector(unsigned(F2_fu_352_p2) + unsigned(ap_const_lv12_FF0));
    and_ln590_fu_520_p2 <= (xor_ln591_fu_514_p2 and icmp_ln590_reg_1262);
    and_ln591_fu_497_p2 <= (xor_ln580_fu_492_p2 and icmp_ln591_reg_1278);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_r_TVALID, icmp_ln22_fu_276_p2, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((icmp_ln22_fu_276_p2 = ap_const_lv1_0) and (in_r_TVALID = ap_const_logic_0) and (ap_start_int = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_r_TVALID, icmp_ln22_fu_276_p2, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((icmp_ln22_fu_276_p2 = ap_const_lv1_0) and (in_r_TVALID = ap_const_logic_0) and (ap_start_int = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_r_TVALID, icmp_ln22_fu_276_p2, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((icmp_ln22_fu_276_p2 = ap_const_lv1_0) and (in_r_TVALID = ap_const_logic_0) and (ap_start_int = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in_r_TVALID, icmp_ln22_fu_276_p2)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((icmp_ln22_fu_276_p2 = ap_const_lv1_0) and (in_r_TVALID = ap_const_logic_0));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_823_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln22_reg_1226)
    begin
                ap_condition_823 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln22_reg_1226 = ap_const_lv1_0));
    end process;


    ap_condition_828_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln22_reg_1226)
    begin
                ap_condition_828 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln22_reg_1226 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln22_fu_276_p2, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln22_fu_276_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_is_last_1_phi_fu_257_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, is_last_reg_1240, ap_loop_init, ap_condition_823)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_is_last_1_phi_fu_257_p4 <= ap_const_lv1_0;
            elsif ((ap_const_boolean_1 = ap_condition_823)) then 
                ap_phi_mux_is_last_1_phi_fu_257_p4 <= is_last_reg_1240;
            else 
                ap_phi_mux_is_last_1_phi_fu_257_p4 <= ap_const_lv1_0;
            end if;
        else 
            ap_phi_mux_is_last_1_phi_fu_257_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_120)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_120;
        end if; 
    end process;

    ashr_ln595_fu_429_p2 <= std_logic_vector(shift_right(signed(man_V_2_fu_399_p3),to_integer(unsigned('0' & zext_ln595_fu_425_p1(31-1 downto 0)))));
    exp_tmp_fu_328_p4 <= ireg_fu_312_p1(62 downto 52);

    grp_fu_265_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_265_ce <= ap_const_logic_1;
        else 
            grp_fu_265_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_265_p0 <= in_r_TDATA;
    icmp_ln22_fu_276_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv4_A) else "0";
    icmp_ln26_1_fu_582_p2 <= "1" when (i_1_reg_1213_pp0_iter2_reg = ap_const_lv4_7) else "0";
    icmp_ln26_2_fu_595_p2 <= "1" when (i_1_reg_1213_pp0_iter2_reg = ap_const_lv4_6) else "0";
    icmp_ln26_3_fu_608_p2 <= "1" when (i_1_reg_1213_pp0_iter2_reg = ap_const_lv4_5) else "0";
    icmp_ln26_4_fu_621_p2 <= "1" when (i_1_reg_1213_pp0_iter2_reg = ap_const_lv4_4) else "0";
    icmp_ln26_5_fu_634_p2 <= "1" when (i_1_reg_1213_pp0_iter2_reg = ap_const_lv4_3) else "0";
    icmp_ln26_6_fu_647_p2 <= "1" when (i_1_reg_1213_pp0_iter2_reg = ap_const_lv4_2) else "0";
    icmp_ln26_7_fu_660_p2 <= "1" when (i_1_reg_1213_pp0_iter2_reg = ap_const_lv4_1) else "0";
    icmp_ln26_8_fu_673_p2 <= "1" when (i_1_reg_1213_pp0_iter2_reg = ap_const_lv4_0) else "0";
    icmp_ln26_fu_569_p2 <= "1" when (i_1_reg_1213_pp0_iter2_reg = ap_const_lv4_8) else "0";
    icmp_ln580_fu_346_p2 <= "1" when (trunc_ln564_fu_316_p1 = ap_const_lv63_0) else "0";
    icmp_ln590_fu_358_p2 <= "1" when (signed(F2_fu_352_p2) > signed(ap_const_lv12_10)) else "0";
    icmp_ln591_fu_376_p2 <= "1" when (F2_fu_352_p2 = ap_const_lv12_10) else "0";
    icmp_ln594_fu_419_p2 <= "1" when (unsigned(sh_amt_fu_406_p3) < unsigned(ap_const_lv12_36)) else "0";
    icmp_ln612_fu_472_p2 <= "1" when (tmp_1_fu_462_p4 = ap_const_lv7_0) else "0";
    in_local_V_1_out <= in_local_V_1_fu_128;

    in_local_V_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_1_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_local_V_2_out <= in_local_V_2_fu_132;

    in_local_V_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_2_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_local_V_3_out <= in_local_V_3_fu_136;

    in_local_V_3_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_3_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_local_V_4_out <= in_local_V_4_fu_140;

    in_local_V_4_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_4_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_local_V_5_out <= in_local_V_5_fu_144;

    in_local_V_5_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_5_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_local_V_6_out <= in_local_V_6_fu_148;

    in_local_V_6_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_6_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_local_V_7_out <= in_local_V_7_fu_152;

    in_local_V_7_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_7_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_local_V_8_out <= in_local_V_8_fu_156;

    in_local_V_8_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_8_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_local_V_9_out <= in_local_V_9_fu_160;

    in_local_V_9_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_9_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    in_local_V_out <= in_local_V_fu_124;

    in_local_V_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            in_local_V_out_ap_vld <= ap_const_logic_1;
        else 
            in_local_V_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    in_r_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, in_r_TVALID, icmp_ln22_fu_276_p2, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln22_fu_276_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_r_TDATA_blk_n <= in_r_TVALID;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln22_fu_276_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_fu_276_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    ireg_fu_312_p1 <= grp_fu_265_p1;
    is_last_1_out <= is_last_1_reg_253_pp0_iter1_reg;

    is_last_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln22_reg_1226_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln22_reg_1226_pp0_iter1_reg = ap_const_lv1_1))) then 
            is_last_1_out_ap_vld <= ap_const_logic_1;
        else 
            is_last_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    is_last_fu_301_p2 <= (in_r_TLAST or ap_phi_mux_is_last_1_phi_fu_257_p4);
    man_V_1_fu_393_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(zext_ln578_fu_389_p1));
    man_V_2_fu_399_p3 <= 
        man_V_1_fu_393_p2 when (p_Result_s_reg_1245(0) = '1') else 
        zext_ln578_fu_389_p1;
    or_ln591_fu_510_p2 <= (icmp_ln591_reg_1278 or icmp_ln580_reg_1255);
    p_Result_1_fu_382_p3 <= (ap_const_lv1_1 & trunc_ln574_reg_1250);
    select_ln26_10_fu_694_p3 <= 
        select_ln580_fu_563_p3 when (icmp_ln26_7_fu_660_p2(0) = '1') else 
        in_local_V_7_fu_152;
    select_ln26_11_fu_702_p3 <= 
        in_local_V_7_fu_152 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        select_ln26_10_fu_694_p3;
    select_ln26_12_fu_710_p3 <= 
        select_ln580_fu_563_p3 when (icmp_ln26_6_fu_647_p2(0) = '1') else 
        in_local_V_6_fu_148;
    select_ln26_13_fu_718_p3 <= 
        in_local_V_6_fu_148 when (icmp_ln26_7_fu_660_p2(0) = '1') else 
        select_ln26_12_fu_710_p3;
    select_ln26_14_fu_726_p3 <= 
        in_local_V_6_fu_148 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        select_ln26_13_fu_718_p3;
    select_ln26_15_fu_734_p3 <= 
        select_ln580_fu_563_p3 when (icmp_ln26_5_fu_634_p2(0) = '1') else 
        in_local_V_5_fu_144;
    select_ln26_16_fu_742_p3 <= 
        in_local_V_5_fu_144 when (icmp_ln26_6_fu_647_p2(0) = '1') else 
        select_ln26_15_fu_734_p3;
    select_ln26_17_fu_750_p3 <= 
        in_local_V_5_fu_144 when (icmp_ln26_7_fu_660_p2(0) = '1') else 
        select_ln26_16_fu_742_p3;
    select_ln26_18_fu_758_p3 <= 
        in_local_V_5_fu_144 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        select_ln26_17_fu_750_p3;
    select_ln26_19_fu_766_p3 <= 
        select_ln580_fu_563_p3 when (icmp_ln26_4_fu_621_p2(0) = '1') else 
        in_local_V_4_fu_140;
    select_ln26_1_fu_587_p3 <= 
        in_local_V_9_fu_160 when (icmp_ln26_1_fu_582_p2(0) = '1') else 
        select_ln26_fu_574_p3;
    select_ln26_20_fu_774_p3 <= 
        in_local_V_4_fu_140 when (icmp_ln26_5_fu_634_p2(0) = '1') else 
        select_ln26_19_fu_766_p3;
    select_ln26_21_fu_782_p3 <= 
        in_local_V_4_fu_140 when (icmp_ln26_6_fu_647_p2(0) = '1') else 
        select_ln26_20_fu_774_p3;
    select_ln26_22_fu_790_p3 <= 
        in_local_V_4_fu_140 when (icmp_ln26_7_fu_660_p2(0) = '1') else 
        select_ln26_21_fu_782_p3;
    select_ln26_23_fu_798_p3 <= 
        in_local_V_4_fu_140 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        select_ln26_22_fu_790_p3;
    select_ln26_24_fu_806_p3 <= 
        select_ln580_fu_563_p3 when (icmp_ln26_3_fu_608_p2(0) = '1') else 
        in_local_V_3_fu_136;
    select_ln26_25_fu_814_p3 <= 
        in_local_V_3_fu_136 when (icmp_ln26_4_fu_621_p2(0) = '1') else 
        select_ln26_24_fu_806_p3;
    select_ln26_26_fu_822_p3 <= 
        in_local_V_3_fu_136 when (icmp_ln26_5_fu_634_p2(0) = '1') else 
        select_ln26_25_fu_814_p3;
    select_ln26_27_fu_830_p3 <= 
        in_local_V_3_fu_136 when (icmp_ln26_6_fu_647_p2(0) = '1') else 
        select_ln26_26_fu_822_p3;
    select_ln26_28_fu_838_p3 <= 
        in_local_V_3_fu_136 when (icmp_ln26_7_fu_660_p2(0) = '1') else 
        select_ln26_27_fu_830_p3;
    select_ln26_29_fu_846_p3 <= 
        in_local_V_3_fu_136 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        select_ln26_28_fu_838_p3;
    select_ln26_2_fu_600_p3 <= 
        in_local_V_9_fu_160 when (icmp_ln26_2_fu_595_p2(0) = '1') else 
        select_ln26_1_fu_587_p3;
    select_ln26_30_fu_854_p3 <= 
        select_ln580_fu_563_p3 when (icmp_ln26_2_fu_595_p2(0) = '1') else 
        in_local_V_2_fu_132;
    select_ln26_31_fu_862_p3 <= 
        in_local_V_2_fu_132 when (icmp_ln26_3_fu_608_p2(0) = '1') else 
        select_ln26_30_fu_854_p3;
    select_ln26_32_fu_870_p3 <= 
        in_local_V_2_fu_132 when (icmp_ln26_4_fu_621_p2(0) = '1') else 
        select_ln26_31_fu_862_p3;
    select_ln26_33_fu_878_p3 <= 
        in_local_V_2_fu_132 when (icmp_ln26_5_fu_634_p2(0) = '1') else 
        select_ln26_32_fu_870_p3;
    select_ln26_34_fu_886_p3 <= 
        in_local_V_2_fu_132 when (icmp_ln26_6_fu_647_p2(0) = '1') else 
        select_ln26_33_fu_878_p3;
    select_ln26_35_fu_894_p3 <= 
        in_local_V_2_fu_132 when (icmp_ln26_7_fu_660_p2(0) = '1') else 
        select_ln26_34_fu_886_p3;
    select_ln26_36_fu_902_p3 <= 
        in_local_V_2_fu_132 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        select_ln26_35_fu_894_p3;
    select_ln26_37_fu_910_p3 <= 
        select_ln580_fu_563_p3 when (icmp_ln26_1_fu_582_p2(0) = '1') else 
        in_local_V_1_fu_128;
    select_ln26_38_fu_918_p3 <= 
        in_local_V_1_fu_128 when (icmp_ln26_2_fu_595_p2(0) = '1') else 
        select_ln26_37_fu_910_p3;
    select_ln26_39_fu_926_p3 <= 
        in_local_V_1_fu_128 when (icmp_ln26_3_fu_608_p2(0) = '1') else 
        select_ln26_38_fu_918_p3;
    select_ln26_3_fu_613_p3 <= 
        in_local_V_9_fu_160 when (icmp_ln26_3_fu_608_p2(0) = '1') else 
        select_ln26_2_fu_600_p3;
    select_ln26_40_fu_934_p3 <= 
        in_local_V_1_fu_128 when (icmp_ln26_4_fu_621_p2(0) = '1') else 
        select_ln26_39_fu_926_p3;
    select_ln26_41_fu_942_p3 <= 
        in_local_V_1_fu_128 when (icmp_ln26_5_fu_634_p2(0) = '1') else 
        select_ln26_40_fu_934_p3;
    select_ln26_42_fu_950_p3 <= 
        in_local_V_1_fu_128 when (icmp_ln26_6_fu_647_p2(0) = '1') else 
        select_ln26_41_fu_942_p3;
    select_ln26_43_fu_958_p3 <= 
        in_local_V_1_fu_128 when (icmp_ln26_7_fu_660_p2(0) = '1') else 
        select_ln26_42_fu_950_p3;
    select_ln26_44_fu_966_p3 <= 
        in_local_V_1_fu_128 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        select_ln26_43_fu_958_p3;
    select_ln26_45_fu_974_p3 <= 
        select_ln580_fu_563_p3 when (icmp_ln26_fu_569_p2(0) = '1') else 
        in_local_V_fu_124;
    select_ln26_46_fu_982_p3 <= 
        in_local_V_fu_124 when (icmp_ln26_1_fu_582_p2(0) = '1') else 
        select_ln26_45_fu_974_p3;
    select_ln26_47_fu_990_p3 <= 
        in_local_V_fu_124 when (icmp_ln26_2_fu_595_p2(0) = '1') else 
        select_ln26_46_fu_982_p3;
    select_ln26_48_fu_998_p3 <= 
        in_local_V_fu_124 when (icmp_ln26_3_fu_608_p2(0) = '1') else 
        select_ln26_47_fu_990_p3;
    select_ln26_49_fu_1006_p3 <= 
        in_local_V_fu_124 when (icmp_ln26_4_fu_621_p2(0) = '1') else 
        select_ln26_48_fu_998_p3;
    select_ln26_4_fu_626_p3 <= 
        in_local_V_9_fu_160 when (icmp_ln26_4_fu_621_p2(0) = '1') else 
        select_ln26_3_fu_613_p3;
    select_ln26_50_fu_1014_p3 <= 
        in_local_V_fu_124 when (icmp_ln26_5_fu_634_p2(0) = '1') else 
        select_ln26_49_fu_1006_p3;
    select_ln26_51_fu_1022_p3 <= 
        in_local_V_fu_124 when (icmp_ln26_6_fu_647_p2(0) = '1') else 
        select_ln26_50_fu_1014_p3;
    select_ln26_52_fu_1030_p3 <= 
        in_local_V_fu_124 when (icmp_ln26_7_fu_660_p2(0) = '1') else 
        select_ln26_51_fu_1022_p3;
    select_ln26_53_fu_1038_p3 <= 
        in_local_V_fu_124 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        select_ln26_52_fu_1030_p3;
    select_ln26_5_fu_639_p3 <= 
        in_local_V_9_fu_160 when (icmp_ln26_5_fu_634_p2(0) = '1') else 
        select_ln26_4_fu_626_p3;
    select_ln26_6_fu_652_p3 <= 
        in_local_V_9_fu_160 when (icmp_ln26_6_fu_647_p2(0) = '1') else 
        select_ln26_5_fu_639_p3;
    select_ln26_7_fu_665_p3 <= 
        in_local_V_9_fu_160 when (icmp_ln26_7_fu_660_p2(0) = '1') else 
        select_ln26_6_fu_652_p3;
    select_ln26_8_fu_678_p3 <= 
        in_local_V_9_fu_160 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        select_ln26_7_fu_665_p3;
    select_ln26_9_fu_686_p3 <= 
        select_ln580_fu_563_p3 when (icmp_ln26_8_fu_673_p2(0) = '1') else 
        in_local_V_8_fu_156;
    select_ln26_fu_574_p3 <= 
        in_local_V_9_fu_160 when (icmp_ln26_fu_569_p2(0) = '1') else 
        select_ln580_fu_563_p3;
    select_ln580_fu_563_p3 <= 
        ap_const_lv32_0 when (icmp_ln580_reg_1255_pp0_iter2_reg(0) = '1') else 
        select_ln590_reg_1284;
    select_ln590_fu_525_p3 <= 
        select_ln594_fu_454_p3 when (and_ln590_fu_520_p2(0) = '1') else 
        select_ln591_fu_502_p3;
    select_ln591_fu_502_p3 <= 
        trunc_ln592_fu_415_p1 when (and_ln591_fu_497_p2(0) = '1') else 
        select_ln612_fu_484_p3;
    select_ln594_fu_454_p3 <= 
        trunc_ln595_fu_435_p1 when (icmp_ln594_fu_419_p2(0) = '1') else 
        select_ln597_fu_446_p3;
    select_ln597_fu_446_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_fu_439_p3(0) = '1') else 
        ap_const_lv32_0;
    select_ln612_fu_484_p3 <= 
        shl_ln613_fu_478_p2 when (icmp_ln612_fu_472_p2(0) = '1') else 
        ap_const_lv32_0;
        sext_ln590_fu_411_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_406_p3),32));

    sh_amt_fu_406_p3 <= 
        add_ln590_reg_1268 when (icmp_ln590_reg_1262(0) = '1') else 
        sub_ln590_reg_1273;
    shl_ln613_fu_478_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln592_fu_415_p1),to_integer(unsigned('0' & sext_ln590_fu_411_p1(31-1 downto 0)))));
    sub_ln590_fu_370_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_fu_352_p2));
    tmp_1_fu_462_p4 <= sh_amt_fu_406_p3(11 downto 5);
    tmp_fu_439_p3 <= p_0_reg_1230_pp0_iter1_reg(31 downto 31);
    trunc_ln564_fu_316_p1 <= ireg_fu_312_p1(63 - 1 downto 0);
    trunc_ln574_fu_342_p1 <= ireg_fu_312_p1(52 - 1 downto 0);
    trunc_ln592_fu_415_p1 <= man_V_2_fu_399_p3(32 - 1 downto 0);
    trunc_ln595_fu_435_p1 <= ashr_ln595_fu_429_p2(32 - 1 downto 0);
    xor_ln580_fu_492_p2 <= (icmp_ln580_reg_1255 xor ap_const_lv1_1);
    xor_ln591_fu_514_p2 <= (or_ln591_fu_510_p2 xor ap_const_lv1_1);
    zext_ln501_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_fu_328_p4),12));
    zext_ln578_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_382_p3),54));
    zext_ln595_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln590_fu_411_p1),54));
end behav;
