<stg><name>fir_Pipeline_VITIS_LOOP_27_1</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %shift_reg, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %c, i64 666, i64 215, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 127, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %icmp_ln27 = icmp_eq  i7 %i_1, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln27 = br i1 %icmp_ln27, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="7">
<![CDATA[
.split:1 %zext_ln27 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:4 %add_ln27 = add i7 %i_1, i7 127

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
.split:5 %zext_ln29 = zext i7 %add_ln27

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="7">
<![CDATA[
.split:7 %shift_reg_load = load i7 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %c_addr = getelementptr i5 %c, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="7">
<![CDATA[
.split:11 %c_load = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %store_ln27 = store i7 %add_ln27, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="7">
<![CDATA[
.split:7 %shift_reg_load = load i7 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split:9 %store_ln29 = store i32 %shift_reg_load, i7 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM_nP_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="7">
<![CDATA[
.split:11 %c_load = load i7 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="5">
<![CDATA[
.split:12 %sext_ln30 = sext i5 %c_load

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:13 %mul_ln30 = mul i32 %sext_ln30, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="33" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:13 %mul_ln30 = mul i32 %sext_ln30, i32 %shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.exitStub:0 %acc_load_1 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:0 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:14 %acc_1 = add i32 %mul_ln30, i32 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:16 %store_ln30 = store i32 %acc_1, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split:17 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="acc_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_out"/></StgValue>
</port>
<port id="59" name="shift_reg" dir="2" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="c" dir="0" iftype="1">
<core>ROM_nP_BRAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="acc" fromId="61" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_61" to="i" fromId="61" toId="9">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="shift_reg" to="specmemcore_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specmemcore_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="74" from="c" to="specmemcore_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_67" to="specmemcore_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specmemcore_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_71" to="specmemcore_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="i" to="store_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="acc" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="85" from="i" to="i_1" fromId="9" toId="15">
</dataflow>
<dataflow id="86" from="i_1" to="icmp_ln27" fromId="15" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln27" fromId="87" toId="16">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty" fromId="91" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty" fromId="91" toId="17">
</dataflow>
<dataflow id="95" from="icmp_ln27" to="br_ln27" fromId="16" toId="18">
</dataflow>
<dataflow id="96" from="i_1" to="zext_ln27" fromId="15" toId="19">
</dataflow>
<dataflow id="97" from="i_1" to="add_ln27" fromId="15" toId="20">
</dataflow>
<dataflow id="98" from="StgValue_79" to="add_ln27" fromId="79" toId="20">
</dataflow>
<dataflow id="99" from="add_ln27" to="zext_ln29" fromId="20" toId="21">
</dataflow>
<dataflow id="100" from="shift_reg" to="shift_reg_addr" fromId="59" toId="22">
</dataflow>
<dataflow id="102" from="StgValue_101" to="shift_reg_addr" fromId="101" toId="22">
</dataflow>
<dataflow id="103" from="zext_ln29" to="shift_reg_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="104" from="shift_reg_addr" to="shift_reg_load" fromId="22" toId="23">
</dataflow>
<dataflow id="105" from="c" to="c_addr" fromId="60" toId="24">
</dataflow>
<dataflow id="106" from="StgValue_101" to="c_addr" fromId="101" toId="24">
</dataflow>
<dataflow id="107" from="zext_ln27" to="c_addr" fromId="19" toId="24">
</dataflow>
<dataflow id="108" from="c_addr" to="c_load" fromId="24" toId="25">
</dataflow>
<dataflow id="109" from="add_ln27" to="store_ln27" fromId="20" toId="26">
</dataflow>
<dataflow id="110" from="i" to="store_ln27" fromId="9" toId="26">
</dataflow>
<dataflow id="111" from="shift_reg_addr" to="shift_reg_load" fromId="22" toId="27">
</dataflow>
<dataflow id="112" from="shift_reg" to="shift_reg_addr_1" fromId="59" toId="28">
</dataflow>
<dataflow id="113" from="StgValue_101" to="shift_reg_addr_1" fromId="101" toId="28">
</dataflow>
<dataflow id="114" from="zext_ln27" to="shift_reg_addr_1" fromId="19" toId="28">
</dataflow>
<dataflow id="115" from="shift_reg_load" to="store_ln29" fromId="27" toId="29">
</dataflow>
<dataflow id="116" from="shift_reg_addr_1" to="store_ln29" fromId="28" toId="29">
</dataflow>
<dataflow id="117" from="c_addr" to="c_load" fromId="24" toId="30">
</dataflow>
<dataflow id="118" from="c_load" to="sext_ln30" fromId="30" toId="31">
</dataflow>
<dataflow id="119" from="sext_ln30" to="mul_ln30" fromId="31" toId="32">
</dataflow>
<dataflow id="120" from="shift_reg_load" to="mul_ln30" fromId="27" toId="32">
</dataflow>
<dataflow id="121" from="sext_ln30" to="mul_ln30" fromId="31" toId="33">
</dataflow>
<dataflow id="122" from="shift_reg_load" to="mul_ln30" fromId="27" toId="33">
</dataflow>
<dataflow id="123" from="acc" to="acc_load" fromId="8" toId="34">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="124" toId="35">
</dataflow>
<dataflow id="126" from="StgValue_61" to="specpipeline_ln25" fromId="61" toId="35">
</dataflow>
<dataflow id="127" from="StgValue_82" to="specpipeline_ln25" fromId="82" toId="35">
</dataflow>
<dataflow id="128" from="StgValue_82" to="specpipeline_ln25" fromId="82" toId="35">
</dataflow>
<dataflow id="129" from="StgValue_82" to="specpipeline_ln25" fromId="82" toId="35">
</dataflow>
<dataflow id="131" from="empty_0" to="specpipeline_ln25" fromId="130" toId="35">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopName" to="specloopname_ln25" fromId="132" toId="36">
</dataflow>
<dataflow id="135" from="empty_2" to="specloopname_ln25" fromId="134" toId="36">
</dataflow>
<dataflow id="136" from="mul_ln30" to="acc_1" fromId="33" toId="37">
</dataflow>
<dataflow id="137" from="acc_load" to="acc_1" fromId="34" toId="37">
</dataflow>
<dataflow id="138" from="acc_1" to="store_ln30" fromId="37" toId="38">
</dataflow>
<dataflow id="139" from="acc" to="store_ln30" fromId="8" toId="38">
</dataflow>
<dataflow id="140" from="acc" to="acc_load_1" fromId="8" toId="40">
</dataflow>
<dataflow id="142" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="141" toId="41">
</dataflow>
<dataflow id="143" from="acc_out" to="write_ln0" fromId="58" toId="41">
</dataflow>
<dataflow id="144" from="acc_load_1" to="write_ln0" fromId="40" toId="41">
</dataflow>
<dataflow id="145" from="icmp_ln27" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="146" from="icmp_ln27" to="StgValue_5" fromId="16" toId="5">
</dataflow>
</dataflows>


</stg>
