[Scintilla]
VHDL\style0\color=C3BE98
VHDL\style0\eolfill=false
VHDL\style0\font=Courier New, 12, 0, 0, 0
VHDL\style0\paper=1A0F0B
VHDL\style1\color=679D47
VHDL\style1\eolfill=false
VHDL\style1\font=Courier New, 12, 0, 0, 0
VHDL\style1\paper=1A0F0B
VHDL\style2\color=679D47
VHDL\style2\eolfill=false
VHDL\style2\font=Courier New, 12, 0, 0, 0
VHDL\style2\paper=1A0F0B
VHDL\style3\color=DA5659
VHDL\style3\eolfill=false
VHDL\style3\font=Courier New, 12, 0, 0, 0
VHDL\style3\paper=1A0F0B
VHDL\style4\color=7CA563
VHDL\style4\eolfill=false
VHDL\style4\font=Courier New, 12, 0, 0, 0
VHDL\style4\paper=1A0F0B
VHDL\style5\color=B3935C
VHDL\style5\eolfill=false
VHDL\style5\font=Courier New, 12, 0, 0, 0
VHDL\style5\paper=1A0F0B
VHDL\style6\color=D77261
VHDL\style6\eolfill=false
VHDL\style6\font=Courier New, 12, 0, 0, 0
VHDL\style6\paper=1A0F0B
VHDL\style7\color=7CA563
VHDL\style7\eolfill=false
VHDL\style7\font=Courier New, 12, 0, 0, 0
VHDL\style7\paper=1A0F0B
VHDL\style8\color=B3935C
VHDL\style8\eolfill=false
VHDL\style8\font=Courier New, 12, 0, 0, 0
VHDL\style8\paper=1A0F0B
VHDL\style9\color=B3935C
VHDL\style9\eolfill=false
VHDL\style9\font=Courier New, 12, 0, 0, 0
VHDL\style9\paper=1A0F0B
VHDL\style10\color=C3BE98
VHDL\style10\eolfill=false
VHDL\style10\font=Courier New, 12, 0, 0, 0
VHDL\style10\paper=1A0F0B
VHDL\style11\color=C3BE98
VHDL\style11\eolfill=false
VHDL\style11\font=Courier New, 12, 0, 0, 0
VHDL\style11\paper=1A0F0B
VHDL\style12\color=C3BE98
VHDL\style12\eolfill=false
VHDL\style12\font=Courier New, 12, 0, 0, 0
VHDL\style12\paper=1A0F0B
VHDL\style13\color=C3BE98
VHDL\style13\eolfill=false
VHDL\style13\font=Courier New, 12, 0, 0, 0
VHDL\style13\paper=1A0F0B
VHDL\style14\color=C3BE98
VHDL\style14\eolfill=false
VHDL\style14\font=Courier New, 12, 0, 0, 0
VHDL\style14\paper=1A0F0B
VHDL\defaultcolor=C3BE98
VHDL\defaultpaper=1A0F0B
VHDL\defaultfont=Courier New, 12, 0, 0, 0
VHDL\autoindentstyle=-1