#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Nov 24 18:55:35 2022
# Process ID: 7288
# Current directory: F:/Verilog_Learn/sim_105_adder/vivado_prj/kt7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12080 F:\Verilog_Learn\sim_105_adder\vivado_prj\kt7\kt7.xpr
# Log file: F:/Verilog_Learn/sim_105_adder/vivado_prj/kt7/vivado.log
# Journal file: F:/Verilog_Learn/sim_105_adder/vivado_prj/kt7\vivado.jou
# Running On: ZHOUXXXX, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34137 MB
#-----------------------------------------------------------
start_gui
open_project F:/Verilog_Learn/sim_105_adder/vivado_prj/kt7/kt7.xpr
add_files -norecurse F:/Verilog_Learn/sim_105_adder/design/vlg_design_ex1.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vlg_design_ex1 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
add_files -norecurse F:/Verilog_Learn/sim_105_adder/design/vlg_design_ex2.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top vlg_design_ex2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
