<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library,Library/Interface Protocols,Library/University Program/Memory,Project,Library/University Program" />
 <window width="2584" height="1540" x="-12" y="-12" />
 <generation synthesis="VHDL" />
</preferences>
