Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct  2 12:35:34 2024
| Host         : DESKTOP-76F846E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./output/post_route_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.909        0.000                      0                 7885        0.037        0.000                      0                 7885        0.000        0.000                       0                  3524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
FMC_CLK0_P        {0.000 10.000}       20.000          50.000          
  mmcm_clk_120_o  {0.000 4.167}        8.333           120.000         
  mmcm_clk_300_o  {0.000 1.667}        3.333           300.000         
  mmcm_clk_600_o  {0.000 0.833}        1.667           600.000         
    o_clk_120_1   {0.000 3.333}        8.333           120.000         
    o_clk_200_1   {0.000 1.667}        5.000           200.000         
  mmcm_clk_fb_o   {0.000 10.000}       20.000          50.000          
FMC_LA00_CC_N     {0.000 0.834}        1.667           599.880         
  o_clk_120       {0.834 4.168}        8.335           119.976         
  o_clk_200       {0.834 2.501}        5.001           199.960         
GCLK              {0.000 5.000}        10.000          100.000         
  pll_clk_166_o   {0.000 3.000}        6.000           166.667         
  pll_clk_50_o    {0.000 10.000}       20.000          50.000          
  pll_clk_fb_o    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FMC_CLK0_P                                                                                                                                                          7.000        0.000                       0                     1  
  mmcm_clk_120_o        3.023        0.000                      0                 3858        0.049        0.000                      0                 3858        2.917        0.000                       0                  1628  
  mmcm_clk_300_o                                                                                                                                                    0.109        0.000                       0                     3  
  mmcm_clk_600_o                                                                                                                                                    0.000        0.000                       0                    11  
    o_clk_120_1         3.875        0.000                      0                  294        0.093        0.000                      0                  294        2.083        0.000                       0                   250  
    o_clk_200_1         0.991        0.000                      0                  343        0.145        0.000                      0                  343        0.417        0.000                       0                   192  
  mmcm_clk_fb_o                                                                                                                                                    18.751        0.000                       0                     2  
FMC_LA00_CC_N                                                                                                                                                       0.000        0.000                       0                     9  
  o_clk_120             4.039        0.000                      0                  294        0.037        0.000                      0                  294        2.084        0.000                       0                   246  
  o_clk_200             0.909        0.000                      0                  343        0.098        0.000                      0                  343        0.417        0.000                       0                   192  
GCLK                                                                                                                                                                3.000        0.000                       0                     1  
  pll_clk_166_o         1.045        0.000                      0                 2753        0.037        0.000                      0                 2753        1.750        0.000                       0                   984  
  pll_clk_50_o                                                                                                                                                     17.845        0.000                       0                     3  
  pll_clk_fb_o                                                                                                                                                      8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FMC_CLK0_P
  To Clock:  FMC_CLK0_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_CLK0_P
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FMC_CLK0_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_120_o
  To Clock:  mmcm_clk_120_o

Setup :            0  Failing Endpoints,  Worst Slack        3.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.917ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_tlp_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             mmcm_clk_120_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (mmcm_clk_120_o rise@8.333ns - mmcm_clk_120_o rise@0.000ns)
  Data Path Delay:        5.205ns  (logic 1.474ns (28.321%)  route 3.731ns (71.679%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.541ns = ( 13.875 - 8.333 ) 
    Source Clock Delay      (SCD):    6.064ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_120_o rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           1.285     2.201    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.290 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           1.889     4.179    inst_mmcm/mmcm_clk_120_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.280 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1626, routed)        1.784     6.064    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_rst_reg[0]
    SLICE_X100Y57        FDCE                                         r  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_tlp_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518     6.582 f  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_tlp_enable_reg/Q
                         net (fo=4, routed)           0.964     7.545    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_tlp_enable
    SLICE_X101Y58        LUT3 (Prop_lut3_I1_O)        0.152     7.697 f  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state[2]_i_2__10/O
                         net (fo=7, routed)           1.147     8.844    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state[2]_i_2__10_n_0
    SLICE_X105Y57        LUT5 (Prop_lut5_I4_O)        0.354     9.198 r  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state[11]_i_5/O
                         net (fo=2, routed)           0.958    10.156    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state[11]_i_5_n_0
    SLICE_X105Y60        LUT4 (Prop_lut4_I1_O)        0.326    10.482 r  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state[0]_i_5__2/O
                         net (fo=1, routed)           0.662    11.144    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state[0]_i_5__2_n_0
    SLICE_X103Y60        LUT6 (Prop_lut6_I4_O)        0.124    11.268 r  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state[0]_i_1__7/O
                         net (fo=1, routed)           0.000    11.268    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/ri_state__0[0]
    SLICE_X103Y60        FDPE                                         r  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_120_o rise edge)
                                                      8.333     8.333 r  
    L18                                               0.000     8.333 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     8.333    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.206 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           1.162    10.368    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.452 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           1.725    12.177    inst_mmcm/mmcm_clk_120_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.268 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1626, routed)        1.607    13.875    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_rst_reg[0]
    SLICE_X103Y60        FDPE                                         r  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state_reg[0]/C
                         clock pessimism              0.460    14.334    
                         clock uncertainty           -0.074    14.260    
    SLICE_X103Y60        FDPE (Setup_fdpe_C_D)        0.031    14.291    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_packet_generator/inst_controller/r_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_frame_shift_in/r_stage_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_7_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clk_120_o  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             mmcm_clk_120_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_120_o rise@0.000ns - mmcm_clk_120_o rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.393ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_120_o rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           0.440     0.784    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.835 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.529     1.364    inst_mmcm/mmcm_clk_120_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.390 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1626, routed)        0.606     1.996    inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_frame_shift_in/r_stage_reg[6][7]_0
    SLICE_X97Y58         FDRE                                         r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_frame_shift_in/r_stage_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDRE (Prop_fdre_C_Q)         0.141     2.137 r  inst_transceiver_a/inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/inst_frame_shift_in/r_stage_reg[4][0]/Q
                         net (fo=2, routed)           0.068     2.205    inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_7_24_29/DIA0
    SLICE_X96Y58         RAMD32                                       r  inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_7_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_120_o rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           0.480     0.858    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.912 r  inst_mmcm/inst_mmcm_adv/CLKOUT1
                         net (fo=1, routed)           0.576     1.488    inst_mmcm/mmcm_clk_120_o
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.517 r  inst_mmcm/inst_bufg_clk_120/O
                         net (fo=1626, routed)        0.876     2.393    inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_7_24_29/WCLK
    SLICE_X96Y58         RAMD32                                       r  inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_7_24_29/RAMA/CLK
                         clock pessimism             -0.385     2.009    
    SLICE_X96Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.156    inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_7_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_120_o
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y17   inst_mmcm/inst_bufg_clk_120/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X98Y55     inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.167       2.917      SLICE_X98Y55     inst_link_layer_top/inst_receiver_packet_interface_top/inst_packet_checker/r_ram_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_300_o
  To Clock:  mmcm_clk_300_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_300_o
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         3.333       0.109      IDELAYCTRL_X1Y1  inst_delay_control/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         3.333       1.931      IDELAYCTRL_X1Y1  inst_delay_control/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_600_o
  To Clock:  mmcm_clk_600_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_600_o
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { inst_mmcm/inst_mmcm_adv/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.667       0.000      ILOGIC_X1Y58     inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_iserdese2/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_120_1
  To Clock:  o_clk_120_1

Setup :            0  Failing Endpoints,  Worst Slack        3.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Path Group:             o_clk_120_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (o_clk_120_1 rise@8.333ns - o_clk_120_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.964ns (44.256%)  route 2.474ns (55.744%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 13.156 - 8.333 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           1.285     2.201    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.290 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, routed)           1.063     3.353    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y7            BUFR (Prop_bufr_I_O)         1.031     4.384 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, routed)         0.891     5.275    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
    SLICE_X102Y51        FDCE                                         r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.478     5.753 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[6]/Q
                         net (fo=12, routed)          1.070     6.823    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync[6]
    SLICE_X102Y49        LUT2 (Prop_lut2_I0_O)        0.317     7.140 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_8/O
                         net (fo=1, routed)           0.452     7.592    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_8_n_0
    SLICE_X102Y49        LUT6 (Prop_lut6_I5_O)        0.328     7.920 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_2__1/O
                         net (fo=1, routed)           0.951     8.872    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_2__1_n_0
    SLICE_X103Y50        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.507     9.379 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.379    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_n_0
    SLICE_X103Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.713 r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry__0/O[1]
                         net (fo=1, routed)           0.000     9.713    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0[5]
    SLICE_X103Y51        FDCE                                         r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120_1 rise edge)
                                                      8.333     8.333 r  
    L18                                               0.000     8.333 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     8.333    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     9.206 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           1.162    10.368    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.452 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, routed)           0.960    11.412    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y7            BUFR (Prop_bufr_I_O)         0.918    12.330 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, routed)         0.826    13.156    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
    SLICE_X103Y51        FDCE                                         r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/C
                         clock pessimism              0.430    13.586    
                         clock uncertainty           -0.060    13.526    
    SLICE_X103Y51        FDCE (Setup_fdce_C_D)        0.062    13.588    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]
  -------------------------------------------------------------------
                         required time                         13.588    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 inst_transceiver_a/inst_rx_packet_buffer/r_data_i_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Destination:            inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by o_clk_120_1  {rise@0.000ns fall@3.333ns period=8.333ns})
  Path Group:             o_clk_120_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_120_1 rise@0.000ns - o_clk_120_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           0.440     0.784    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.835 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, routed)           0.363     1.198    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y7            BUFR (Prop_bufr_I_O)         0.270     1.468 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, routed)         0.288     1.756    inst_transceiver_a/inst_rx_packet_buffer/i_wr_clk
    SLICE_X105Y51        FDPE                                         r  inst_transceiver_a/inst_rx_packet_buffer/r_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y51        FDPE (Prop_fdpe_C_Q)         0.141     1.897 r  inst_transceiver_a/inst_rx_packet_buffer/r_data_i_reg[5]/Q
                         net (fo=1, routed)           0.112     2.009    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_3_5/DIC
    SLICE_X104Y52        RAMD64E                                      r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           0.480     0.858    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.912 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, routed)           0.402     1.314    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y7            BUFR (Prop_bufr_I_O)         0.431     1.745 r  inst_mmcm/inst_bufr_120/O
                         net (fo=250, routed)         0.326     2.071    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_3_5/WCLK
    SLICE_X104Y52        RAMD64E                                      r  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.299     1.772    
    SLICE_X104Y52        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.916    inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_120_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         8.333
Sources:            { inst_mmcm/inst_bufr_120/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         8.333       6.666      OLOGIC_X1Y70   inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_tx/inst_oserdes/inst_oserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         5.000       3.750      SLICE_X104Y50  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         3.333       2.083      SLICE_X104Y50  inst_transceiver_a/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_200_1
  To Clock:  o_clk_200_1

Setup :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Destination:            inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Path Group:             o_clk_200_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (o_clk_200_1 rise@5.000ns - o_clk_200_1 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.854ns (24.080%)  route 2.693ns (75.920%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 9.759 - 5.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.916     0.916 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           1.285     2.201    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.290 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, routed)           1.063     3.353    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y6            BUFR (Prop_bufr_I_O)         1.031     4.384 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, routed)         0.824     5.208    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/i_clk_200
    SLICE_X111Y50        FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDCE (Prop_fdce_C_Q)         0.456     5.664 f  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[8]/Q
                         net (fo=10, routed)          0.887     6.550    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg_n_0_[8]
    SLICE_X113Y49        LUT4 (Prop_lut4_I0_O)        0.124     6.674 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_loop_cnt[0]_i_2/O
                         net (fo=4, routed)           0.427     7.101    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_loop_cnt[0]_i_2_n_0
    SLICE_X113Y49        LUT5 (Prop_lut5_I0_O)        0.124     7.225 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[3]_i_2__2/O
                         net (fo=2, routed)           0.716     7.941    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[3]_i_2__2_n_0
    SLICE_X113Y50        LUT5 (Prop_lut5_I0_O)        0.150     8.091 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift[7]_i_1/O
                         net (fo=8, routed)           0.663     8.754    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/ri_filter_shift
    SLICE_X112Y50        FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200_1 rise edge)
                                                      5.000     5.000 r  
    L18                                               0.000     5.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     5.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.872     5.872 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           1.162     7.034    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     7.118 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, routed)           0.960     8.078    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y6            BUFR (Prop_bufr_I_O)         0.918     8.996 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, routed)         0.763     9.759    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/i_clk_200
    SLICE_X112Y50        FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift_reg[0]/C
                         clock pessimism              0.423    10.183    
                         clock uncertainty           -0.060    10.122    
    SLICE_X112Y50        FDCE (Setup_fdce_C_CE)      -0.377     9.745    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_filter_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -8.754    
  -------------------------------------------------------------------
                         slack                                  0.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Destination:            inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r3_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by o_clk_200_1  {rise@0.000ns fall@1.667ns period=5.000ns})
  Path Group:             o_clk_200_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_200_1 rise@0.000ns - o_clk_200_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.395%)  route 0.327ns (66.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.344     0.344 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           0.440     0.784    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.835 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, routed)           0.363     1.198    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y6            BUFR (Prop_bufr_I_O)         0.270     1.468 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, routed)         0.263     1.731    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/i_clk_200
    SLICE_X112Y54        FDCE                                         r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDCE (Prop_fdce_C_Q)         0.164     1.895 r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[1]/Q
                         net (fo=29, routed)          0.327     2.222    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r3_0_15_0_5/ADDRD1
    SLICE_X108Y54        RAMD32                                       r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r3_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  FMC_CLK0_P (IN)
                         net (fo=0)                   0.000     0.000    inst_mmcm/FMC_CLK0_P
    L18                  IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  inst_mmcm/inst_ibufgds_clk0/O
                         net (fo=1, routed)           0.480     0.858    inst_mmcm/ibufgds_clk_o
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.912 r  inst_mmcm/inst_mmcm_adv/CLKOUT0
                         net (fo=3, routed)           0.402     1.314    inst_mmcm/mmcm_clk_600_o
    BUFR_X1Y6            BUFR (Prop_bufr_I_O)         0.431     1.745 r  inst_mmcm/inst_bufr_300/O
                         net (fo=192, routed)         0.300     2.045    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r3_0_15_0_5/WCLK
    SLICE_X108Y54        RAMD32                                       r  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r3_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.277     1.768    
    SLICE_X108Y54        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.077    inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r3_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_200_1
Waveform(ns):       { 0.000 1.667 }
Period(ns):         5.000
Sources:            { inst_mmcm/inst_bufr_300/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C  n/a            2.360         5.000       2.640      IDELAY_X1Y58   inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_idelaye2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.333       2.083      SLICE_X108Y53  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.667       0.417      SLICE_X108Y53  inst_transceiver_a/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_fb_o
  To Clock:  mmcm_clk_fb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_fb_o
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_mmcm/inst_mmcm_adv/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  inst_mmcm/inst_mmcm_adv/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_LA00_CC_N
  To Clock:  FMC_LA00_CC_N

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_LA00_CC_N
Waveform(ns):       { 0.000 0.834 }
Period(ns):         1.667
Sources:            { FMC_LA00_CC_N }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.667         1.667       0.000      ILOGIC_X1Y68  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_iserdese2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_120
  To Clock:  o_clk_120

Setup :            0  Failing Endpoints,  Worst Slack        4.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Destination:            inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Path Group:             o_clk_120
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.335ns  (o_clk_120 rise@9.169ns - o_clk_120 rise@0.834ns)
  Data Path Delay:        4.287ns  (logic 2.141ns (49.947%)  route 2.146ns (50.053%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 12.224 - 9.169 ) 
    Source Clock Delay      (SCD):    3.322ns = ( 4.156 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.907     1.741 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, routed)           0.510     2.251    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     3.283 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, routed)         0.873     4.156    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
    SLICE_X102Y72        FDCE                                         r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.478     4.634 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync_reg[4]/Q
                         net (fo=11, routed)          1.146     5.779    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_rd_ptr_gray_sync[4]
    SLICE_X99Y72         LUT3 (Prop_lut3_I1_O)        0.329     6.108 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_9__2/O
                         net (fo=2, routed)           0.451     6.559    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_9__2_n_0
    SLICE_X99Y72         LUT5 (Prop_lut5_I0_O)        0.326     6.885 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_12__0/O
                         net (fo=2, routed)           0.549     7.434    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_12__0_n_0
    SLICE_X101Y71        LUT5 (Prop_lut5_I0_O)        0.124     7.558 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.558    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_i_6__2_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.108 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.108    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry_n_0
    SLICE_X101Y72        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.442 r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0_carry__0/O[1]
                         net (fo=1, routed)           0.000     8.442    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff0[5]
    SLICE_X101Y72        FDCE                                         r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120 rise edge)
                                                      9.169     9.169 f  
    M20                                               0.000     9.169 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     9.169    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.864    10.033 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, routed)           0.459    10.492    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    11.411 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, routed)         0.813    12.224    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/i_wr_clk
    SLICE_X101Y72        FDCE                                         r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]/C
                         clock pessimism              0.231    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X101Y72        FDCE (Setup_fdce_C_D)        0.062    12.482    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_wr_ptr_diff_reg[5]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  4.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_transceiver_b/inst_rx_packet_buffer/r_data_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Destination:            inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by o_clk_120  {rise@0.834ns fall@4.168ns period=8.335ns})
  Path Group:             o_clk_120
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_120 rise@0.834ns - o_clk_120 rise@0.834ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 2.257 - 0.834 ) 
    Source Clock Delay      (SCD):    1.088ns = ( 1.921 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_120 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.336     1.169 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, routed)           0.206     1.375    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     1.646 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, routed)         0.275     1.921    inst_transceiver_b/inst_rx_packet_buffer/i_wr_clk
    SLICE_X105Y73        FDCE                                         r  inst_transceiver_b/inst_rx_packet_buffer/r_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.141     2.062 r  inst_transceiver_b/inst_rx_packet_buffer/r_data_i_reg[0]/Q
                         net (fo=1, routed)           0.056     2.118    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/DIA
    SLICE_X104Y73        RAMD64E                                      r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_120 rise edge)
                                                      0.834     0.834 f  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.370     1.204 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, routed)           0.311     1.515    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.947 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O
                         net (fo=246, routed)         0.310     2.257    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/WCLK
    SLICE_X104Y73        RAMD64E                                      r  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.322     1.934    
    SLICE_X104Y73        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.081    inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_120
Waveform(ns):       { 0.834 4.168 }
Period(ns):         8.335
Sources:            { inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_120/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         8.335       6.668      OLOGIC_X1Y84   inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_tx/inst_oserdes/inst_oserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD64E/CLK       n/a            1.250         5.001       3.751      SLICE_X104Y73  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK       n/a            1.250         3.334       2.084      SLICE_X104Y73  inst_transceiver_b/inst_rx_packet_buffer/inst_async_fifo/r_ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_200
  To Clock:  o_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Destination:            inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Path Group:             o_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.001ns  (o_clk_200 rise@5.835ns - o_clk_200 rise@0.834ns)
  Data Path Delay:        3.788ns  (logic 1.058ns (27.934%)  route 2.730ns (72.066%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 8.890 - 5.835 ) 
    Source Clock Delay      (SCD):    3.326ns = ( 4.160 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.907     1.741 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, routed)           0.510     2.251    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     3.283 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, routed)         0.877     4.160    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/o_clk_200
    SLICE_X103Y70        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDCE (Prop_fdce_C_Q)         0.456     4.616 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[7]/Q
                         net (fo=14, routed)          0.935     5.551    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg_n_0_[7]
    SLICE_X102Y70        LUT4 (Prop_lut4_I1_O)        0.150     5.701 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[14]_i_11__0/O
                         net (fo=1, routed)           0.602     6.302    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[14]_i_11__0_n_0
    SLICE_X104Y70        LUT5 (Prop_lut5_I0_O)        0.328     6.630 f  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[14]_i_5__0/O
                         net (fo=2, routed)           0.593     7.223    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[14]_i_5__0_n_0
    SLICE_X106Y70        LUT6 (Prop_lut6_I1_O)        0.124     7.347 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[14]_i_1__1/O
                         net (fo=15, routed)          0.601     7.947    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state[14]_i_1__1_n_0
    SLICE_X105Y69        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200 rise edge)
                                                      5.835     5.835 f  
    M20                                               0.000     5.835 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     5.835    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.864     6.699 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, routed)           0.459     7.158    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     8.077 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, routed)         0.813     8.890    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/o_clk_200
    SLICE_X105Y69        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[10]/C
                         clock pessimism              0.207     9.097    
                         clock uncertainty           -0.035     9.062    
    SLICE_X105Y69        FDCE (Setup_fdce_C_CE)      -0.205     8.857    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_tab_cal/r_state_reg[10]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  0.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Destination:            inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r2_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by o_clk_200  {rise@0.834ns fall@2.501ns period=5.001ns})
  Path Group:             o_clk_200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_200 rise@0.834ns - o_clk_200 rise@0.834ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.507%)  route 0.225ns (61.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 2.235 - 0.834 ) 
    Source Clock Delay      (SCD):    1.066ns = ( 1.899 - 0.834 ) 
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_200 rise edge)
                                                      0.834     0.834 r  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.336     1.169 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, routed)           0.206     1.375    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     1.646 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, routed)         0.253     1.899    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/o_clk_200
    SLICE_X111Y72        FDCE                                         r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y72        FDCE (Prop_fdce_C_Q)         0.141     2.040 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_wr_addr_reg[2]/Q
                         net (fo=29, routed)          0.225     2.265    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r2_0_15_0_5/ADDRD2
    SLICE_X112Y71        RAMD32                                       r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r2_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_200 rise edge)
                                                      0.834     0.834 f  
    M20                                               0.000     0.834 f  FMC_LA00_CC_N (IN)
                         net (fo=0)                   0.000     0.834    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/FMC_LA00_CC_N
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.370     1.204 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_ibufds_phys_clk/O
                         net (fo=3, routed)           0.311     1.515    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/ibufds_clk_600_o
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.947 r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O
                         net (fo=192, routed)         0.288     2.235    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r2_0_15_0_5/WCLK
    SLICE_X112Y71        RAMD32                                       r  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r2_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.321     1.913    
    SLICE_X112Y71        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.167    inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r2_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_200
Waveform(ns):       { 0.834 2.501 }
Period(ns):         5.001
Sources:            { inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_clk_div/inst_bufr_300/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C  n/a            2.360         5.001       2.641      IDELAY_X1Y68   inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_iserdes_master/inst_idelaye2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         3.334       2.084      SLICE_X112Y70  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         1.667       0.417      SLICE_X112Y70  inst_transceiver_b/inst_physical_layer_top/inst_physical_iob_rx/inst_gearbox/r_ram_reg_r1_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_166_o
  To Clock:  pll_clk_166_o

Setup :            0  Failing Endpoints,  Worst Slack        1.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 inst_test_core/inst_bank_p/r_addr_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             pll_clk_166_o
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (pll_clk_166_o rise@6.000ns - pll_clk_166_o rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 1.122ns (25.030%)  route 3.361ns (74.970%))
  Logic Levels:           2  (LUT3=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.068ns = ( 12.068 - 6.000 ) 
    Source Clock Delay      (SCD):    6.611ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_166_o rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, routed)           1.306     2.796    inst_pll/ibuf_gclk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.884 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, routed)           1.849     4.733    inst_pll/pll_clk_166_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.834 r  inst_pll/inst_bufg_clk1/O
                         net (fo=982, routed)         1.777     6.611    inst_test_core/inst_bank_p/r_addr_b_reg[2]_1
    SLICE_X93Y67         FDRE                                         r  inst_test_core/inst_bank_p/r_addr_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y67         FDRE (Prop_fdre_C_Q)         0.419     7.030 r  inst_test_core/inst_bank_p/r_addr_b_reg[1]/Q
                         net (fo=112, routed)         1.433     8.464    inst_test_core/inst_bank_p/r_ram_reg_r2_0_7_24_29/ADDRB1
    SLICE_X98Y63         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.327     8.791 r  inst_test_core/inst_bank_p/r_ram_reg_r2_0_7_24_29/RAMB/O
                         net (fo=1, routed)           1.243    10.034    inst_test_core/o_data_b__0[26]
    SLICE_X93Y62         LUT3 (Prop_lut3_I1_O)        0.376    10.410 r  inst_test_core/o_trx_a_data_i_inferred_i_30/O
                         net (fo=1, routed)           0.684    11.094    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_24_29/DIB0
    SLICE_X92Y57         RAMD32                                       r  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_166_o rise edge)
                                                      6.000     6.000 r  
    Y9                                                0.000     6.000 r  GCLK (IN)
                         net (fo=0)                   0.000     6.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     7.420 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, routed)           1.181     8.601    inst_pll/ibuf_gclk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.684 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, routed)           1.686    10.370    inst_pll/pll_clk_166_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.461 r  inst_pll/inst_bufg_clk1/O
                         net (fo=982, routed)         1.608    12.068    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_24_29/WCLK
    SLICE_X92Y57         RAMD32                                       r  inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.526    12.594    
                         clock uncertainty           -0.068    12.526    
    SLICE_X92Y57         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.387    12.139    inst_transceiver_a/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         12.139    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 inst_test_core/inst_loop_interface_top/inst_handler_b/r_temp_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by pll_clk_166_o  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             pll_clk_166_o
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk_166_o rise@0.000ns - pll_clk_166_o rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_166_o rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, routed)           0.440     0.698    inst_pll/ibuf_gclk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.748 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, routed)           0.533     1.281    inst_pll/pll_clk_166_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.307 r  inst_pll/inst_bufg_clk1/O
                         net (fo=982, routed)         0.603     1.910    inst_test_core/inst_loop_interface_top/inst_handler_b/r_temp_reg[33]_1
    SLICE_X99Y81         FDCE                                         r  inst_test_core/inst_loop_interface_top/inst_handler_b/r_temp_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y81         FDCE (Prop_fdce_C_Q)         0.141     2.051 r  inst_test_core/inst_loop_interface_top/inst_handler_b/r_temp_reg[18]/Q
                         net (fo=1, routed)           0.056     2.107    inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_18_23/DIA0
    SLICE_X98Y81         RAMD32                                       r  inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk_166_o rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    inst_pll/GCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  inst_pll/inst_ibuf_clk_in/O
                         net (fo=1, routed)           0.481     0.927    inst_pll/ibuf_gclk_o
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  inst_pll/inst_plle2_base/CLKOUT1
                         net (fo=1, routed)           0.580     1.560    inst_pll/pll_clk_166_o
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.589 r  inst_pll/inst_bufg_clk1/O
                         net (fo=982, routed)         0.871     2.460    inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_18_23/WCLK
    SLICE_X98Y81         RAMD32                                       r  inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.537     1.923    
    SLICE_X98Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.070    inst_transceiver_b/inst_link_layer_top/inst_transmitter_packet_interface_top/inst_async_fifo_tlp/r_ram_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_166_o
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.000       3.845      BUFGCTRL_X0Y1   inst_pll/inst_bufg_clk1/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.000       154.000    PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         3.000       1.750      SLICE_X92Y63    inst_test_core/inst_bank_l/r_ram_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         3.000       1.750      SLICE_X92Y63    inst_test_core/inst_bank_l/r_ram_reg_r1_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_50_o
  To Clock:  pll_clk_50_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_50_o
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_pll/inst_plle2_base/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   inst_pll/inst_bufg_clk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_fb_o
  To Clock:  pll_clk_fb_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_fb_o
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_pll/inst_plle2_base/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  inst_pll/inst_plle2_base/CLKFBIN



