C:\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\alu01\alu\impl1   -part LCMXO2_7000HE  -package TG144C  -grade -4    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\alu01\alu\impl1\synlog\report\ALU00_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  topalu00  -flow mapping  -multisrs  -oedif  C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\alu01\alu\impl1\ALU00_impl1.edi   -freq 1.000   C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\alu01\alu\impl1\synwork\ALU00_impl1_prem.srd  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\alu01\alu\impl1\syntmp\ALU00_impl1.plg  -osyn  C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\alu01\alu\impl1\ALU00_impl1.srm  -prjdir  C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\alu01\alu\impl1\  -prjname  proj_1  -log  C:\Users\ameri\Documentos\ESCOM\Arquitectura\Arquitectura-de-Computadoras-master\II\Practicas\alu01\alu\impl1\synlog\ALU00_impl1_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LCMXO2_7000HE -package TG144C -grade -4 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -summaryfile ..\synlog\report\ALU00_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module topalu00 -flow mapping -multisrs -oedif ..\ALU00_impl1.edi -freq 1.000 ..\synwork\ALU00_impl1_prem.srd -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v -ologparam ALU00_impl1.plg -osyn ..\ALU00_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\ALU00_impl1_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\ALU00_impl1.edi|io:o|time:1574700238|size:703668|exec:0|csum:
file:..\synwork\ALU00_impl1_prem.srd|io:i|time:1574700231|size:62104|exec:0|csum:007FE5C2B5E11132737BE6FBD3423D42
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v|io:i|time:1554127688|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v|io:i|time:1554127688|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:ALU00_impl1.plg|io:o|time:1574700239|size:7164|exec:0|csum:
file:..\ALU00_impl1.srm|io:o|time:1574700237|size:18625|exec:0|csum:
file:..\synlog\ALU00_impl1_fpga_mapper.srr|io:o|time:1574700239|size:43804|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\..\..\lscc\diamond\3.11_x64\synpbase\bin64\m_gen_lattice.exe|io:i|time:1554304184|size:31323136|exec:1|csum:08097D0E6BC0EF6D7ADDF60173F7DE28
