// Seed: 6634362
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    input wor id_8,
    output tri id_9,
    input wire id_10,
    output wire id_11,
    input supply0 id_12,
    input tri id_13,
    output supply1 id_14,
    output tri1 id_15,
    input wor id_16,
    output wire id_17
);
  id_19(
      .id_0(id_4), .id_1(1'd0), .id_2(id_6), .id_3(id_10)
  );
endmodule
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    input wand id_5,
    output wor id_6,
    input wor id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10,
    output supply0 id_11
);
  assign module_1 = id_8;
  module_0(
      id_10,
      id_4,
      id_9,
      id_11,
      id_1,
      id_5,
      id_5,
      id_7,
      id_1,
      id_11,
      id_0,
      id_6,
      id_5,
      id_7,
      id_11,
      id_9,
      id_5,
      id_6
  );
  tri id_13;
  initial id_6 = id_13 == 1'b0;
endmodule
