#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct  2 20:38:13 2020
# Process ID: 5980
# Current directory: C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9252 C:\Users\Gaming PC\Documents\GitHub\ECE474-Project-1\project_1\project_1.xpr
# Log file: C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/vivado.log
# Journal file: C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: circuit_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1300.219 ; gain = 104.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'circuit_1' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/ADD.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD' (1#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/ADD.v:3]
INFO: [Synth 8-6157] synthesizing module 'COMP' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/COMP.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'COMP' (2#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/COMP.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'gt' does not match port width (1) of module 'COMP' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_1.v:34]
WARNING: [Synth 8-689] width (8) of port connection 'lt' does not match port width (1) of module 'COMP' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_1.v:34]
WARNING: [Synth 8-689] width (8) of port connection 'eq' does not match port width (1) of module 'COMP' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_1.v:34]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/MUX2x1.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1' (3#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/MUX2x1.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'sel' does not match port width (8) of module 'MUX2x1' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_1.v:35]
INFO: [Synth 8-6157] synthesizing module 'MUL' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/MUL.v:3]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUL' (4#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/MUL.v:3]
INFO: [Synth 8-6157] synthesizing module 'SUB' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SUB.v:3]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SUB' (5#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SUB.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/REG.v:3]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REG' (6#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/REG.v:3]
INFO: [Synth 8-6155] done synthesizing module 'circuit_1' (7#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1351.461 ; gain = 156.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1351.461 ; gain = 156.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1351.461 ; gain = 156.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1351.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/constrs_1/new/MAIN_CONST.xdc]
Finished Parsing XDC File [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/constrs_1/new/MAIN_CONST.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1479.617 ; gain = 284.242
18 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1479.617 ; gain = 284.242
close_design
set_property top circuit_2 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: circuit_2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.902 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'circuit_2' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/ADD.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD' (1#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/ADD.v:3]
INFO: [Synth 8-6157] synthesizing module 'SUB' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SUB.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SUB' (2#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SUB.v:3]
INFO: [Synth 8-6157] synthesizing module 'COMP' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/COMP.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'COMP' (3#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/COMP.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/MUX2x1.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1' (4#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/MUX2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'SHL' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHL.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SHL' (5#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHL.v:3]
INFO: [Synth 8-6157] synthesizing module 'SHR' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHR.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SHR' (6#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHR.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/REG.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REG' (7#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/REG.v:3]
INFO: [Synth 8-6155] done synthesizing module 'circuit_2' (8#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1484.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1484.902 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1484.902 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1484.902 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/constrs_1/new/MAIN_CONST.xdc]
Finished Parsing XDC File [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/constrs_1/new/MAIN_CONST.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1521.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1521.973 ; gain = 37.070
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1521.973 ; gain = 37.070
close_design
set_property top circuit_3 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: circuit_3
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1521.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'circuit_3' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/ADD.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD' (1#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/ADD.v:3]
INFO: [Synth 8-6157] synthesizing module 'SHR' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHR.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SHR' (2#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHR.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/REG.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REG' (3#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/REG.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'Q' does not match port width (32) of module 'REG' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_3.v:41]
INFO: [Synth 8-6155] done synthesizing module 'circuit_3' (4#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_3.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.973 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1521.973 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/constrs_1/new/MAIN_CONST.xdc]
Finished Parsing XDC File [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/constrs_1/new/MAIN_CONST.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1582.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1582.949 ; gain = 60.977
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1582.949 ; gain = 60.977
close_design
set_property top circuit_4 [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-3
Top: circuit_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1582.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'circuit_4' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'ADD' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/ADD.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ADD' (1#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/ADD.v:3]
INFO: [Synth 8-6157] synthesizing module 'SUB' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SUB.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SUB' (2#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SUB.v:3]
INFO: [Synth 8-6157] synthesizing module 'COMP' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/COMP.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'COMP' (3#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/COMP.v:3]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/MUX2x1.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1' (4#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/MUX2x1.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/REG.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REG' (5#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/REG.v:3]
INFO: [Synth 8-6157] synthesizing module 'SHL' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHL.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SHL' (6#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHL.v:3]
INFO: [Synth 8-6157] synthesizing module 'SHR' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHR.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SHR' (7#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/SHR.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'Q' does not match port width (64) of module 'REG' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_4.v:43]
WARNING: [Synth 8-689] width (32) of port connection 'Q' does not match port width (64) of module 'REG' [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_4.v:44]
INFO: [Synth 8-6155] done synthesizing module 'circuit_4' (8#1) [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/sources_1/new/circuit_4.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1582.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1582.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1582.949 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1582.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/constrs_1/new/MAIN_CONST.xdc]
Finished Parsing XDC File [C:/Users/Gaming PC/Documents/GitHub/ECE474-Project-1/project_1/project_1.srcs/constrs_1/new/MAIN_CONST.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1608.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1608.430 ; gain = 25.480
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1608.430 ; gain = 25.480
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  2 21:06:21 2020...
