\hypertarget{struct_s_p_i___type_def}{\section{S\-P\-I\-\_\-\-Type\-Def Struct Reference}
\label{struct_s_p_i___type_def}\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}}
}


Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a61400ce239355b62aa25c95fcc18a5e1}{C\-R1}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a149feba01f9c4a49570c6d88619f504f}{R\-E\-S\-E\-R\-V\-E\-D0}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}{C\-R2}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a8249a3955aace28d92109b391311eb30}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a44962ea5442d203bf4954035d1bfeb9d}{S\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a5573848497a716a9947fd87487709feb}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a0a1acc0425516ff7969709d118b96a3b}{D\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}{R\-E\-S\-E\-R\-V\-E\-D3}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a942ae09a7662bad70ef336f2bed43a19}{C\-R\-C\-P\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_aa0223808025f5bf9c056185038c9d545}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a7ad53aa3735ccdd785e3eec02faf5eb9}{R\-X\-C\-R\-C\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_abd36010ac282682d1f3c641b183b1b6f}{R\-E\-S\-E\-R\-V\-E\-D5}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a0238d40f977d03709c97033b8379f98f}{T\-X\-C\-R\-C\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_aab502dde158ab7da8e7823d1f8a06edb}{R\-E\-S\-E\-R\-V\-E\-D6}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_acb40abca5ca4cd2b2855adf2186effe8}{I2\-S\-C\-F\-G\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_ab1820c97e368d349f5f4121f015d9fab}{R\-E\-S\-E\-R\-V\-E\-D7}
\item 
\-\_\-\-\_\-\-I\-O uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_a02ce1ece243cc4ce1d66ebeca247fee1}{I2\-S\-P\-R}
\item 
uint16\-\_\-t \hyperlink{struct_s_p_i___type_def_afc22764fbf9ee7ce28174d65d0260f18}{R\-E\-S\-E\-R\-V\-E\-D8}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Serial Peripheral Interface. 

\subsection{Field Documentation}
\hypertarget{struct_s_p_i___type_def_a61400ce239355b62aa25c95fcc18a5e1}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!C\-R1@{C\-R1}}
\index{C\-R1@{C\-R1}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R1}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t C\-R1}}\label{struct_s_p_i___type_def_a61400ce239355b62aa25c95fcc18a5e1}
S\-P\-I control register 1 (not used in I2\-S mode), Address offset\-: 0x00 \hypertarget{struct_s_p_i___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!C\-R2@{C\-R2}}
\index{C\-R2@{C\-R2}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R2}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t C\-R2}}\label{struct_s_p_i___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}
S\-P\-I control register 2, Address offset\-: 0x04 \hypertarget{struct_s_p_i___type_def_a942ae09a7662bad70ef336f2bed43a19}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!C\-R\-C\-P\-R@{C\-R\-C\-P\-R}}
\index{C\-R\-C\-P\-R@{C\-R\-C\-P\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{C\-R\-C\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t C\-R\-C\-P\-R}}\label{struct_s_p_i___type_def_a942ae09a7662bad70ef336f2bed43a19}
S\-P\-I C\-R\-C polynomial register (not used in I2\-S mode), Address offset\-: 0x10 \hypertarget{struct_s_p_i___type_def_a0a1acc0425516ff7969709d118b96a3b}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t D\-R}}\label{struct_s_p_i___type_def_a0a1acc0425516ff7969709d118b96a3b}
S\-P\-I data register, Address offset\-: 0x0\-C \hypertarget{struct_s_p_i___type_def_acb40abca5ca4cd2b2855adf2186effe8}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!I2\-S\-C\-F\-G\-R@{I2\-S\-C\-F\-G\-R}}
\index{I2\-S\-C\-F\-G\-R@{I2\-S\-C\-F\-G\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{I2\-S\-C\-F\-G\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t I2\-S\-C\-F\-G\-R}}\label{struct_s_p_i___type_def_acb40abca5ca4cd2b2855adf2186effe8}
S\-P\-I\-\_\-\-I2\-S configuration register, Address offset\-: 0x1\-C \hypertarget{struct_s_p_i___type_def_a02ce1ece243cc4ce1d66ebeca247fee1}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!I2\-S\-P\-R@{I2\-S\-P\-R}}
\index{I2\-S\-P\-R@{I2\-S\-P\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{I2\-S\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t I2\-S\-P\-R}}\label{struct_s_p_i___type_def_a02ce1ece243cc4ce1d66ebeca247fee1}
S\-P\-I\-\_\-\-I2\-S prescaler register, Address offset\-: 0x20 \hypertarget{struct_s_p_i___type_def_a149feba01f9c4a49570c6d88619f504f}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}}
\index{R\-E\-S\-E\-R\-V\-E\-D0@{R\-E\-S\-E\-R\-V\-E\-D0}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D0}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t R\-E\-S\-E\-R\-V\-E\-D0}}\label{struct_s_p_i___type_def_a149feba01f9c4a49570c6d88619f504f}
Reserved, 0x02 \hypertarget{struct_s_p_i___type_def_a8249a3955aace28d92109b391311eb30}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_s_p_i___type_def_a8249a3955aace28d92109b391311eb30}
Reserved, 0x06 \hypertarget{struct_s_p_i___type_def_a5573848497a716a9947fd87487709feb}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_s_p_i___type_def_a5573848497a716a9947fd87487709feb}
Reserved, 0x0\-A \hypertarget{struct_s_p_i___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_s_p_i___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}
Reserved, 0x0\-E \hypertarget{struct_s_p_i___type_def_aa0223808025f5bf9c056185038c9d545}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_s_p_i___type_def_aa0223808025f5bf9c056185038c9d545}
Reserved, 0x12 \hypertarget{struct_s_p_i___type_def_abd36010ac282682d1f3c641b183b1b6f}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t R\-E\-S\-E\-R\-V\-E\-D5}}\label{struct_s_p_i___type_def_abd36010ac282682d1f3c641b183b1b6f}
Reserved, 0x16 \hypertarget{struct_s_p_i___type_def_aab502dde158ab7da8e7823d1f8a06edb}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}}
\index{R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D6}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t R\-E\-S\-E\-R\-V\-E\-D6}}\label{struct_s_p_i___type_def_aab502dde158ab7da8e7823d1f8a06edb}
Reserved, 0x1\-A \hypertarget{struct_s_p_i___type_def_ab1820c97e368d349f5f4121f015d9fab}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}}
\index{R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D7}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t R\-E\-S\-E\-R\-V\-E\-D7}}\label{struct_s_p_i___type_def_ab1820c97e368d349f5f4121f015d9fab}
Reserved, 0x1\-E \hypertarget{struct_s_p_i___type_def_afc22764fbf9ee7ce28174d65d0260f18}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D8@{R\-E\-S\-E\-R\-V\-E\-D8}}
\index{R\-E\-S\-E\-R\-V\-E\-D8@{R\-E\-S\-E\-R\-V\-E\-D8}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D8}]{\setlength{\rightskip}{0pt plus 5cm}uint16\-\_\-t R\-E\-S\-E\-R\-V\-E\-D8}}\label{struct_s_p_i___type_def_afc22764fbf9ee7ce28174d65d0260f18}
Reserved, 0x22 \hypertarget{struct_s_p_i___type_def_a7ad53aa3735ccdd785e3eec02faf5eb9}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!R\-X\-C\-R\-C\-R@{R\-X\-C\-R\-C\-R}}
\index{R\-X\-C\-R\-C\-R@{R\-X\-C\-R\-C\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{R\-X\-C\-R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t R\-X\-C\-R\-C\-R}}\label{struct_s_p_i___type_def_a7ad53aa3735ccdd785e3eec02faf5eb9}
S\-P\-I R\-X C\-R\-C register (not used in I2\-S mode), Address offset\-: 0x14 \hypertarget{struct_s_p_i___type_def_a44962ea5442d203bf4954035d1bfeb9d}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!S\-R@{S\-R}}
\index{S\-R@{S\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t S\-R}}\label{struct_s_p_i___type_def_a44962ea5442d203bf4954035d1bfeb9d}
S\-P\-I status register, Address offset\-: 0x08 \hypertarget{struct_s_p_i___type_def_a0238d40f977d03709c97033b8379f98f}{\index{S\-P\-I\-\_\-\-Type\-Def@{S\-P\-I\-\_\-\-Type\-Def}!T\-X\-C\-R\-C\-R@{T\-X\-C\-R\-C\-R}}
\index{T\-X\-C\-R\-C\-R@{T\-X\-C\-R\-C\-R}!SPI_TypeDef@{S\-P\-I\-\_\-\-Type\-Def}}
\subsubsection[{T\-X\-C\-R\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}\-\_\-\-\_\-\-I\-O uint16\-\_\-t T\-X\-C\-R\-C\-R}}\label{struct_s_p_i___type_def_a0238d40f977d03709c97033b8379f98f}
S\-P\-I T\-X C\-R\-C register (not used in I2\-S mode), Address offset\-: 0x18 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
