--Lisa Jacklin
-- EE 443 Lab 0 
--1/24/2023

--REG8 vHDL

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY REG8 IS 
	PORT ( D 		:IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			 EN, CLK :IN STD_LOGIC;
			Q			:OUT STD_LOGIC_VECTOR(7 DOWNTO 0 ));

END REG8;

ARCHITECTURE REG8_BEHAVIORAL FOR REG8 IS


END REG8_BEHAVIORAL;