# -100DAYVERILOG-PRACTICE
Hello, I'm Yash from Chandigarh University, pursuing a Bachelor's in Electronics and Communication Engineering. Passionate about digital VLSI design, I aim to become a successful VLSI engineer. Iâ€™m learning Verilog and plan to complete it by March 2025. My goal is to build a strong project portfolio and secure a role in a leading company. 
