2 
使用 UWB 頻段之無線定位系統晶片的研製(I) 
“The implementation of the wireless locating chips in UWB band” 
計畫編號：NSC 96-2221-E-168-032 
執行期間：96 年 8 月 1 日 至 97 年 7 月 31 日 
主持人：盧春林 崑山科技大學電腦通訊系教授 
 
摘要 
本計畫運用金氏碼具有極高自相關性的
特色，透過射頻無線傳輸系統，來偵測無線電
波從待測物體到接收機之間所延遲的時間
（arrival time），再以四個接收機同時接收的方
式，根據四個接收機經由金氏碼推算出的延遲
時間差，就能夠推算出待測物體所在位置的原
理，達到無線定位的功效，這就是所謂的
TDOA（Time Difference of Arrival）定位機制。
另一方面，本計畫也將無線定位系統晶片的工
作頻率往上推到超高頻（UWB: Ultra Wide 
Band）頻帶，以便提高無線定位系統的解析
度。 
本計畫核准補助一年，計畫執行一年共使
用 TSMC0.18-μm CMOS 製程研製成功兩顆晶
片，分別為「5-Gbps Gold-code generator」、以
及包含 VCO(Voltage Control Oscillator)和降頻
混波器(mixer)的「UWB-band receiver front-end 
for wireless location application」。量測結果顯
示「5-Gbps Gold-code generator」可以正確的
輸出預期的假亂數位元序列(PRBS：Pseudo 
Random Bit Sequence)，表示晶片功能正常；
另一方面，「UWB-band receiver front-end for 
wireless location application」可以輸出 6.97 
GHz 的信號，可以將 4.97 GHz 的輸入信號降
為 2 GHz 輸出，還有消耗 21 mA 與模擬結果
的 20 mA 極為接近，顯示晶片工作的很好。 
關鍵字：無線定位、金氏碼、高速數位電路、
接收機前端 
Abstract 
This project is going to design and 
implement RFIC for the wireless locating system. 
Gold code is used in the system to detect the 
arrival times from the DUT (Device under test) 
to four receivers installed in four corners of the 
space. The location of DUT can be estimated by 
the differences of the arrival times of the above 
four receivers. This method is called TDOA 
(time differences of arrival).. 
This is a one-year grant project. Two chips 
via TSMC 0.18-μm CMOS process were 
implemented in this year. They are “5-Gbps 
Gold-code generator” and “UWB-band receiver 
front-end for wireless location application” 
respectively. The measured result showed that 
the “5-Gbps Gold-code generator” can output 
PRBS successfully. The “UWB-band receiver 
front-end for wireless location application” not 
only can output 6.97 GHz carrier, but also can 
convert 4.79 GHz input signal to 2 GHz. The 
power consumption is measured to be 21 mA 
which is very approach to the 20 mA of the 
simulation result. Those results show that the 
implemented chip works well. 
Keyword: Gold-code, high speed digital circuit, 
receiver front-end, wireless locating system 
 
 
4 
Gold Code
generator PA
Antenna
Up-Conversion
Mixer
1/N
VCO PLL
Phase
Shifter
 
圖一： 無線定位系統發射機方塊圖 
 
 
LNA
Antenna
Data
stream
no of delay
1/n Start reading
Receiver
Reader
Shaper
Down-Conversion
Mixer
VCO
o90−
Phase-shifter
Phase
detector
Costas Rx
圖二： 無線定位系統接收機方塊圖 
 
關於 TDOA 無線定位系統若定位系統的
金氏碼產生器的工作頻率越高，定位系統的解
析度就越好，若使用常見的 FPGA 模擬，則解
析度無法提升，速度上無法滿足本計畫之需
求。例如：要求定位系統的解析度約為 50 公
分，則 Gold code generator 工作只需在 600 
Mbps，假如工作頻率可達到 10 Gbps，那麼定
位系統的解析度將達到約 3 公分左右。此外在
設計時要注意發射機端、與接收機端的 Gold 
code generator 之初始狀態必須選擇在相同狀
態，以讓產生出來的近似亂碼一致，以獲得正
確之定位結果。由於將來的發射機必須裝在待
測物上，因此晶片面積也需儘量小，且必須能
夠接受各種不同速率的 Gold code 信號，這也
是本計畫主要的訴求。 
在先前計畫也曾經選用 Transmission gate
的架構、同樣是使用 TSMC 0.18 um 的製程所
實現之 Gold code 產生器，雖然經過量測之後
工作頻率可達 1 Gbps，但將來工作頻率提高之
後，Gold code 產生器的位元數也必須相對提
高，以維持合理的定位範圍，因此本年度就藉
由 CML(cuurent mode logic)高速的優勢，搭配
自行設計的 differential switch，而將晶片的工
作頻率提高到 5 Gbps，相較於前次下線，相當
於速率提升為 5 倍。 
另一方面，本年度也使用 TSMC 0.18-μm 
CMOS 製程研製圖二中、VCO 與 mixer 的部
分。接著，將說明這兩科晶片的研製。 
 
三、設計與量測 
 
3.1  5-Gbps Gold-code generator 
 今年所研製的高速金氏碼產生器（5-Gbps 
Gold-code generator），其關鍵技術係使用了
CMOS CML 及 differential switches 等電路來
設計。其中嘗試運用CMOS CML (current mode 
logic)線路組成 D-Flip Flop 來代替由一般邏輯
閘組成的 D-Flip Flop，是考慮 CML 只需要很
小的輸入訊號就可動作，因此會有很快的切換
速度，所以非常適合作為高速傳輸 Flip Flop
的應用。另外本次計畫所提出之 differential 
switch 是由四個 NMOS 所組成，如圖三所示，
其工作原理是當電路的控制電壓(Vc/Vc_b)為
Low/High 時，則 switch 在 off 狀態，因此開關
為直接連通而不做交換；反之，若控制電壓為
High/Low，則開關就會做交換。利用此電路特
性用來代替一般邏輯 XOR Gate 的電路，以用
來解決序列邏輯 XOR 迴授延遲速度的限制問
題，這個電路的核心部分，是使用所謂的
differential switches ，利用多個 differential 
switches 組成多輸入的高速 XOR 閘，而解決
系統高速運作受到 XOR 限制的障礙，其電路
功能方塊圖如圖四所示，是由常見的 PRBS 
(Pseudo-Random Bit Sequence) 或叫  LFSR 
(Linear Feedback Shift Registers)電路都是搭配
differential switches 所組成的 XOR 迴授來實
6 
操作頻率 f=1 M ~5 Gbps F > 100 Mbps 
中心頻率 f=2.5Gbps - 
消耗功率 468 mW 366 mW 
 
3.2  Receiver front-end 
本計畫另一設計之 VCO 與混頻器之整合
電路其架構如圖八所示，利用 differential 
switch 對 8 GHz 的 CMOS 差動式 Colpitts 低相
位雜訊振盪器所產生出來的 RF 信號作降頻，
然後由 TDOA 定位系統發射端發射出去。其
中振盪器架構是採用差動式 Colpitts 架構，並
使用一交連耦合對(cross -coupled pair) 做為
切換電流之開關，目標為輸出頻率 8 GHz RF
訊號，再配合使用本實驗室自行設計的
differential switch 作為轉換開關，進而產生一
個降頻的效果，代替傳統 VCO 加上 Mixer 的
習用架構，作為 TDOA 定位系統接收機中降
頻功能，不但晶片面積可以變小，變得較為省
電，還可以減少部分電路匹配，並可以提高工
作速度。至於選用 8 GHz 當載波的原因，是想
利用 6 – 10 GHz 這段開放給 UWB 的頻道，來
作為無線定位的用途，而 8 GHz 目前被使用情
況尚未普遍，干擾會比較少；又如果使用8 GHz
除二之後的 4 Gbps 來產生 Gold code，則定位
解析度可以高達 7.5 cm。由於此晶片在設計時
希望面積方面能有更好的表現，因此在犧牲一
點點輸出功率的情況下，選擇只使用一顆電
感，因此 VCO 加上 differential switch 之後，
面積反而比先前的 VCO 來得小，不過，也因
為工作頻率較低，因此輸出功率會反而提高。 
本次實現之降頻晶片其量測結果顯示，其
消耗電流為21.6 mA，當控制電壓在0.1 V ~ 1.8 
V 時，輸出頻率可調範圍為 6.97–6.82 GHz，
VCO 加上 differential switch 輸出的功率大
於–17 dBm，與模擬之工作中心頻率 8 GHz 差
距約為 1GHz。如圖九所示為晶片之 VCO 頻譜
量測圖，其振盪中心頻率為 6.97 GHz，輸出的
功率約–20 dBm；圖十所示為降頻之量測結
果，其當訊號輸入為 4.97 GHz 與 LO 6.97 GHz
之 2 GHz 降頻輸出頻譜結果；而晶片測試電路
板與晶片顯微照相則如圖十一所示；另外有關
晶片模擬與量測的規格列表比較，如表二所
示。 
out out_b
in in_b
Vc
Vc_b
8G VCO
1 - 5 GHz 
 Input
 
R1 R2
RF Output
Vdd
 
圖八：架構方塊圖 
 
圖九：VCO 量測結果 
 
圖十：降頻量測結果 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 96-2221-E-168-032 
計畫名稱 使用 UWB 頻段之無線定位系統晶片的研製(I) 
出國人員姓名 
服務機關及職稱 
盧春林 
崑山科技大學電腦與通訊系  教授 
會議時間地點 2007/10/08 – 2007/10/11(EuMIC:10/8 – 10/9)  德國 Munich 
會議名稱 歐洲微波會議(EuMC)/子會議 EuMIC 
發表論文題目 10 Gbps high speed Gold code generator using differential switches feedback 
 
 
 
一、參加會議經過 
 
歐洲微波學術會議為歐洲規模最大的微波學術會議，也是世界第二大的微波學術會議，
每年舉辦一次，今年已經是第三十七屆，每年由歐洲各國家輪流舉辦，為微波領域相當重視
的國際會議。這次研討會時間，正好和德國有名的啤酒節撞期，因此，機票與飯店都極為難
訂，為了這次出國，不但要花時間做海報，還花了更多的時間在訂機票與訂飯店方面。最後，
終於在 10 月 5 日一早上飛機，啟程前往德國了的文化大城慕尼黑。 
經過了近 20 個小時的飛行後，終於在 10 月 6 日晚上抵達德國慕尼黑，當然首先便是去
瞭解飯店的位置和會場位置。本次研討會的會場位於慕尼黑市的 NEW MUNICH TRADE 
FAIR CENTRE -ICM 展覽中心，從火車站搭捷運約十分鐘車程，交通非常便利。會議的第一
天是星期一，雖然大會安排 poster 論文發表的時段，時間為中午的十二點半到下午三點半，
但還是提早到了會場作準備，也順便參觀其他發表作品。用過大會所準備的道地的午餐後，
便到了中午發表時間，也是參與本次會議的重頭戲，這個時間各會場還沒有演講和論文口頭
發表的場次，就連參展廠商都還在佈置階段，所以參與研討會的人員幾乎都會集中到該場地
瀏覽 poster 論文。在大會指定的攤位上，和來自各國家的專家和研究生討論問題和交流心得，
大家都樂於和我們分享他們的看法，過程進行得相當順利且成功。 
 會議的第二天到第三天主要為其他組的論文發表時間，由於事先已經規劃好想聽的論文
主題和時間，所以非常順利也非常充實。 
 
10-Gb/s CMOS Ultrahigh-Speed Gold-Code 
Generator Using Differential-Switches Feedback 
C. -L. Lu#1, H. -C. Wang*2, J. -C. Juang*, and H. -R. Chuang* 
 #Department of Computer and communication, Kun San University 
No.949, Da Wan Rd., Yung-Kang City. Tainan Hsien, Taiwan, R.O.C. 
1
cllu@mail.ksu.edu.tw 
*Department of Electrical Engineering, National Cheng Kung University 
2keikey2002@yahoo.com.tw  
 
Abstract— This paper proposes a new architecture for the 
implementation of an n-input XOR gate in ultrahigh-speed 
applications. The new circuitry makes it possible to let the 
conventional sequence logic with XOR feedback, such as Gold 
code generator, to work up to ten-gigabit per second. This paper 
will systematically describe the principle of substituting a set of 
differential switches for an XOR gate. The proposed circuitry is 
demonstrated in a five-stage Gold code generator implemented in 
TSMC 0.18-µm 1P6M CMOS process. The simulation results 
show that the delay of the proposed four-input XOR gate is so 
much improved as to let the five-stage (5,3) and (5,4,3,2) Gold 
code generator to work up to 10 Gb/s. 
Index Terms — CMOS, differential switch, Gold-code generator, 
high-speed XOR.  
I. INTRODUCTION 
As a result of the rapidly growing volume of data transfer 
in telecommunication networks, data streams for digital video, 
high-definition television (HDTV), and color graphics are 
requiring higher and higher bandwidth. The design of 
ultrahigh-speed circuits for multi-gigabit data transfers 
becomes more and more important either in wireless or in 
optical communications. At the same time, the advantage of 
combining the baseband and the RF front-end on single 
CMOS chip for cost saving is strongly desired for highly 
integrated systems-on-chip (SoC) applications. Since the 
improvement of fT, the CMOS integrated circuits take over the 
territories thus far claimed by GaAs and InP devices. Many 
previous papers [1-5] reported that the CMOS CML (current 
mode logic) circuits are suitable for the very high-speed 
applications. Most implementations of them are based on the 
combinational logic to avoid the speed degradation of 
feedback delay even in case of PRBS (Pseudo-Random Bit 
Sequence) [1] or LFSR (Linear Feedback Shift Registers) [6] 
generator which are typical applications of the logic with 
XOR feedback. Although there are some papers deal with the 
ultrahigh-speed logic with feedback [7-9], they focus only on 
the divider which output signal is directly fed back to the 
input terminal. In other words, they are the special case of the 
logic with feedback because there is no any delay in the 
feedback path. 
This paper tries to solve the delay limitation of the 
sequence logic with XOR feedback. We propose a new 
architecture for the implementation of an n-input XOR gate in 
ultrahigh-speed applications. This paper is organized as 
follows. First, in Section II, the detail descriptions of 
substituting differential switches for an n-input XOR gate are 
presented. Then, in Section III, a five-bit Gold code generator 
implemented in TSMC 0.18-um CMOS process is 
demonstrated and discussed. Finally, Section IV provides the 
concluding remarks. 
II. PRINCIPLE OF THE PROPOSED NEW ARCHITECTURE 
As CMOS CML (current mode logic) circuits are proven to 
be very high-speed and suitable for gigabit application, this 
paper will extend its application to the area of sequence logic 
with XOR feedback. The following presentation begins with 
the basic principle of a differential switch. Then a two-input 
XOR gate consisting of two differential switches will be 
illustrated. Then an n-input XOR gate will be implemented by 
corresponding number of switches connected in series. Owing 
to the extension of CML circuits, please note that all logic 
circuits in this section are complementary. 
A. Basics of the differential switch 
Fig. 1 shows the schematic and the symbol of the proposed 
differential switch. It consists of four NMOS and is organized 
to be two-input (in, in_b), two-output (out, out_b), and two 
control (Vc, Vc_b) terminals. Fig. 1(b) shows the symbol of 
the differential switch where the arrows indicate the direction 
of the internal current flow. Here the current flows from the 
output terminal to the input terminal in most applications. 
M1 M3 M4 M2
out out_b
in in_b
VcVc_b Vc_b
       
out out_b
in in_b
Vc
Vc_b
 
(a)              (b) 
Fig. 1  The proposed differential switch. (a) The schematic. (b) The symbol. 
When the control voltage is relatively “low”, or in other 
words, (low, high) or (0,1) voltage signals are applied to the 
(Vc, Vc_b) terminals, the proposed switch will stay in OFF 
status. M1 and M2 are both in ON state and appear to be short, 
while M3 and M4 are both in OFF state and appear to be open. 
Hence, the input terminals are connected straight to the output 
terminals without exchange in this situation.  
( )



−

⋅+
=
TGSoxn
refbCC
VVCW
LnR
RVV
µ
1
0
0
_,        (3) 
Where R0 is the pull-up resistor, Vref is the reference voltage 
source which defines the logic 1 (level difference from ground) 
of the system, n is the number of the connected switches, W 
and L are the NMOS width and length in µm respectively, µn,  
Cox, and VT are also NMOS parameters. VGS is the voltage 
between Gate and Source of NMOS. 
From equation (3), one can find that the design 
considerations of the switches can be listed as follows: 
• Select the number of switches to satisfy the application. 
• Select R0 to be large enough to eliminate the effect of 
Ron in equation (2), but not be too large to charge or 
discharge the input capacitor of the CML circuit in time. 
• Select Vref to be large enough to give stronger signal to 
the CML circuit, but not be too large as to violate the 
condition of VDS << (VGS - VT). In this work, as shown 
in Fig. 5, three NMOS are connected in series to offer a 
reference voltage of about 500 mV under 1.8 V power 
supply. 
• Select the width of the NMOS to be large enough to 
decrease the channel resistance Ron while it is turned 
ON, but not be too large as to become a heavy 
capacitive load to the previous driver such as Flip-Flop 
in this work. The selected width in this work is W = 18 
µm.  
Vdd
Vref
20um 10um 5um
1
Vref
 
  (a) The schematic  (b) The symbol 
Fig. 5 The logic-1 reference voltage source consists of three NMOS which are 
connected in series to offer a reference voltage about 500 mV.  
The main improvement of this work is the delay time of the 
XOR gate. Especially, when the multiple-input XOR gate is 
implemented, the delay time accumulates very slowly. Fig. 6 
shows the simulations of a single switch circuit (V02, the 
lower red curve) and a 5-input XOR gate using 5 switches 
connected in series (V03, the upper black curve). The input 
signals of them are both 0.4 Vp sine-wave with 1.0 V offset. 
Both circuits use two 400 Ωpull-up resistors and connect a W 
= 18 µm CML circuit as their loads respectively.  
Fig. 6(a) shows the simulation results of 1 GHz. The peak 
to peak waveforms in the figure almost the same means VC,C_b 
is not affected by the number of switches. Different DC level 
means their total resistances are different. The single switch 
circuit has lower total resistance draws higher DC bias current 
and the output DC level becomes lower. 
Fig. 6(b) shows the simulation result of 10 GHz. The peak 
to peak waveform of 5-switch circuit (V03, the upper black 
curve) is smaller than the single switch one. It indicates that 
higher total resistance will slow down the charge/discharge 
speed of the CML input capacitors. It can be proved by 
changing the size of the CML circuit to be smaller (W = 5µm). 
The simulation result is shown in Fig. 6(c). 
1 2 3 40 5
0.4
0.6
0.8
1.0
1.2
1.4
0.2
1.6
time, nsec
Vo2, V
V03, V
 
(a) Simulation result of 1 GHz 
100 200 300 4000 500
0.4
0.6
0.8
1.0
1.2
0.2
1.4
time, psec
Vo2, V
V03, V
 
(b) Simulation result of 10 GHz 
100 200 300 4000 500
0.4
0.6
0.8
1.0
1.2
1.4
0.2
1.6
time, psec
Vo2, V
V03, V
 
(c) Simulation result of 5-µm CML load under 10 GHz 
Fig. 6 The simulations of two switching circuit. V02 is the output of the single 
switch circuit and V03 is the output of the 5-switch circuit. (a) The simulation 
results of 1 GHz. (b) The simulation results of 10 GHz. (c) The simulation 
results of a smaller size of CML load.  
III.  DEMONSTRATION OF GOLD CODE GENERATOR 
In order to show that the proposed XOR gate could work up 
to ten-gigabit speed in the feedback path, a five-stage Gold 
code generator is implemented in TSMC 0.18-µm 1P6M 
CMOS process. Refer to [10], Gold code is famous for its 
excellent auto-correlation and cross-correlation. It is created 
from two same-length LFSRs (Linear Feedback Shift Register) 
loaded with paired factor codes and then XOR'd.  
Fig. 7 shows a five-stage Gold code generator consisting of 
LFSR-1 and LFSR-2. Both LFSR include five latches, or in 
other word, five shift registers in which data are always 
shifted from left to right. Number 3 and 5 of LFSR-1 are 
connected to the XOR gate and then becomes the input of the 
shift registers. We denote it as (5, 3). Following the above 
discussion, LFSR-2 in Fig. 7 can be denoted as (5, 4, 3, 2). 
1 2 3 4 5
1 2 3 4 5
LSFR-1
LSFR-2
Gold code
 
Fig. 7 The block diagram of the five-stage (5,3) and (5,4,3,2) Gold code 
generator.  
