Resource Report
Microsemi Corporation - Microsemi Libero Software Release v12.5 (Version 12.900.10.16)
Date: Sat May  8 23:19:16 2021

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S025         |
| Package                        | 256 VF         |
| Speed Grade                    | STD            |
| Temp                           | -40:25:100     |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 1.5V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+------------------------------------------------------------------------+
| Topcell | board_deploy                                                           |
| Format  | Verilog                                                                |
| Source  | C:\Libero\Projects\board_deploy\board_deploy\synthesis\board_deploy.vm |
+---------+------------------------------------------------------------------------+

Options
+----------------------------------------------------+-------+
| Enable Single Event Transient mitigation           | false |
| Enable Design Separation Methodology               | false |
| Limit the number of high fanout nets to display to | 10    |
+----------------------------------------------------+-------+

Resource Usage
+---------------------------+------+-------+------------+
| Type                      | Used | Total | Percentage |
+---------------------------+------+-------+------------+
| 4LUT                      | 160  | 27696 | 0.58       |
| DFF                       | 144  | 27696 | 0.52       |
| I/O Register              | 0    | 414   | 0.00       |
| User I/O                  | 8    | 138   | 5.80       |
| -- Single-ended I/O       | 8    | 138   | 5.80       |
| -- Differential I/O Pairs | 0    | 65    | 0.00       |
| RAM64x18                  | 0    | 34    | 0.00       |
| RAM1K18                   | 0    | 31    | 0.00       |
| MACC                      | 0    | 34    | 0.00       |
| Chip Globals              | 11   | 16    | 68.75      |
| CCC                       | 2    | 6     | 33.33      |
| RCOSC_25_50MHZ            | 0    | 1     | 0.00       |
| RCOSC_1MHZ                | 0    | 1     | 0.00       |
| XTLOSC                    | 1    | 1     | 100.00     |
| MSS                       | 1    | 1     | 100.00     |
+---------------------------+------+-------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 160  | 144 |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 160  | 144 |
+--------------------------+------+-----+

MSS Resource Usage
+---------------+------+-------+
| Type          | Used | Total |
+---------------+------+-------+
| Cortex-M3*    | 1    | 1     |
| eNVM (256KB)* | 1    | 1     |
| eSRAM*        | 2    | 2     |
| TIMER*        | 2    | 2     |
| CAN           | 0    | 1     |
| SPI           | 2    | 2     |
| I2C           | 0    | 2     |
| UART          | 1    | 2     |
| USB           | 0    | 1     |
| MAC           | 0    | 1     |
| MDDR          | 0    | 1     |
| HPDMA         | 1    | 1     |
| PDMA          | 1    | 1     |
+---------------+------+-------+

* These resources are always marked as used when you are using the MSS

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 24     | 1    |
| 29     | 2    |
| 32     | 1    |
| Total  | 4    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 3            | 0           | 0               |
| Output I/O                    | 3            | 0           | 0               |
| Bidirectional I/O             | 2            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS15     |  1.50v |  N/A |  3    |  3     |  2            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  6    | 75.00%     |
| Placed   |  0    | 0.00%      |
| UnPlaced |  2    | 25.00%     |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+-------------------------------------------------------------------------+
| Fanout | Type    | Name                                                                    |
+--------+---------+-------------------------------------------------------------------------+
| 39     | INT_NET | Net   : Gate_Set_0_sample_gate                                          |
|        |         | Driver: Gate_Set_0/sample_gate_inferred_clock_RNI47AD/U0_RGB1           |
|        |         | Source: NETLIST                                                         |
| 37     | INT_NET | Net   : SYSRESET_0_POWER_ON_RESET_N_arst                                |
|        |         | Driver: SYSRESET_0_RNIHNV1/U0_RGB1                                      |
|        |         | Source: NETLIST                                                         |
| 35     | INT_NET | Net   : FCCC_C1_0_GL0                                                   |
|        |         | Driver: FCCC_C1_0/FCCC_C1_0/GL0_INST/U0_RGB1                            |
|        |         | Source: NETLIST                                                         |
| 33     | INT_NET | Net   : Gate_Set_0/signal_Z                                             |
|        |         | Driver: Gate_Set_0/signal_inferred_clock_RNI0SS7/U0_RGB1                |
|        |         | Source: NETLIST                                                         |
| 32     | INT_NET | Net   : board_deploy_MSS_0_SPI_1_SS0_M2F                                |
|        |         | Driver: board_deploy_MSS_0/SPI_1_SS0_M2F_inferred_clock_RNIH6BC/U0_RGB1 |
|        |         | Source: NETLIST                                                         |
| 8      | INT_NET | Net   : board_deploy_MSS_0_SPI_1_CLK_M2F                                |
|        |         | Driver: board_deploy_MSS_0/SPI_1_CLK_M2F_inferred_clock_RNILB31/U0_RGB1 |
|        |         | Source: NETLIST                                                         |
| 6      | INT_NET | Net   : FCCC_C1_0_GL3                                                   |
|        |         | Driver: FCCC_C1_0/FCCC_C1_0/GL3_INST/U0_RGB1                            |
|        |         | Source: NETLIST                                                         |
| 5      | INT_NET | Net   : FCCC_C1_0_GL2                                                   |
|        |         | Driver: FCCC_C1_0/FCCC_C1_0/GL2_INST/U0_RGB1                            |
|        |         | Source: NETLIST                                                         |
| 5      | INT_NET | Net   : FCCC_C1_0_GL1                                                   |
|        |         | Driver: FCCC_C1_0/FCCC_C1_0/GL1_INST/U0_RGB1                            |
|        |         | Source: NETLIST                                                         |
| 2      | INT_NET | Net   : OSC_C0_0_XTLOSC_O2F                                             |
|        |         | Driver: OSC_C0_0/OSC_C0_0/I_XTLOSC_FAB_CLKINT/U0_RGB1                   |
|        |         | Source: NETLIST                                                         |
| 1      | INT_NET | Net   : FCCC_C0_0_GL0                                                   |
|        |         | Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1                            |
|        |         | Source: NETLIST                                                         |
+--------+---------+-------------------------------------------------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+---------------------------------------------+
| Fanout | Type    | Name                                        |
+--------+---------+---------------------------------------------+
| 29     | INT_NET | Net   : fine_counter_0_fine_count[3]        |
|        |         | Driver: fine_counter_0/rising_error[3]      |
| 29     | INT_NET | Net   : Recip_Freq_Count_0/counter_local7_i |
|        |         | Driver: Recip_Freq_Count_0/counter_local7   |
| 18     | INT_NET | Net   : SPI_Slave_0/Data_index_Z[3]         |
|        |         | Driver: SPI_Slave_0/Data_index[3]           |
| 10     | INT_NET | Net   : SYSRESET_0_POWER_ON_RESET_N         |
|        |         | Driver: SYSRESET_0                          |
| 9      | INT_NET | Net   : SPI_Slave_0/Data_index_Z[4]         |
|        |         | Driver: SPI_Slave_0/Data_index[4]           |
| 8      | INT_NET | Net   : SPI_Slave_0/Data_index_Z[1]         |
|        |         | Driver: SPI_Slave_0/Data_index[1]           |
| 8      | INT_NET | Net   : board_deploy_MSS_0/SPI_1_SS0_M2F    |
|        |         | Driver: board_deploy_MSS_0/MSS_ADLIB_INST   |
| 7      | INT_NET | Net   : Gate_Set_0/sample_gate5_29_Z        |
|        |         | Driver: Gate_Set_0/sample_gate5_29          |
| 7      | INT_NET | Net   : Gate_Set_0/sample_gate5_28_Z        |
|        |         | Driver: Gate_Set_0/sample_gate5_28          |
| 7      | INT_NET | Net   : SPI_Slave_0/Data_index_Z[2]         |
|        |         | Driver: SPI_Slave_0/Data_index[2]           |
+--------+---------+---------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+---------------------------------------------+
| Fanout | Type    | Name                                        |
+--------+---------+---------------------------------------------+
| 29     | INT_NET | Net   : fine_counter_0_fine_count[3]        |
|        |         | Driver: fine_counter_0/rising_error[3]      |
| 29     | INT_NET | Net   : Recip_Freq_Count_0/counter_local7_i |
|        |         | Driver: Recip_Freq_Count_0/counter_local7   |
| 18     | INT_NET | Net   : SPI_Slave_0/Data_index_Z[3]         |
|        |         | Driver: SPI_Slave_0/Data_index[3]           |
| 10     | INT_NET | Net   : SYSRESET_0_POWER_ON_RESET_N         |
|        |         | Driver: SYSRESET_0                          |
| 9      | INT_NET | Net   : SPI_Slave_0/Data_index_Z[4]         |
|        |         | Driver: SPI_Slave_0/Data_index[4]           |
| 8      | INT_NET | Net   : SPI_Slave_0/Data_index_Z[1]         |
|        |         | Driver: SPI_Slave_0/Data_index[1]           |
| 8      | INT_NET | Net   : board_deploy_MSS_0/SPI_1_SS0_M2F    |
|        |         | Driver: board_deploy_MSS_0/MSS_ADLIB_INST   |
| 7      | INT_NET | Net   : Gate_Set_0/sample_gate5_29_Z        |
|        |         | Driver: Gate_Set_0/sample_gate5_29          |
| 7      | INT_NET | Net   : Gate_Set_0/sample_gate5_28_Z        |
|        |         | Driver: Gate_Set_0/sample_gate5_28          |
| 7      | INT_NET | Net   : SPI_Slave_0/Data_index_Z[2]         |
|        |         | Driver: SPI_Slave_0/Data_index[2]           |
+--------+---------+---------------------------------------------+

