

================================================================
== Vitis HLS Report for 'dataflow_in_loop_LOOP_S'
================================================================
* Date:           Tue Jan 18 02:37:21 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.489 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       57|      119| 0.570 us | 1.190 us |   55|   64| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                    |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |              Instance              |              Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |runSysArr_U0                        |runSysArr                        |        1|       63| 10.000 ns | 0.630 us |    1|   63|   none  |
        |runWeight2Reg_U0                    |runWeight2Reg                    |       21|       21|  0.210 us | 0.210 us |   21|   21|   none  |
        |runL2toL1_U0                        |runL2toL1                        |       54|       54|  0.540 us | 0.540 us |   54|   54|   none  |
        |dataflow_in_loop_LOOP_S_entry18_U0  |dataflow_in_loop_LOOP_S_entry18  |        0|        0|    0 ns   |   0 ns   |    0|    0|   none  |
        +------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      129|    -|
|FIFO                 |        -|     -|     2970|     2010|    -|
|Instance             |        8|    26|     2700|     3125|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      234|    -|
|Register             |        -|     -|       29|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       16|    26|     5699|     5498|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|     1|    ~0   |        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_LOOP_S_entry18_U0  |dataflow_in_loop_LOOP_S_entry18  |        0|   0|     2|   119|    0|
    |runL2toL1_U0                        |runL2toL1                        |        0|   6|   426|   545|    0|
    |runSysArr_U0                        |runSysArr                        |        8|  19|  1929|  1323|    0|
    |runWeight2Reg_U0                    |runWeight2Reg                    |        0|   1|   343|  1138|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                               |                                 |        8|  26|  2700|  3125|    0|
    +------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_l1buf_0_U  |dataflow_in_loop_LOOP_S_data_l1buf_0  |        2|  0|   0|    0|   512|    8|     1|         4096|
    |data_l1buf_1_U  |dataflow_in_loop_LOOP_S_data_l1buf_0  |        2|  0|   0|    0|   512|    8|     1|         4096|
    |data_l1buf_2_U  |dataflow_in_loop_LOOP_S_data_l1buf_0  |        2|  0|   0|    0|   512|    8|     1|         4096|
    |data_l1buf_3_U  |dataflow_in_loop_LOOP_S_data_l1buf_0  |        2|  0|   0|    0|   512|    8|     1|         4096|
    +----------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                      |        8|  0|   0|    0|  2048|   32|     4|        16384|
    +----------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------------+---------+----+----+-----+------+-----+---------+
    |         Name         | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |co_1_c2_U             |        0|  99|   0|    -|     2|   10|       20|
    |co_1_c_U              |        0|  99|   0|    -|     2|    7|       14|
    |ko_2_c_U              |        0|  99|   0|    -|     2|    9|       18|
    |p_c1_U                |        0|  99|   0|    -|     2|    9|       18|
    |p_c5_U                |        0|  99|   0|    -|     2|   32|       64|
    |p_c6_U                |        0|  99|   0|    -|     3|   32|       96|
    |p_c7_U                |        0|  99|   0|    -|     2|   10|       20|
    |p_c_U                 |        0|  99|   0|    -|     2|    9|       18|
    |r_c3_U                |        0|  99|   0|    -|     2|   10|       20|
    |r_c8_U                |        0|  99|   0|    -|     2|   32|       64|
    |r_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |s_c4_U                |        0|  99|   0|    -|     2|   10|       20|
    |s_c9_U                |        0|  99|   0|    -|     2|   32|       64|
    |s_c_U                 |        0|  99|   0|    -|     2|   32|       64|
    |weight_regfile_0_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_0_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_0_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_0_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_1_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_2_3_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_0_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_1_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_2_U  |        0|  99|   0|    -|     2|    8|       16|
    |weight_regfile_3_3_U  |        0|  99|   0|    -|     2|    8|       16|
    +----------------------+---------+----+----+-----+------+-----+---------+
    |Total                 |        0|2970|   0|    0|    61|  394|      820|
    +----------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |dataflow_in_loop_LOOP_S_entry18_U0_ap_ready_count    |     +    |   0|  0|   9|           2|           1|
    |runL2toL1_U0_ap_ready_count                          |     +    |   0|  0|   9|           2|           1|
    |runWeight2Reg_U0_ap_ready_count                      |     +    |   0|  0|   9|           2|           1|
    |ap_channel_done_data_l1buf_0                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_data_l1buf_1                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_data_l1buf_2                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_data_l1buf_3                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_0                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_1                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_2                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_0_3                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_0                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_1                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_2                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_1_3                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_0                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_1                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_2                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_2_3                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_0                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_1                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_2                   |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_weight_regfile_3_3                   |    and   |   0|  0|   2|           1|           1|
    |ap_idle                                              |    and   |   0|  0|   2|           1|           1|
    |ap_sync_ready                                        |    and   |   0|  0|   2|           1|           1|
    |dataflow_in_loop_LOOP_S_entry18_U0_ap_start          |    and   |   0|  0|   2|           1|           1|
    |runL2toL1_U0_ap_continue                             |    and   |   0|  0|   2|           1|           1|
    |runL2toL1_U0_ap_start                                |    and   |   0|  0|   2|           1|           1|
    |runSysArr_U0_ap_start                                |    and   |   0|  0|   2|           1|           1|
    |runWeight2Reg_U0_ap_continue                         |    and   |   0|  0|   2|           1|           1|
    |runWeight2Reg_U0_ap_start                            |    and   |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1buf_0                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1buf_1                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1buf_2                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data_l1buf_3                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_0             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_1             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_2             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_0_3             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_0             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_1             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_2             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_1_3             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_0             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_1             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_2             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_2_3             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_0             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_1             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_2             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_weight_regfile_3_3             |    or    |   0|  0|   2|           1|           1|
    |ap_sync_dataflow_in_loop_LOOP_S_entry18_U0_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |ap_sync_runL2toL1_U0_ap_ready                        |    or    |   0|  0|   2|           1|           1|
    |ap_sync_runWeight2Reg_U0_ap_ready                    |    or    |   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0| 129|          57|          54|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                          | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_data_l1buf_0                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_l1buf_1                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_l1buf_2                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data_l1buf_3                   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_0             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_1             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_2             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_0_3             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_0             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_1             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_2             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_1_3             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_0             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_1             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_2             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_2_3             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_0             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_1             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_2             |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_weight_regfile_3_3             |   9|          2|    1|          2|
    |ap_sync_reg_dataflow_in_loop_LOOP_S_entry18_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_runL2toL1_U0_ap_ready                        |   9|          2|    1|          2|
    |ap_sync_reg_runWeight2Reg_U0_ap_ready                    |   9|          2|    1|          2|
    |dataflow_in_loop_LOOP_S_entry18_U0_ap_ready_count        |   9|          2|    2|          4|
    |runL2toL1_U0_ap_ready_count                              |   9|          2|    2|          4|
    |runWeight2Reg_U0_ap_ready_count                          |   9|          2|    2|          4|
    +---------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                    | 234|         52|   29|         58|
    +---------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+---+----+-----+-----------+
    |                           Name                          | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_data_l1buf_0                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_l1buf_1                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_l1buf_2                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data_l1buf_3                   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_0             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_1             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_2             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_0_3             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_0             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_1             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_2             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_1_3             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_0             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_1             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_2             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_2_3             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_0             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_1             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_2             |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_weight_regfile_3_3             |  1|   0|    1|          0|
    |ap_sync_reg_dataflow_in_loop_LOOP_S_entry18_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_runL2toL1_U0_ap_ready                        |  1|   0|    1|          0|
    |ap_sync_reg_runWeight2Reg_U0_ap_ready                    |  1|   0|    1|          0|
    |dataflow_in_loop_LOOP_S_entry18_U0_ap_ready_count        |  2|   0|    2|          0|
    |runL2toL1_U0_ap_ready_count                              |  2|   0|    2|          0|
    |runWeight2Reg_U0_ap_ready_count                          |  2|   0|    2|          0|
    +---------------------------------------------------------+---+----+-----+-----------+
    |Total                                                    | 29|   0|   29|          0|
    +---------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_done                    | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | dataflow_in_loop_LOOP_S | return value |
|weight_l2_0_address0       | out |    9|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_ce0            | out |    1|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_d0             | out |    8|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_q0             |  in |    8|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_we0            | out |    1|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_address1       | out |    9|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_ce1            | out |    1|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_d1             | out |    8|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_q1             |  in |    8|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_0_we1            | out |    1|  ap_memory |       weight_l2_0       |     array    |
|weight_l2_1_address0       | out |    9|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_ce0            | out |    1|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_d0             | out |    8|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_q0             |  in |    8|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_we0            | out |    1|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_address1       | out |    9|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_ce1            | out |    1|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_d1             | out |    8|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_q1             |  in |    8|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_1_we1            | out |    1|  ap_memory |       weight_l2_1       |     array    |
|weight_l2_2_address0       | out |    9|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_ce0            | out |    1|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_d0             | out |    8|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_q0             |  in |    8|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_we0            | out |    1|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_address1       | out |    9|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_ce1            | out |    1|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_d1             | out |    8|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_q1             |  in |    8|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_2_we1            | out |    1|  ap_memory |       weight_l2_2       |     array    |
|weight_l2_3_address0       | out |    9|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_ce0            | out |    1|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_d0             | out |    8|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_q0             |  in |    8|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_we0            | out |    1|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_address1       | out |    9|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_ce1            | out |    1|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_d1             | out |    8|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_q1             |  in |    8|  ap_memory |       weight_l2_3       |     array    |
|weight_l2_3_we1            | out |    1|  ap_memory |       weight_l2_3       |     array    |
|p_read                     |  in |    9|   ap_none  |          p_read         |    scalar    |
|p_read_ap_vld              |  in |    1|   ap_none  |          p_read         |    scalar    |
|p_read1                    |  in |    9|   ap_none  |         p_read1         |    scalar    |
|p_read1_ap_vld             |  in |    1|   ap_none  |         p_read1         |    scalar    |
|ko_2                       |  in |    9|   ap_none  |           ko_2          |    scalar    |
|ko_2_ap_vld                |  in |    1|   ap_none  |           ko_2          |    scalar    |
|co_1                       |  in |   10|   ap_none  |           co_1          |    scalar    |
|co_1_ap_vld                |  in |    1|   ap_none  |           co_1          |    scalar    |
|r                          |  in |   32|   ap_none  |            r            |    scalar    |
|r_ap_vld                   |  in |    1|   ap_none  |            r            |    scalar    |
|s                          |  in |   32|   ap_none  |            s            |    scalar    |
|s_ap_vld                   |  in |    1|   ap_none  |            s            |    scalar    |
|data_l2_0_address0         | out |   10|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_ce0              | out |    1|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_d0               | out |    8|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_q0               |  in |    8|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_we0              | out |    1|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_address1         | out |   10|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_ce1              | out |    1|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_d1               | out |    8|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_q1               |  in |    8|  ap_memory |        data_l2_0        |     array    |
|data_l2_0_we1              | out |    1|  ap_memory |        data_l2_0        |     array    |
|data_l2_1_address0         | out |   10|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_ce0              | out |    1|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_d0               | out |    8|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_q0               |  in |    8|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_we0              | out |    1|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_address1         | out |   10|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_ce1              | out |    1|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_d1               | out |    8|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_q1               |  in |    8|  ap_memory |        data_l2_1        |     array    |
|data_l2_1_we1              | out |    1|  ap_memory |        data_l2_1        |     array    |
|data_l2_2_address0         | out |   10|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_ce0              | out |    1|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_d0               | out |    8|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_q0               |  in |    8|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_we0              | out |    1|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_address1         | out |   10|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_ce1              | out |    1|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_d1               | out |    8|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_q1               |  in |    8|  ap_memory |        data_l2_2        |     array    |
|data_l2_2_we1              | out |    1|  ap_memory |        data_l2_2        |     array    |
|data_l2_3_address0         | out |   10|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_ce0              | out |    1|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_d0               | out |    8|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_q0               |  in |    8|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_we0              | out |    1|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_address1         | out |   10|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_ce1              | out |    1|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_d1               | out |    8|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_q1               |  in |    8|  ap_memory |        data_l2_3        |     array    |
|data_l2_3_we1              | out |    1|  ap_memory |        data_l2_3        |     array    |
|p_read2                    |  in |   32|   ap_none  |         p_read2         |    scalar    |
|p_read2_ap_vld             |  in |    1|   ap_none  |         p_read2         |    scalar    |
|p_read3                    |  in |   10|   ap_none  |         p_read3         |    scalar    |
|p_read3_ap_vld             |  in |    1|   ap_none  |         p_read3         |    scalar    |
|output_l1_pass_0_address0  | out |   10|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_ce0       | out |    1|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_d0        | out |   32|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_q0        |  in |   32|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_we0       | out |    1|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_address1  | out |   10|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_ce1       | out |    1|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_d1        | out |   32|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_q1        |  in |   32|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_0_we1       | out |    1|  ap_memory |     output_l1_pass_0    |     array    |
|output_l1_pass_1_address0  | out |   10|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_ce0       | out |    1|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_d0        | out |   32|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_q0        |  in |   32|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_we0       | out |    1|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_address1  | out |   10|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_ce1       | out |    1|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_d1        | out |   32|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_q1        |  in |   32|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_1_we1       | out |    1|  ap_memory |     output_l1_pass_1    |     array    |
|output_l1_pass_2_address0  | out |   10|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_ce0       | out |    1|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_d0        | out |   32|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_q0        |  in |   32|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_we0       | out |    1|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_address1  | out |   10|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_ce1       | out |    1|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_d1        | out |   32|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_q1        |  in |   32|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_2_we1       | out |    1|  ap_memory |     output_l1_pass_2    |     array    |
|output_l1_pass_3_address0  | out |   10|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_ce0       | out |    1|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_d0        | out |   32|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_q0        |  in |   32|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_we0       | out |    1|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_address1  | out |   10|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_ce1       | out |    1|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_d1        | out |   32|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_q1        |  in |   32|  ap_memory |     output_l1_pass_3    |     array    |
|output_l1_pass_3_we1       | out |    1|  ap_memory |     output_l1_pass_3    |     array    |
+---------------------------+-----+-----+------------+-------------------------+--------------+

