# fantastic-giggle
This is a design for low power draw applications.

## Boot ROM generation
### Generate a blank BootROM
```shell
$ dd if=/dev/zero of=./rtl_memory16/bootrom.hex bs=4k count=1
```
Edit this in a hex editor to get what you want. This is how we generate 4kB BootROM blanks in house.
### Convert the BootROM to a Verilog hex file
```shell
$ python3 ./utilities/genmem.py ./rtl_memory/bootrom.hex > ./rtl_memory/bootrom.mem
```
This can be put into a Verilog Vivado project as a valid hex file for our memory's `$readmemh`. To include the notice for posterity:
```c
// Autogenerated file by `genmem.py`
// Due to the sparse nature of Verilog HEX files, it is recommended to
// use the `genmem.py` script with a hex file to generate hex files.
// . . .
```
## Shader ISA
### Pipelining
Each shader has 4 stages.
### Addressing Modes
#### Immediate
Load two 8-bit immediate values, store into register. Due to the very nature of this shader architecture this will take two cycles.
```
Clk[0] => fetch/decode opcode
Clk[1] => fetch imm[1]
Clk[2] => fetch imm[0]
Clk[3] => execution of sequential unit(s) BEGIN

Clk[4] => STALL
Clk[5] => STALL
Clk[6] => execution of sequential unit(s) END
Clk[7] => write INTO ONLY register, possibly checking flags
```
#### Indirect
Load a 16-bit address for two 8-bit values to store into/from a register.
```
Clk[0] => fetch/decode opcode
Clk[1] => fetch addr[1]
Clk[2] => fetch addr[0]
Clk[3] => write INTO OR FROM register, possibly checking flags
```
### The flags
- 0: ALU Always
- 1: ALU Carry
- 2: LOD Test
- 3: LOD Hot
- 4: Custom Interrupt
- 5: Custom Interrupt
- 6: Custom Interrupt
- 7: Custom Interrupt
### Opcodes
- 8-bit ALU: No op, Add, Subtract, And, Or, Xor, Select Left, Select Right, set appropriate flags
- 8-bit LOD: Leading Ones Detector
- 16-bit Rotator: shift left/right by a scalar
#### `00h` - NOP: ALU Nop
#### `10h` - ADD: ALU Add
#### `20h` - SUB: ALU Subtract
#### `30h` - AND: ALU And
#### `40h` - ORR: ALU Or
#### `50h` - EOR: ALU Xor
#### `60h` - SEL: ALU Select L
#### `70h` - SER: ALU Select R
#### `80h` - THL: Test LOD
Mask the LOD with the immediate or indirect value. TODO: Clarify this.
#### `90h` - Illegal Opcode, treat as NOP
#### `A0h` - SOH: Store rotator hi byte into memory
#### `B0h` - SOL: Store rotator lo byte into memory
#### `C0h` - ROT: Rotate
#### `D0h` - RTM: Rotator Magnitude Set
#### `E0h` - Branching
- `E0h` - BRI: Branch Immediate
- `E1h` - BRI: Branch Immediate
- `E2h` - BRI: Branch Immediate
- `E3h` - BRI: Branch Immediate
- `E4h` - BRI: Branch Immediate
- `E5h` - BRI: Branch Immediate
- `E6h` - BRI: Branch Immediate
- `E7h` - BRI: Branch Immediate
- `E8h` - BRD: Branch Indirect
- `E9h` - BRD: Branch Indirect
- `EAh` - BRD: Branch Indirect
- `EBh` - BRD: Branch Indirect
- `ECh` - BRD: Branch Indirect
- `EDh` - BRD: Branch Indirect
- `EEh` - BRD: Branch Indirect
- `EFh` - BRD: Branch Indirect
#### `F0h` - Control
- `F0h` - Illegal Opcode, treat as NOP
- `F1h` - Illegal Opcode, treat as NOP
- `F2h` - Illegal Opcode, treat as NOP
- `F3h` - Illegal Opcode, treat as NOP
- `F4h` - Illegal Opcode, treat as NOP
- `F5h` -
- `F6h` - 
- `F7h` - CLO: Zero out rotator bytes
- `F8h` - BRK: Breakpoint
- `F9h` - BRK: Breakpoint
- `FAh` - BRK: Breakpoint
- `FBh` - BRK: Breakpoint
- `FCh` - BRK: Breakpoint
- `FDh` - BRK: Breakpoint
- `FEh` - BRK: Breakpoint
- `FFh` - BRK: Breakpoint
#### Suffixes (add these to a non-control code to manipulate the operation)
- `08h`: indirect
If checking the flags then you will skip operations if the criteria aren't
satisfied.
- `04h`: check flag register bit 2 before execution
- `02h`: check flag register bit 1 before execution
- `01h`: check flag register bit 0 before execution