Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Aug 02 08:18:16 2023


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f DividerFPGA_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is BG121.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : BG121

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = FALSE
Output EDIF file name = DividerFPGA_Implmnt/DividerFPGA.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Icecube/DividerFPGA/DividerFPGA (searchpath added)
Verilog design file = ../top.v
Verilog design file = ../counter16.v
Verilog design file = ../sr16.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../top.v. VERI-1482
Analyzing Verilog file ../counter16.v. VERI-1482
Analyzing Verilog file ../sr16.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../top.v(1): compiling module top. VERI-1018
WARNING - synthesis: ../top.v(29): using initial value of enable_signal since it is never assigned. VERI-1220
INFO - synthesis: ../sr16.v(3): compiling module sr16. VERI-1018
INFO - synthesis: ../counter16.v(3): compiling module counter16. VERI-1018
WARNING - synthesis: ../counter16.v(17): expression size 32 truncated to fit in target size 16. VERI-1209
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net pwr will be ignored due to unrecognized driver type
######## Missing driver on net row_completed. Patching with GND.



WARNING - synthesis: Initial value found on instance reset_signal_19 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : DividerFPGA_Implmnt/DividerFPGA.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 68 of 3520 (1 % )
SB_CARRY => 62
SB_DFF => 16
SB_DFFE => 20
SB_DFFESR => 32
SB_GB_IO => 2
SB_IO => 10
SB_LUT4 => 153
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : sr_clk_c, loads : 32
  Net : laser_pulse_c, loads : 19
  Net : divided_pulse_c, loads : 18
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : reset_signal, loads : 42
  Net : en_internals_c, loads : 32
  Net : n171, loads : 16
  Net : n169, loads : 16
  Net : n189, loads : 16
  Net : n176, loads : 16
  Net : n330, loads : 16
  Net : n345, loads : 16
  Net : sr_reset_c, loads : 4
  Net : pulse_counter/count_done, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets laser_pulse_c]           |    1.000 MHz|   37.567 MHz|    17  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets divided_pulse_c]         |    1.000 MHz|   37.567 MHz|    17  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sr_clk_c]                |    1.000 MHz|  306.091 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 35.027  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.188  secs
--------------------------------------------------------------
