--------------------------------------------------------------------------------
-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: O.87xd
--  \   \         Application: netgen
--  /   /         Filename: top_timesim.vhd
-- /___/   /\     Timestamp: Thu Aug 16 02:21:35 2012
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf top.pcf -rpw 100 -tpw 0 -ar Structure -tm top -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim top.ncd top_timesim.vhd 
-- Device	: 6slx16csg324-3 (PRODUCTION 1.21 2012-01-07)
-- Input file	: top.ncd
-- Output file	: C:\workspace\MIPS_Micro\netgen\par\top_timesim.vhd
-- # of Entities	: 1
-- Design Name	: top
-- Xilinx	: C:\Xilinx\13.4\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity top is
  port (
    clk : in STD_LOGIC := 'X'; 
    rst : in STD_LOGIC := 'X'; 
    led : out STD_LOGIC_VECTOR ( 7 downto 0 ) 
  );
end top;

architecture Structure of top is
  signal memRead : STD_LOGIC; 
  signal writeDataMuxDataOut_18_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_10_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_27_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_22_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_7_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_31_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_GND_100_o_equal_1_o : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_30_Q : STD_LOGIC; 
  signal aluDataMux_Selector_INV_1_o : STD_LOGIC; 
  signal registers_ReadReg2Add_4_GND_100_o_equal_4_o : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_31_0 : STD_LOGIC; 
  signal aluDataMuxDataOut_30_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_31_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_26_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_27_Q : STD_LOGIC; 
  signal aluDataMuxDataOut_26_0 : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_0_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_16_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_16_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_15_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_15_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_16_0 : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_3_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_14_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_12_0 : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_3_0 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_18_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_18_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_19_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_20_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_21_Q : STD_LOGIC; 
  signal writeDataMuxDataOut_26_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_20_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_22_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_23_Q : STD_LOGIC; 
  signal aluDataMuxDataOut_22_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_24_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_4_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_30_0 : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_0_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_24_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_25_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_28_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_29_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_8_Q : STD_LOGIC; 
  signal clk_BUFGP : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memWrite : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_0_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_8_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_7_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_6_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_5_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_4_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_3_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_2_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_1_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_0_Q : STD_LOGIC; 
  signal aluDataMuxDataOut_0_0 : STD_LOGIC; 
  signal aluDataMuxDataOut_2_0 : STD_LOGIC; 
  signal aluDataMuxDataOut_4_0 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_Q_5503 : STD_LOGIC; 
  signal aluDataMuxDataOut_6_0 : STD_LOGIC; 
  signal aluDataMuxDataOut_8_0 : STD_LOGIC; 
  signal aluDataMuxDataOut_10_0 : STD_LOGIC; 
  signal aluDataMuxDataOut_12_0 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_Q_5520 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_Q_5529 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_0_0 : STD_LOGIC; 
  signal aluDataMux_Selector_INV_1_o1_1_5540 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_0_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_1_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_1_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_2_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_2_0 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_Q_5547 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_3_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_3_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_4_0 : STD_LOGIC; 
  signal aluDataMux_Selector_INV_1_o1_5551 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_4_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_5_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_5_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_6_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_6_0 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_Q_5559 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_7_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_7_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_8_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_8_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_9_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_9_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_10_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_10_0 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_Q_5573 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_11_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_11_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_12_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_12_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_13_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_13_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_14_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_14_0 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_Q_5586 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_17_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_18_0 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_Q_5589 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_19_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_19_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_20_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_20_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_21_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_21_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_22_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_22_0 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_Q_5598 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_23_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_23_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_24_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_24_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_25_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_25_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_26_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_26_0 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_Q_5607 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_27_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_27_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_28_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_28_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_29_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_29_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_30_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_30_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_0_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_1_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_2_0 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_Q_5621 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_3_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_4_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_5_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_6_0 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_Q_5626 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_7_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_8_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_9_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_10_0 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_Q_5631 : STD_LOGIC; 
  signal aluDataMux_Selector_INV_1_o11 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_11 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_11_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_12_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_13_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_14_0 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_Q_5638 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_17_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_18_0 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_Q_5641 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_19_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_20_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_21_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_22_0 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_Q_5646 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_23_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_24_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_25_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_26_0 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_Q_5651 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_27_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_28_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_29_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_30_0 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_0 : STD_LOGIC; 
  signal pcPlusFour_2_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_2_0 : STD_LOGIC; 
  signal pcPlusFour_3_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_3_0 : STD_LOGIC; 
  signal pcPlusFour_4_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_4_0 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_Q_5663 : STD_LOGIC; 
  signal pcPlusFour_5_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_5_0 : STD_LOGIC; 
  signal pcPlusFour_6_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_6_0 : STD_LOGIC; 
  signal pcPlusFour_7_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_7_0 : STD_LOGIC; 
  signal pcPlusFour_8_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_8_0 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_Q_5672 : STD_LOGIC; 
  signal pcPlusFour_9_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_9_0 : STD_LOGIC; 
  signal pcPlusFour_10_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_10_0 : STD_LOGIC; 
  signal pcPlusFour_11_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_11_0 : STD_LOGIC; 
  signal pcPlusFour_12_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_12_0 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_Q_5681 : STD_LOGIC; 
  signal pcPlusFour_13_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_13_0 : STD_LOGIC; 
  signal pcPlusFour_14_0 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_14_0 : STD_LOGIC; 
  signal Madd_pcPlusFour_cy_5_Q_5686 : STD_LOGIC; 
  signal Madd_pcPlusFour_cy_9_Q_5687 : STD_LOGIC; 
  signal Madd_pcPlusFour_cy_13_Q_5688 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal rst_IBUF_0 : STD_LOGIC; 
  signal writeDataMuxDataOut_0_0 : STD_LOGIC; 
  signal regWrite : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_1_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_0_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_3_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_2_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_5_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_4_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_7_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_6_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_9_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_8_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_11_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_10_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_13_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_12_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_15_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_14_0 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_17_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_16_0 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_15_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_17_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_16_0 : STD_LOGIC; 
  signal aluResult_0_0 : STD_LOGIC; 
  signal controller_Instruction_31_Instruction_29_AND_38_o : STD_LOGIC; 
  signal aluResult_1_0 : STD_LOGIC; 
  signal pcJumpMux_Selector_INV_1_o : STD_LOGIC; 
  signal pcBranchMux_Selector_INV_1_o : STD_LOGIC; 
  signal memory_memWrite_PWR_11_o_AND_36_o : STD_LOGIC; 
  signal pcBranchMux_Selector_INV_1_o2_5754 : STD_LOGIC; 
  signal pcBranchMux_Selector_INV_1_o6_0 : STD_LOGIC; 
  signal pcBranchMux_Selector_INV_1_o5_5756 : STD_LOGIC; 
  signal pcBranchMux_Selector_INV_1_o7_5757 : STD_LOGIC; 
  signal pcBranchMux_Selector_INV_1_o3_5758 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal aluControl_FuncCode_0_1_5762 : STD_LOGIC; 
  signal aluControl_FuncCode_1_1_5763 : STD_LOGIC; 
  signal aluControl_FuncCode_2_1_5764 : STD_LOGIC; 
  signal aluControl_FuncCode_0_11 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal memory_memWrite_PWR_11_o_AND_36_o3_5770 : STD_LOGIC; 
  signal memory_memWrite_PWR_11_o_AND_36_o1_0 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal memory_memWrite_PWR_11_o_AND_36_o2_5774 : STD_LOGIC; 
  signal registers_Mram_registers11_RAMD_D1_O_0 : STD_LOGIC; 
  signal registers_Mram_registers1_RAMD_D1_O_0 : STD_LOGIC; 
  signal registers_Mram_registers4_RAMD_D1_O_0 : STD_LOGIC; 
  signal registers_Mram_registers14_RAMD_D1_O_0 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_15_Q_5783 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal N86 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal registers_Mram_registers5_RAMD_D1_O_0 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal pcBranchMux_Selector_INV_1_o1_5800 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal registers_Mram_registers2_RAMD_D1_O_0 : STD_LOGIC; 
  signal registers_Mram_registers12_RAMD_D1_O_0 : STD_LOGIC; 
  signal registers_Mram_registers3_RAMD_D1_O_0 : STD_LOGIC; 
  signal registers_Mram_registers15_RAMD_D1_O_0 : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal registers_Mram_registers13_RAMD_D1_O_0 : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO1 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO2 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO3 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO4 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO5 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO6 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO7 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO8 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO9 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO10 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO11 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO12 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO13 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO14 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO15 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOPBDOP0 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOPBDOP1 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOPADOP0 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOPADOP1 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO1 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO2 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO3 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO4 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO5 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO6 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO7 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO8 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO9 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO10 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO11 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO12 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO13 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO14 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO15 : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEBWEU0_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEBWEU1_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEAWEL0_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEAWEL1_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_RSTA_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_REGCEBREGCE_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_CLKBRDCLK_INTNOT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_CLKAWRCLK_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ENAWREN_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_REGCEA_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ENBRDEN_INT : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_RSTBRST_INT : STD_LOGIC;
 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi_1945 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_0_Q_1944 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_1_Q_1940 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_3_Q_1938 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi3_1937 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi2_1929 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_2_Q_1928 : STD_LOGIC; 
  signal ProtoComp9_CYINITVCC_1 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi1_1924 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi4_1975 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_4_Q_1974 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi5_1969 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_5_Q_1968 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi6_1963 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_6_Q_1962 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi7_1955 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_7_Q_1954 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi8_2005 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_8_Q_2004 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi9_1999 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_9_Q_1998 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi10_1993 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_10_Q_1992 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi11_1985 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_11_Q_1984 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi12_2029 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_12_Q_2028 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi13_2023 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_13_Q_2022 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi14_2017 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_14_Q_2016 : STD_LOGIC; 
  signal aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_Q_2015 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_0_Q_2065 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_1_Q_2058 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_2_Q_2051 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_0_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_1_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_2_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_3_Q : STD_LOGIC; 
  signal ProtoComp12_CYINITGND_0 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_3_Q_2038 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_4_Q_2099 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_5_Q_2092 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_6_Q_2085 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_4_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_5_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_6_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_7_Q : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_7_Q_2072 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_8_Q_2133 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_9_Q_2126 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_10_Q_2119 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_8_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_9_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_10_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_11_Q : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_11_Q_2106 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_12_Q_2166 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_13_Q_2159 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_14_Q_2152 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_12_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_13_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_14_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_15_Q : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_15_Q_2140 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_16_Q_2201 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_17_Q_2195 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_18_Q_2187 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_16_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_17_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_18_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_19_Q : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_19_Q_2173 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_20_Q_2237 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_21_Q_2229 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_22_Q_2221 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_20_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_21_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_22_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_23_Q : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_23_Q_2207 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_24_Q_2275 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_25_Q_2267 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_26_Q_2259 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_24_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_25_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_26_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_27_Q : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_27_Q_2245 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_28_Q_2311 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_29_Q_2303 : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_30_Q_2295 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_28_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_29_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_30_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_Q : STD_LOGIC; 
  signal aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_31_Q_2282 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_0_Q_2346 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_1_Q_2339 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_2_Q_2332 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_0_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_1_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_2_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_3_Q : STD_LOGIC; 
  signal ProtoComp18_CYINITVCC_1 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_3_Q_2319 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_4_Q_2380 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_5_Q_2373 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_6_Q_2366 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_4_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_5_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_6_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_7_Q : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_7_Q_2353 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_8_Q_2414 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_9_Q_2407 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_10_Q_2400 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_8_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_9_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_10_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_11_Q : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_11_Q_2387 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_12_Q_2447 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_13_Q_2440 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_14_Q_2433 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_12_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_13_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_14_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_15_Q : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_15_Q_2421 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_16_Q_2482 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_17_Q_2476 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_18_Q_2468 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_16_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_17_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_18_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_19_Q : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_19_Q_2454 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_20_Q_2518 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_21_Q_2510 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_22_Q_2502 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_20_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_21_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_22_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_23_Q : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_23_Q_2488 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_24_Q_2556 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_25_Q_2548 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_26_Q_2540 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_24_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_25_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_26_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_27_Q : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_27_Q_2526 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_28_Q_2592 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_29_Q_2584 : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_30_Q_2576 : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_28_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_29_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_30_Q : STD_LOGIC; 
  signal aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_Q : STD_LOGIC; 
  signal aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_31_Q_2563 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_2_Q_2618 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_3_Q_2614 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_4_Q_2610 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_2_Q : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_3_Q : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_4_Q : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_5_Q : STD_LOGIC; 
  signal ProtoComp25_CYINITGND_0 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_5_Q_2600 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_6_Q_2640 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_7_Q_2636 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_8_Q_2632 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_6_Q : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_7_Q : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_8_Q : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_9_Q : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_9_Q_2622 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_10_Q_2662 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_11_Q_2658 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_12_Q_2654 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_10_Q : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_11_Q : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_12_Q : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_13_Q : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_13_Q_2644 : STD_LOGIC; 
  signal Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_14_Q_2667 : STD_LOGIC; 
  signal pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_14_Q : STD_LOGIC; 
  signal PC_3_rt_2682 : STD_LOGIC; 
  signal PC_4_rt_2679 : STD_LOGIC; 
  signal ProtoComp28_CYINITGND_0 : STD_LOGIC; 
  signal PC_5_rt_2670 : STD_LOGIC; 
  signal PC_6_rt_2707 : STD_LOGIC; 
  signal PC_7_rt_2704 : STD_LOGIC; 
  signal PC_8_rt_2701 : STD_LOGIC; 
  signal PC_9_rt_2692 : STD_LOGIC; 
  signal PC_10_rt_2729 : STD_LOGIC; 
  signal PC_11_rt_2726 : STD_LOGIC; 
  signal PC_12_rt_2723 : STD_LOGIC; 
  signal PC_13_rt_2714 : STD_LOGIC; 
  signal PC_14_rt_2738 : STD_LOGIC; 
  signal clk_BUFGP_IBUFG_2741 : STD_LOGIC; 
  signal rst_IBUF_2744 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_0_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_2_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_4_Q : STD_LOGIC; 
  signal registers_Mram_registers11_RAMD_D1_O : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_0_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_2_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_4_Q : STD_LOGIC; 
  signal registers_Mram_registers1_RAMD_D1_O : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_18_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_20_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_22_Q : STD_LOGIC; 
  signal registers_Mram_registers4_RAMD_D1_O : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_18_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_20_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_22_Q : STD_LOGIC; 
  signal registers_Mram_registers14_RAMD_D1_O : STD_LOGIC; 
  signal N125 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal memory_memWrite_PWR_11_o_AND_36_o1_3274 : STD_LOGIC; 
  signal N95 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N86_pack_3 : STD_LOGIC; 
  signal pcBranchMux_Selector_INV_1_o6_3525 : STD_LOGIC; 
  signal aluDataMuxDataOut_18_pack_4 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_24_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_26_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_28_Q : STD_LOGIC; 
  signal registers_Mram_registers5_RAMD_D1_O : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_30_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_31_Q : STD_LOGIC; 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1CLK : STD_LOGIC;
 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0CLK : STD_LOGIC;
 
  signal aluDataMuxDataOut_20_pack_3 : STD_LOGIC; 
  signal aluDataMuxDataOut_24_pack_3 : STD_LOGIC; 
  signal aluDataMuxDataOut_28_pack_4 : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_6_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_8_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_10_Q : STD_LOGIC; 
  signal registers_Mram_registers2_RAMD_D1_O : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_6_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_8_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_10_Q : STD_LOGIC; 
  signal registers_Mram_registers12_RAMD_D1_O : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_12_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_14_Q : STD_LOGIC; 
  signal registers_ReadReg1Add_4_read_port_1_OUT_16_Q : STD_LOGIC; 
  signal registers_Mram_registers3_RAMD_D1_O : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_24_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_26_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_28_Q : STD_LOGIC; 
  signal registers_Mram_registers15_RAMD_D1_O : STD_LOGIC; 
  signal N88_pack_2 : STD_LOGIC; 
  signal N90_pack_2 : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_12_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_14_Q : STD_LOGIC; 
  signal registers_ReadReg2Add_4_read_port_4_OUT_16_Q : STD_LOGIC; 
  signal registers_Mram_registers13_RAMD_D1_O : STD_LOGIC; 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DIBDI_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_12_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_11_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_10_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_9_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_8_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_7_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_6_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_5_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_4_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_3_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_2_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_1_Q : STD_LOGIC;
 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_0_Q : STD_LOGIC;
 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_led_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_led_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_led_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_led_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_led_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_led_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_led_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_led_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_clk_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_PC_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_8_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_14_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_13_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_12_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_11_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_10_CLK : STD_LOGIC; 
  signal NlwBufferSignal_PC_9_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers11_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers1_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_memory_LEDs_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_memory_LEDs_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers4_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers14_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_memory_LEDs_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_memory_LEDs_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers5_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_SP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_SP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_SP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_SP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers161_DP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers162_DP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers62_DP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers61_DP_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_memory_LEDs_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_memory_LEDs_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_memory_LEDs_7_CLK : STD_LOGIC; 
  signal NlwBufferSignal_memory_LEDs_6_CLK : STD_LOGIC; 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers2_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers12_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers3_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers15_RAMA_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMD_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMC_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMB_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_RADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_RADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_RADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_RADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_RADR4 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_CLK : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_IN : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_WADR0 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_WADR1 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_WADR2 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_WADR3 : STD_LOGIC; 
  signal NlwBufferSignal_registers_Mram_registers13_RAMA_WADR4 : STD_LOGIC; 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_4_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_5_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_6_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_7_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_0_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED : STD_LOGIC;
 
  signal NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED : STD_LOGIC;
 
  signal GND : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_5_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_cy_5_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_cy_5_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_cy_5_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_4_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_3_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_N0_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_9_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_cy_9_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_cy_9_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_cy_9_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_8_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_7_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_6_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_13_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_cy_13_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_cy_13_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_cy_13_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_12_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_11_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_PC_0_10_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Madd_pcPlusFour_xor_14_S_3_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal NLW_registers_Mram_registers11_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers1_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers4_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers14_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers5_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers161_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers62_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers162_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers61_SP_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers2_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers12_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers3_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers15_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_registers_Mram_registers13_RAMD_D1_O_UNCONNECTED : STD_LOGIC; 
  signal writeDataMuxDataOut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal aluResult : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal aluDataMuxDataOut : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal funcCode : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal currentInstruction : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal memoryReadData : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal PC : STD_LOGIC_VECTOR ( 14 downto 2 ); 
  signal regData0 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal regData1 : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array : STD_LOGIC_VECTOR ( 3 downto 0 ); 
  signal memory_LEDs : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal writeRegMuxDataOut : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal Madd_pcPlusFour_lut : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal pcPlusFour : STD_LOGIC_VECTOR ( 14 downto 2 ); 
  signal pcJumpMuxDataOut : STD_LOGIC_VECTOR ( 14 downto 2 ); 
begin
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000014",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000000000000000000000000000000000000000F800FF0000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y10"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y12"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X1Y14"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X1Y12"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000002500A70024",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X1Y0"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X1Y2"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X1Y4"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X1Y6"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000010",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000005800420040",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y8"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y6"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X1Y10"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 9,
      DATA_WIDTH_B => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X1Y8"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA,
      ENB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB,
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
,
      ADDRA(2) => '0',
      ADDRA(1) => '0',
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
,
      ADDRB(2) => '0',
      ADDRB(1) => '0',
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q,
      DIB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q,
      DIB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q,
      DIB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q,
      DIB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q,
      DIB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q,
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q,
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_7_Q,
      DOA(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_6_Q,
      DOA(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_5_Q,
      DOA(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_4_Q,
      DOA(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_3_Q,
      DOA(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_2_Q,
      DOA(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_1_Q,
      DOA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_0_Q,
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_7_Q,
      DOB(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_6_Q,
      DOB(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_5_Q,
      DOB(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_4_Q,
      DOB(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_3_Q,
      DOB(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_2_Q,
      DOB(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_1_Q,
      DOB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_0_Q,
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_8_Q,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_8_Q,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 2,
      DATA_WIDTH_B => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000010",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y2"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => '1',
      ENB => '1',
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_1_Q,
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q,
      ADDRB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_2_Q,
      ADDRB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_1_Q,
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_7_UNCONNECTED,
      DOA(6) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_6_UNCONNECTED,
      DOA(5) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_5_UNCONNECTED,
      DOA(4) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_4_UNCONNECTED,
      DOA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_3_UNCONNECTED,
      DOA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_2_UNCONNECTED,
      DOA(1) => currentInstruction(2),
      DOA(0) => currentInstruction(1),
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_7_UNCONNECTED,
      DOB(6) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_6_UNCONNECTED,
      DOB(5) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_5_UNCONNECTED,
      DOB(4) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_4_UNCONNECTED,
      DOB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_3_UNCONNECTED,
      DOB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_2_UNCONNECTED,
      DOB(1) => memoryReadData(2),
      DOB(0) => memoryReadData(1),
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_0_UNCONNECTED,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_0_UNCONNECTED,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram : X_RAMB16BWER
    generic map(
      DATA_WIDTH_A => 2,
      DATA_WIDTH_B => 2,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000032",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "SPARTAN6",
      INIT_FILE => "NONE",
      LOC => "RAMB16_X0Y4"
    )
    port map (
      CLKA => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA,
      CLKB => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB,
      ENA => '1',
      ENB => '1',
      REGCEA => '0',
      REGCEB => '0',
      RSTA => '0',
      RSTB => '0',
      ADDRA(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
,
      ADDRA(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
,
      ADDRA(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
,
      ADDRA(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
,
      ADDRA(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q,
      ADDRA(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q,
      ADDRA(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q,
      ADDRA(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q,
      ADDRA(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q,
      ADDRA(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q,
      ADDRA(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q,
      ADDRA(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_2_Q,
      ADDRA(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_1_Q,
      ADDRA(0) => '0',
      ADDRB(13) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
,
      ADDRB(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
,
      ADDRB(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
,
      ADDRB(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
,
      ADDRB(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q,
      ADDRB(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q,
      ADDRB(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q,
      ADDRB(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q,
      ADDRB(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q,
      ADDRB(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q,
      ADDRB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q,
      ADDRB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_2_Q,
      ADDRB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_1_Q,
      ADDRB(0) => '0',
      DIA(31) => '0',
      DIA(30) => '0',
      DIA(29) => '0',
      DIA(28) => '0',
      DIA(27) => '0',
      DIA(26) => '0',
      DIA(25) => '0',
      DIA(24) => '0',
      DIA(23) => '0',
      DIA(22) => '0',
      DIA(21) => '0',
      DIA(20) => '0',
      DIA(19) => '0',
      DIA(18) => '0',
      DIA(17) => '0',
      DIA(16) => '0',
      DIA(15) => '0',
      DIA(14) => '0',
      DIA(13) => '0',
      DIA(12) => '0',
      DIA(11) => '0',
      DIA(10) => '0',
      DIA(9) => '0',
      DIA(8) => '0',
      DIA(7) => '0',
      DIA(6) => '0',
      DIA(5) => '0',
      DIA(4) => '0',
      DIA(3) => '0',
      DIA(2) => '0',
      DIA(1) => '0',
      DIA(0) => '0',
      DIB(31) => '0',
      DIB(30) => '0',
      DIB(29) => '0',
      DIB(28) => '0',
      DIB(27) => '0',
      DIB(26) => '0',
      DIB(25) => '0',
      DIB(24) => '0',
      DIB(23) => '0',
      DIB(22) => '0',
      DIB(21) => '0',
      DIB(20) => '0',
      DIB(19) => '0',
      DIB(18) => '0',
      DIB(17) => '0',
      DIB(16) => '0',
      DIB(15) => '0',
      DIB(14) => '0',
      DIB(13) => '0',
      DIB(12) => '0',
      DIB(11) => '0',
      DIB(10) => '0',
      DIB(9) => '0',
      DIB(8) => '0',
      DIB(7) => '0',
      DIB(6) => '0',
      DIB(5) => '0',
      DIB(4) => '0',
      DIB(3) => '0',
      DIB(2) => '0',
      DIB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q,
      DIB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q,
      DIPA(3) => '0',
      DIPA(2) => '0',
      DIPA(1) => '0',
      DIPA(0) => '0',
      DIPB(3) => '0',
      DIPB(2) => '0',
      DIPB(1) => '0',
      DIPB(0) => '0',
      DOA(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_31_UNCONNECTED,
      DOA(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_30_UNCONNECTED,
      DOA(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_29_UNCONNECTED,
      DOA(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_28_UNCONNECTED,
      DOA(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_27_UNCONNECTED,
      DOA(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_26_UNCONNECTED,
      DOA(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_25_UNCONNECTED,
      DOA(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_24_UNCONNECTED,
      DOA(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_23_UNCONNECTED,
      DOA(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_22_UNCONNECTED,
      DOA(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_21_UNCONNECTED,
      DOA(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_20_UNCONNECTED,
      DOA(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_19_UNCONNECTED,
      DOA(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_18_UNCONNECTED,
      DOA(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_17_UNCONNECTED,
      DOA(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_16_UNCONNECTED,
      DOA(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_15_UNCONNECTED,
      DOA(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_14_UNCONNECTED,
      DOA(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_13_UNCONNECTED,
      DOA(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_12_UNCONNECTED,
      DOA(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_11_UNCONNECTED,
      DOA(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_10_UNCONNECTED,
      DOA(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_9_UNCONNECTED,
      DOA(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_8_UNCONNECTED,
      DOA(7) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_7_UNCONNECTED,
      DOA(6) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_6_UNCONNECTED,
      DOA(5) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_5_UNCONNECTED,
      DOA(4) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_4_UNCONNECTED,
      DOA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_3_UNCONNECTED,
      DOA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOA_2_UNCONNECTED,
      DOA(1) => currentInstruction(4),
      DOA(0) => currentInstruction(3),
      DOB(31) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_31_UNCONNECTED,
      DOB(30) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_30_UNCONNECTED,
      DOB(29) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_29_UNCONNECTED,
      DOB(28) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_28_UNCONNECTED,
      DOB(27) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_27_UNCONNECTED,
      DOB(26) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_26_UNCONNECTED,
      DOB(25) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_25_UNCONNECTED,
      DOB(24) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_24_UNCONNECTED,
      DOB(23) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_23_UNCONNECTED,
      DOB(22) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_22_UNCONNECTED,
      DOB(21) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_21_UNCONNECTED,
      DOB(20) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_20_UNCONNECTED,
      DOB(19) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_19_UNCONNECTED,
      DOB(18) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_18_UNCONNECTED,
      DOB(17) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_17_UNCONNECTED,
      DOB(16) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_16_UNCONNECTED,
      DOB(15) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_15_UNCONNECTED,
      DOB(14) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_14_UNCONNECTED,
      DOB(13) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_13_UNCONNECTED,
      DOB(12) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_12_UNCONNECTED,
      DOB(11) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_11_UNCONNECTED,
      DOB(10) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_10_UNCONNECTED,
      DOB(9) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_9_UNCONNECTED,
      DOB(8) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_8_UNCONNECTED,
      DOB(7) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_7_UNCONNECTED,
      DOB(6) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_6_UNCONNECTED,
      DOB(5) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_5_UNCONNECTED,
      DOB(4) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_4_UNCONNECTED,
      DOB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_3_UNCONNECTED,
      DOB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOB_2_UNCONNECTED,
      DOB(1) => memoryReadData(4),
      DOB(0) => memoryReadData(3),
      DOPA(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_3_UNCONNECTED,
      DOPA(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_2_UNCONNECTED,
      DOPA(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_1_UNCONNECTED,
      DOPA(0) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPA_0_UNCONNECTED,
      DOPB(3) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_3_UNCONNECTED,
      DOPB(2) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_2_UNCONNECTED,
      DOPB(1) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_1_UNCONNECTED,
      DOPB(0) => 
NLW_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DOPB_0_UNCONNECTED,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEB(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q,
      WEB(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q,
      WEB(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q,
      WEB(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEBWEU0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEBWEU0_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEBWEU1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEBWEU1_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEAWEL0INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEAWEL0_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEAWEL1INV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEAWEL1_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_RSTAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_RSTA_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_REGCEBREGCEINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_REGCEBREGCE_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_CLKBRDCLKINV : X_INV
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_CLKBRDCLK_INTNOT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_CLKAWRCLKINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_CLKAWRCLK_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ENAWRENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '1',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ENAWREN_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_REGCEAINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_REGCEA_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ENBRDENINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '1',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ENBRDEN_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_RSTBRSTINV : X_BUF
    generic map(
      LOC => "RAMB8_X0Y1",
      PATHPULSE => 115 ps
    )
    port map (
      I => '0',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_RSTBRST_INT
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram : X_RAMB8BWER
    generic map(
      DATA_WIDTH_A => 1,
      DATA_WIDTH_B => 1,
      DOA_REG => 0,
      DOB_REG => 0,
      EN_RSTRAM_A => FALSE,
      EN_RSTRAM_B => FALSE,
      RAM_MODE => "TDP",
      RST_PRIORITY_A => "CE",
      RST_PRIORITY_B => "CE",
      RSTTYPE => "SYNC",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      INIT_FILE => "NONE",
      SIM_COLLISION_CHECK => "ALL",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000005",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      LOC => "RAMB8_X0Y1"
    )
    port map (
      RSTBRST => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_RSTBRST_INT,
      ENBRDEN => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ENBRDEN_INT,
      REGCEA => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_REGCEA_INT,
      ENAWREN => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ENAWREN_INT,
      CLKAWRCLK => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_CLKAWRCLK_INT,
      CLKBRDCLK => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_CLKBRDCLK_INTNOT,
      REGCEBREGCE => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_REGCEBREGCE_INT,
      RSTA => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_RSTA_INT,
      WEAWEL(1) => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEAWEL1_INT,
      WEAWEL(0) => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEAWEL0_INT,
      WEBWEU(1) => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEBWEU1_INT,
      WEBWEU(0) => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_WEBWEU0_INT,
      ADDRAWRADDR(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_12_Q
,
      ADDRAWRADDR(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_11_Q
,
      ADDRAWRADDR(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_10_Q
,
      ADDRAWRADDR(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_9_Q
,
      ADDRAWRADDR(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_8_Q
,
      ADDRAWRADDR(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_7_Q
,
      ADDRAWRADDR(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_6_Q
,
      ADDRAWRADDR(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_5_Q
,
      ADDRAWRADDR(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_4_Q
,
      ADDRAWRADDR(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_3_Q
,
      ADDRAWRADDR(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_2_Q
,
      ADDRAWRADDR(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_1_Q
,
      ADDRAWRADDR(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_0_Q
,
      DIPBDIP(1) => GND,
      DIPBDIP(0) => GND,
      DIBDI(15) => GND,
      DIBDI(14) => GND,
      DIBDI(13) => GND,
      DIBDI(12) => GND,
      DIBDI(11) => GND,
      DIBDI(10) => GND,
      DIBDI(9) => GND,
      DIBDI(8) => GND,
      DIBDI(7) => GND,
      DIBDI(6) => GND,
      DIBDI(5) => GND,
      DIBDI(4) => GND,
      DIBDI(3) => GND,
      DIBDI(2) => GND,
      DIBDI(1) => GND,
      DIBDI(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DIBDI_0_Q,
      DIADI(15) => GND,
      DIADI(14) => GND,
      DIADI(13) => GND,
      DIADI(12) => GND,
      DIADI(11) => GND,
      DIADI(10) => GND,
      DIADI(9) => GND,
      DIADI(8) => GND,
      DIADI(7) => GND,
      DIADI(6) => GND,
      DIADI(5) => GND,
      DIADI(4) => GND,
      DIADI(3) => GND,
      DIADI(2) => GND,
      DIADI(1) => GND,
      DIADI(0) => GND,
      ADDRBRDADDR(12) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_12_Q
,
      ADDRBRDADDR(11) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_11_Q
,
      ADDRBRDADDR(10) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_10_Q
,
      ADDRBRDADDR(9) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_9_Q
,
      ADDRBRDADDR(8) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_8_Q
,
      ADDRBRDADDR(7) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_7_Q
,
      ADDRBRDADDR(6) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_6_Q
,
      ADDRBRDADDR(5) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_5_Q
,
      ADDRBRDADDR(4) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_4_Q
,
      ADDRBRDADDR(3) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_3_Q
,
      ADDRBRDADDR(2) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_2_Q
,
      ADDRBRDADDR(1) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_1_Q
,
      ADDRBRDADDR(0) => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_0_Q
,
      DIPADIP(1) => GND,
      DIPADIP(0) => GND,
      DOADO(15) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO15,
      DOADO(14) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO14,
      DOADO(13) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO13,
      DOADO(12) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO12,
      DOADO(11) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO11,
      DOADO(10) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO10,
      DOADO(9) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO9,
      DOADO(8) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO8,
      DOADO(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO7,
      DOADO(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO6,
      DOADO(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO5,
      DOADO(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO4,
      DOADO(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO3,
      DOADO(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO2,
      DOADO(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOADO1,
      DOADO(0) => currentInstruction(0),
      DOPADOP(1) => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOPADOP1,
      DOPADOP(0) => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOPADOP0,
      DOPBDOP(1) => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOPBDOP1,
      DOPBDOP(0) => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOPBDOP0,
      DOBDO(15) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO15,
      DOBDO(14) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO14,
      DOBDO(13) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO13,
      DOBDO(12) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO12,
      DOBDO(11) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO11,
      DOBDO(10) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO10,
      DOBDO(9) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO9,
      DOBDO(8) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO8,
      DOBDO(7) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO7,
      DOBDO(6) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO6,
      DOBDO(5) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO5,
      DOBDO(4) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO4,
      DOBDO(3) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO3,
      DOBDO(2) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO2,
      DOBDO(1) => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DOBDO1,
      DOBDO(0) => memoryReadData(0)
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"C30000C3C30000C3"
    )
    port map (
      ADR0 => '1',
      ADR3 => aluDataMuxDataOut_6_0,
      ADR4 => regData0(6),
      ADR1 => aluDataMuxDataOut(7),
      ADR2 => regData0(7),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_3_Q_1938
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi3 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"30F33030"
    )
    port map (
      ADR0 => '1',
      ADR3 => aluDataMuxDataOut_6_0,
      ADR4 => regData0(6),
      ADR1 => aluDataMuxDataOut(7),
      ADR2 => regData0(7),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi3_1937
    );
  ProtoComp9_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X20Y16"
    )
    port map (
      O => ProtoComp9_CYINITVCC_1
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y16"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp9_CYINITVCC_1,
      CO(3) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_Q_5503,
      CO(2) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_CO_0_UNCONNECTED,
      DI(3) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi3_1937,
      DI(2) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi2_1929,
      DI(1) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi1_1924,
      DI(0) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi_1945,
      O(3) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_O_3_UNCONNECTED,
      O(2) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_O_2_UNCONNECTED,
      O(1) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_O_1_UNCONNECTED,
      O(0) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_O_0_UNCONNECTED,
      S(3) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_3_Q_1938,
      S(2) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_2_Q_1928,
      S(1) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_1_Q_1940,
      S(0) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_0_Q_1944
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"9900009999000099"
    )
    port map (
      ADR2 => '1',
      ADR0 => aluDataMuxDataOut_4_0,
      ADR1 => regData0(4),
      ADR4 => aluDataMuxDataOut(5),
      ADR3 => regData0(5),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_2_Q_1928
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi2 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"4400FF44"
    )
    port map (
      ADR2 => '1',
      ADR0 => aluDataMuxDataOut_4_0,
      ADR1 => regData0(4),
      ADR4 => aluDataMuxDataOut(5),
      ADR3 => regData0(5),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi2_1929
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"C30000C3C30000C3"
    )
    port map (
      ADR0 => '1',
      ADR1 => aluDataMuxDataOut_2_0,
      ADR2 => regData0(2),
      ADR3 => aluDataMuxDataOut(3),
      ADR4 => regData0(3),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_1_Q_1940
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi1 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"30FF0030"
    )
    port map (
      ADR0 => '1',
      ADR1 => aluDataMuxDataOut_2_0,
      ADR2 => regData0(2),
      ADR3 => aluDataMuxDataOut(3),
      ADR4 => regData0(3),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi1_1924
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"9090090990900909"
    )
    port map (
      ADR3 => '1',
      ADR4 => aluDataMuxDataOut_0_0,
      ADR2 => regData0(0),
      ADR0 => aluDataMuxDataOut(1),
      ADR1 => regData0(1),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_0_Q_1944
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi : X_LUT5
    generic map(
      LOC => "SLICE_X20Y16",
      INIT => X"4444D4D4"
    )
    port map (
      ADR3 => '1',
      ADR4 => aluDataMuxDataOut_0_0,
      ADR2 => regData0(0),
      ADR0 => aluDataMuxDataOut(1),
      ADR1 => regData0(1),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi_1945
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"A00A5005A00A5005"
    )
    port map (
      ADR1 => '1',
      ADR3 => aluDataMuxDataOut(14),
      ADR2 => regData0(14),
      ADR0 => aluDataMuxDataOut(15),
      ADR4 => regData0(15),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_7_Q_1954
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi7 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"55F50050"
    )
    port map (
      ADR1 => '1',
      ADR3 => aluDataMuxDataOut(14),
      ADR2 => regData0(14),
      ADR0 => aluDataMuxDataOut(15),
      ADR4 => regData0(15),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi7_1955
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y17"
    )
    port map (
      CI => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_3_Q_5503,
      CYINIT => '0',
      CO(3) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_Q_5520,
      CO(2) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_CO_0_UNCONNECTED,
      DI(3) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi7_1955,
      DI(2) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi6_1963,
      DI(1) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi5_1969,
      DI(0) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi4_1975,
      O(3) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_O_3_UNCONNECTED,
      O(2) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_O_2_UNCONNECTED,
      O(1) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_O_1_UNCONNECTED,
      O(0) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_O_0_UNCONNECTED,
      S(3) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_7_Q_1954,
      S(2) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_6_Q_1962,
      S(1) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_5_Q_1968,
      S(0) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_4_Q_1974
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"A00A5005A00A5005"
    )
    port map (
      ADR1 => '1',
      ADR2 => aluDataMuxDataOut_12_0,
      ADR3 => regData0(12),
      ADR4 => aluDataMuxDataOut(13),
      ADR0 => regData0(13),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_6_Q_1962
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi6 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"0A00AFAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => aluDataMuxDataOut_12_0,
      ADR3 => regData0(12),
      ADR4 => aluDataMuxDataOut(13),
      ADR0 => regData0(13),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi6_1963
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"8282414182824141"
    )
    port map (
      ADR3 => '1',
      ADR1 => aluDataMuxDataOut_10_0,
      ADR2 => regData0(10),
      ADR4 => aluDataMuxDataOut(11),
      ADR0 => regData0(11),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_5_Q_1968
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi5 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"2020BABA"
    )
    port map (
      ADR3 => '1',
      ADR1 => aluDataMuxDataOut_10_0,
      ADR2 => regData0(10),
      ADR4 => aluDataMuxDataOut(11),
      ADR0 => regData0(11),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi5_1969
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"C0300C03C0300C03"
    )
    port map (
      ADR0 => '1',
      ADR1 => aluDataMuxDataOut_8_0,
      ADR3 => regData0(8),
      ADR2 => aluDataMuxDataOut(9),
      ADR4 => regData0(9),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_4_Q_1974
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi4 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y17",
      INIT => X"3F0F0300"
    )
    port map (
      ADR0 => '1',
      ADR1 => aluDataMuxDataOut_8_0,
      ADR3 => regData0(8),
      ADR2 => aluDataMuxDataOut(9),
      ADR4 => regData0(9),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi4_1975
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"9009900990099009"
    )
    port map (
      ADR4 => '1',
      ADR3 => aluDataMuxDataOut_22_0,
      ADR2 => regData0(22),
      ADR1 => aluDataMuxDataOut(23),
      ADR0 => regData0(23),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_11_Q_1984
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi11 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"22B222B2"
    )
    port map (
      ADR4 => '1',
      ADR3 => aluDataMuxDataOut_22_0,
      ADR2 => regData0(22),
      ADR1 => aluDataMuxDataOut(23),
      ADR0 => regData0(23),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi11_1985
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y18"
    )
    port map (
      CI => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_7_Q_5520,
      CYINIT => '0',
      CO(3) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_Q_5529,
      CO(2) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_CO_0_UNCONNECTED,
      DI(3) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi11_1985,
      DI(2) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi10_1993,
      DI(1) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi9_1999,
      DI(0) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi8_2005,
      O(3) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_O_3_UNCONNECTED,
      O(2) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_O_2_UNCONNECTED,
      O(1) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_O_1_UNCONNECTED,
      O(0) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_O_0_UNCONNECTED,
      S(3) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_11_Q_1984,
      S(2) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_10_Q_1992,
      S(1) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_9_Q_1998,
      S(0) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_8_Q_2004
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"A0500A05A0500A05"
    )
    port map (
      ADR1 => '1',
      ADR2 => aluDataMuxDataOut(20),
      ADR4 => regData0(20),
      ADR3 => aluDataMuxDataOut(21),
      ADR0 => regData0(21),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_10_Q_1992
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi10 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"0AAF00AA"
    )
    port map (
      ADR1 => '1',
      ADR2 => aluDataMuxDataOut(20),
      ADR4 => regData0(20),
      ADR3 => aluDataMuxDataOut(21),
      ADR0 => regData0(21),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi10_1993
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"8844221188442211"
    )
    port map (
      ADR2 => '1',
      ADR1 => aluDataMuxDataOut(18),
      ADR4 => regData0(18),
      ADR3 => aluDataMuxDataOut(19),
      ADR0 => regData0(19),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_9_Q_1998
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi9 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"22BB00AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => aluDataMuxDataOut(18),
      ADR4 => regData0(18),
      ADR3 => aluDataMuxDataOut(19),
      ADR0 => regData0(19),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi9_1999
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"8421842184218421"
    )
    port map (
      ADR4 => '1',
      ADR2 => aluDataMuxDataOut(16),
      ADR0 => regData0(16),
      ADR3 => aluDataMuxDataOut(17),
      ADR1 => regData0(17),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_8_Q_2004
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi8 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y18",
      INIT => X"08CE08CE"
    )
    port map (
      ADR4 => '1',
      ADR2 => aluDataMuxDataOut(16),
      ADR0 => regData0(16),
      ADR3 => aluDataMuxDataOut(17),
      ADR1 => regData0(17),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi8_2005
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_Q_2015,
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_0
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X20Y19"
    )
    port map (
      CI => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_11_Q_5529,
      CYINIT => '0',
      CO(3) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_CO_3_UNCONNECTED,
      CO(2) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_Q_2015,
      CO(1) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_CO_0_UNCONNECTED,
      DI(3) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_DI_3_UNCONNECTED,
      DI(2) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi14_2017,
      DI(1) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi13_2023,
      DI(0) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi12_2029,
      O(3) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_O_3_UNCONNECTED,
      O(2) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_O_2_UNCONNECTED,
      O(1) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_O_1_UNCONNECTED,
      O(0) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_O_0_UNCONNECTED,
      S(3) => NLW_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_S_3_UNCONNECTED,
      S(2) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_14_Q_2016,
      S(1) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_13_Q_2022,
      S(0) => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_12_Q_2028
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"C00C3003C00C3003"
    )
    port map (
      ADR0 => '1',
      ADR3 => aluDataMuxDataOut(28),
      ADR2 => regData0(28),
      ADR1 => aluDataMuxDataOut(29),
      ADR4 => regData0(29),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_14_Q_2016
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi14 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"33F30030"
    )
    port map (
      ADR0 => '1',
      ADR3 => aluDataMuxDataOut(28),
      ADR2 => regData0(28),
      ADR1 => aluDataMuxDataOut(29),
      ADR4 => regData0(29),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi14_2017
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"C00C3003C00C3003"
    )
    port map (
      ADR0 => '1',
      ADR3 => aluDataMuxDataOut_26_0,
      ADR2 => regData0(26),
      ADR1 => aluDataMuxDataOut(27),
      ADR4 => regData0(27),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_13_Q_2022
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi13 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"33F30030"
    )
    port map (
      ADR0 => '1',
      ADR3 => aluDataMuxDataOut_26_0,
      ADR2 => regData0(26),
      ADR1 => aluDataMuxDataOut(27),
      ADR4 => regData0(27),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi13_2023
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"8282414182824141"
    )
    port map (
      ADR3 => '1',
      ADR0 => aluDataMuxDataOut(24),
      ADR4 => regData0(24),
      ADR2 => aluDataMuxDataOut(25),
      ADR1 => regData0(25),
      ADR5 => '1',
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lut_12_Q_2028
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi12 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y19",
      INIT => X"4D4D0C0C"
    )
    port map (
      ADR3 => '1',
      ADR0 => aluDataMuxDataOut(24),
      ADR4 => regData0(24),
      ADR2 => aluDataMuxDataOut(25),
      ADR1 => regData0(25),
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_lutdi12_2029
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_3_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_3_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_2_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_2_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_1_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_1_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_0_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_0_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"EE44EE4411BBEE44"
    )
    port map (
      ADR2 => '1',
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_3_Q,
      ADR1 => currentInstruction(3),
      ADR0 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR3 => regData1(3),
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_3_Q_2038
    );
  ProtoComp12_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X18Y9"
    )
    port map (
      O => ProtoComp12_CYINITGND_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y9"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp12_CYINITGND_0,
      CO(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_Q_5547,
      CO(2) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_3_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_2_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_1_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_0_Q,
      S(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_3_Q_2038,
      S(2) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_2_Q_2051,
      S(1) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_1_Q_2058,
      S(0) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_0_Q_2065
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"FFAA00AA3366CC66"
    )
    port map (
      ADR2 => '1',
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_2_0,
      ADR0 => currentInstruction(2),
      ADR3 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR4 => regData1(2),
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_2_Q_2051
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"C3A5C3A5CCAACCAA"
    )
    port map (
      ADR4 => '1',
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_1_Q,
      ADR0 => currentInstruction(1),
      ADR3 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR1 => regData1(1),
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_1_Q_2058
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y9",
      INIT => X"D2DD8788D2DD8788"
    )
    port map (
      ADR5 => '1',
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_0_0,
      ADR4 => currentInstruction(0),
      ADR0 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR1 => regData1(0),
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_0_Q_2065
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_7_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_7_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_6_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_6_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_5_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_5_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_4_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_4_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"AFAF50509C9C9C9C"
    )
    port map (
      ADR3 => '1',
      ADR2 => registers_ReadReg1Add_4_read_port_1_OUT_7_Q,
      ADR1 => currentInstruction(7),
      ADR5 => aluDataMux_Selector_INV_1_o1_5551,
      ADR4 => regData1(7),
      ADR0 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_7_Q_2072
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y10"
    )
    port map (
      CI => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_Q_5547,
      CYINIT => '0',
      CO(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_Q_5559,
      CO(2) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_7_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_6_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_5_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_4_Q,
      S(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_7_Q_2072,
      S(2) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_6_Q_2085,
      S(1) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_5_Q_2092,
      S(0) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_4_Q_2099
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"F3C0F3C00C3FF3C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_6_0,
      ADR3 => currentInstruction(6),
      ADR1 => aluDataMux_Selector_INV_1_o1_5551,
      ADR2 => regData1(6),
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_6_Q_2085
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"C9FAC9FA390A390A"
    )
    port map (
      ADR4 => '1',
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_5_Q,
      ADR0 => currentInstruction(5),
      ADR2 => aluDataMux_Selector_INV_1_o1_5551,
      ADR5 => regData1(5),
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_5_Q_2092
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y10",
      INIT => X"F0C3FFCC0FC300CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_4_0,
      ADR1 => currentInstruction(4),
      ADR3 => aluDataMux_Selector_INV_1_o1_5551,
      ADR5 => regData1(4),
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_4_Q_2099
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_11_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_11_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_10_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_10_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_9_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_9_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_8_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_8_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"C3C39999F0F0AAAA"
    )
    port map (
      ADR3 => '1',
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_11_Q,
      ADR0 => currentInstruction(11),
      ADR4 => aluDataMux_Selector_INV_1_o1_5551,
      ADR2 => regData1(11),
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_11_Q_2106
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y11"
    )
    port map (
      CI => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_Q_5559,
      CYINIT => '0',
      CO(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_Q_5573,
      CO(2) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_11_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_10_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_9_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_8_Q,
      S(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_11_Q_2106,
      S(2) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_10_Q_2119,
      S(1) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_9_Q_2126,
      S(0) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_8_Q_2133
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"DD88DD882D782D78"
    )
    port map (
      ADR4 => '1',
      ADR2 => registers_ReadReg1Add_4_read_port_1_OUT_10_0,
      ADR3 => currentInstruction(10),
      ADR0 => aluDataMux_Selector_INV_1_o1_5551,
      ADR1 => regData1(10),
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_10_Q_2119
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"F03CF03CFF3300CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_9_Q,
      ADR4 => currentInstruction(9),
      ADR5 => aluDataMux_Selector_INV_1_o1_5551,
      ADR2 => regData1(9),
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_9_Q_2126
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y11",
      INIT => X"CF30CFCFCF303030"
    )
    port map (
      ADR0 => '1',
      ADR2 => registers_ReadReg1Add_4_read_port_1_OUT_8_0,
      ADR5 => currentInstruction(8),
      ADR4 => aluDataMux_Selector_INV_1_o1_5551,
      ADR3 => regData1(8),
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_8_Q_2133
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_15_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_15_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_14_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_14_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_13_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_13_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_12_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_12_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"550FAAF0550FAAF0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => regData0(15),
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR0 => regData1(15),
      ADR2 => currentInstruction(15),
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_15_Q_2140
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y12"
    )
    port map (
      CI => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_Q_5573,
      CYINIT => '0',
      CO(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_Q_5586,
      CO(2) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_15_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_14_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_13_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_12_Q,
      S(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_15_Q_2140,
      S(2) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_14_Q_2152,
      S(1) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_13_Q_2159,
      S(0) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_12_Q_2166
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"9A9A9595CFCFC0C0"
    )
    port map (
      ADR3 => '1',
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_14_0,
      ADR4 => currentInstruction(14),
      ADR2 => aluDataMux_Selector_INV_1_o1_5551,
      ADR1 => regData1(14),
      ADR0 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_14_Q_2152
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"C3C3A5A5CCCCAAAA"
    )
    port map (
      ADR3 => '1',
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_13_Q,
      ADR0 => currentInstruction(13),
      ADR4 => aluDataMux_Selector_INV_1_o1_5551,
      ADR1 => regData1(13),
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_13_Q_2159
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y12",
      INIT => X"C3F0C3F0CCFF3300"
    )
    port map (
      ADR0 => '1',
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_12_0,
      ADR4 => currentInstruction(12),
      ADR5 => aluDataMux_Selector_INV_1_o1_5551,
      ADR2 => regData1(12),
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_12_Q_2166
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_19_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_19_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_18_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_18_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_17_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_17_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_16_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_16_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"33AAC35A00AAF05A"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR2 => registers_ReadReg1Add_4_read_port_1_OUT_19_Q,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR0 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_19_Q,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_19_Q_2173
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y13"
    )
    port map (
      CI => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_Q_5586,
      CYINIT => '0',
      CO(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_Q_5589,
      CO(2) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_19_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_18_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_17_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_16_Q,
      S(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_19_Q_2173,
      S(2) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_18_Q_2187,
      S(1) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_17_Q_2195,
      S(0) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_16_Q_2201
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"5A9955990FCC00CC"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_18_0,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR2 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_18_0,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_18_Q_2187
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"00FF55AAFF0055AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => regData0(17),
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR5 => regData1(17),
      ADR0 => currentInstruction(15),
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_17_Q_2195
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y13",
      INIT => X"0F0F5A5AF0F05A5A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => regData0(16),
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR5 => regData1(16),
      ADR0 => currentInstruction(15),
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_16_Q_2201
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_23_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_23_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_22_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_22_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_21_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_21_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_20_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_20_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_23_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"5F50939C0F00C3CC"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_23_Q,
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR3 => currentInstruction(15),
      ADR0 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_23_Q,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_23_Q_2207
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y14"
    )
    port map (
      CI => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_Q_5589,
      CYINIT => '0',
      CO(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_Q_5598,
      CO(2) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_23_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_22_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_21_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_20_Q,
      S(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_23_Q_2207,
      S(2) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_22_Q_2221,
      S(1) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_21_Q_2229,
      S(0) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_20_Q_2237
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_22_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"5CA35C5C0CF30C0C"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_22_0,
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR0 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_22_0,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_22_Q_2221
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_21_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"55A500F09999CCCC"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_21_Q,
      ADR5 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR3 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_21_Q,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_21_Q_2229
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_20_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y14",
      INIT => X"00AAF05ACC66CC66"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_20_0,
      ADR5 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR4 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_20_0,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_20_Q_2237
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_27_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_27_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_26_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_26_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_25_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_25_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_24_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_24_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_27_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"22DD2222D2D2D2D2"
    )
    port map (
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_27_Q,
      ADR5 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR3 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_27_Q,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_27_Q_2245
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y15"
    )
    port map (
      CI => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_Q_5598,
      CYINIT => '0',
      CO(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_Q_5607,
      CO(2) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_27_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_26_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_25_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_24_Q,
      S(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_27_Q_2245,
      S(2) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_26_Q_2259,
      S(1) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_25_Q_2267,
      S(0) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_24_Q_2275
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_26_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"0CF3A6A60C0CA6A6"
    )
    port map (
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_26_0,
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR0 => currentInstruction(15),
      ADR3 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_26_0,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_26_Q_2259
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_25_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"0A0ACACAF50A35CA"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_25_Q,
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR0 => currentInstruction(15),
      ADR4 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR1 => registers_ReadReg2Add_4_read_port_4_OUT_25_Q,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_25_Q_2267
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_24_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y15",
      INIT => X"0CF30C0CA6F3A60C"
    )
    port map (
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_24_0,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR4 => currentInstruction(15),
      ADR5 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_24_0,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_24_Q_2275
    );
  aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_0
    );
  aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_30_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_30_0
    );
  aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_29_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_29_0
    );
  aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_28_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_28_0
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_31_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"55A599A500F0CCF0"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_31_Q,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR4 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR1 => registers_ReadReg2Add_4_read_port_4_OUT_31_0,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_31_Q_2282
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X18Y16"
    )
    port map (
      CI => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_Q_5607,
      CYINIT => '0',
      CO(3) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_CO_3_UNCONNECTED,
      CO(2) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_CO_0_UNCONNECTED,
      DI(3) => NLW_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_30_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_29_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_28_Q,
      S(3) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_31_Q_2282,
      S(2) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_30_Q_2295,
      S(1) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_29_Q_2303,
      S(0) => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_28_Q_2311
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_30_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"0CA6F3A60CA60CA6"
    )
    port map (
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_30_0,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR0 => currentInstruction(15),
      ADR4 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_30_Q,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_30_Q_2295
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_29_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"44B4BBBB44B44444"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_29_Q,
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR5 => currentInstruction(15),
      ADR3 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_29_Q,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_29_Q_2303
    );
  aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_28_Q : X_LUT6
    generic map(
      LOC => "SLICE_X18Y16",
      INIT => X"50AFCC335050CCCC"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_28_0,
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR0 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_28_0,
      O => aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_lut_28_Q_2311
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_3_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_3_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_2_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_2_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_1_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_1_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_0_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_0_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"33006655CCFF6655"
    )
    port map (
      ADR2 => '1',
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_3_Q,
      ADR0 => currentInstruction(3),
      ADR5 => regData1(3),
      ADR4 => aluDataMux_Selector_INV_1_o1_5551,
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_3_Q_2319
    );
  ProtoComp18_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X16Y11"
    )
    port map (
      O => ProtoComp18_CYINITVCC_1
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y11"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp18_CYINITVCC_1,
      CO(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_Q_5621,
      CO(2) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_3_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_2_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_1_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_0_Q,
      S(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_3_Q_2319,
      S(2) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_2_Q_2332,
      S(1) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_1_Q_2339,
      S(0) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_0_Q_2346
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"05C9F53905C9F539"
    )
    port map (
      ADR5 => '1',
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_2_0,
      ADR0 => currentInstruction(2),
      ADR2 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR4 => regData1(2),
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_2_Q_2332
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"0505C9C9AFAF6363"
    )
    port map (
      ADR3 => '1',
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_1_Q,
      ADR2 => currentInstruction(1),
      ADR0 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR5 => regData1(1),
      ADR4 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_1_Q_2339
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y11",
      INIT => X"3300CCFF66556655"
    )
    port map (
      ADR2 => '1',
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_0_0,
      ADR0 => currentInstruction(0),
      ADR5 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR4 => regData1(0),
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_0_Q_2346
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_7_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_7_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_6_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_6_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_5_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_5_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_4_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_4_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"05F5C93905F5C939"
    )
    port map (
      ADR5 => '1',
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_7_Q,
      ADR0 => currentInstruction(7),
      ADR2 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR3 => regData1(7),
      ADR4 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_7_Q_2353
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y12"
    )
    port map (
      CI => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_Q_5621,
      CYINIT => '0',
      CO(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_Q_5626,
      CO(2) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_7_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_6_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_5_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_4_Q,
      S(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_7_Q_2353,
      S(2) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_6_Q_2366,
      S(1) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_5_Q_2373,
      S(0) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_4_Q_2380
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"05FA0505AF50AFAF"
    )
    port map (
      ADR1 => '1',
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_6_0,
      ADR2 => currentInstruction(6),
      ADR0 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR5 => regData1(6),
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_6_Q_2366
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"0FC300CC0FC3FF33"
    )
    port map (
      ADR0 => '1',
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_5_Q,
      ADR5 => currentInstruction(5),
      ADR4 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR2 => regData1(5),
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_5_Q_2373
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y12",
      INIT => X"0F005A55F0FF5A55"
    )
    port map (
      ADR1 => '1',
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_4_0,
      ADR0 => currentInstruction(4),
      ADR5 => regData1(4),
      ADR4 => aluDataMux_Selector_INV_1_o1_5551,
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_4_Q_2380
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_11_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_11_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_10_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_10_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_9_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_9_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_8_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_8_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"0C0C5959F3F35959"
    )
    port map (
      ADR3 => '1',
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_11_Q,
      ADR0 => currentInstruction(11),
      ADR4 => aluDataMux_Selector_INV_1_o11,
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_11,
      ADR5 => regData1(11),
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_11_Q_2387
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y13"
    )
    port map (
      CI => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_Q_5626,
      CYINIT => '0',
      CO(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_Q_5631,
      CO(2) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_11_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_10_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_9_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_8_Q,
      S(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_11_Q_2387,
      S(2) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_10_Q_2400,
      S(1) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_9_Q_2407,
      S(0) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_8_Q_2414
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"22DD2D2D22DD2D2D"
    )
    port map (
      ADR5 => '1',
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_10_0,
      ADR2 => currentInstruction(10),
      ADR4 => aluDataMux_Selector_INV_1_o1_5551,
      ADR3 => regData1(10),
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_10_Q_2400
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"1E111E11B4BBB4BB"
    )
    port map (
      ADR4 => '1',
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_9_Q,
      ADR1 => currentInstruction(9),
      ADR0 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR5 => regData1(9),
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_9_Q_2407
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y13",
      INIT => X"36C636C605F505F5"
    )
    port map (
      ADR4 => '1',
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_8_0,
      ADR0 => currentInstruction(8),
      ADR2 => aluDataMux_Selector_INV_1_o1_1_5540,
      ADR3 => regData1(8),
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_8_Q_2414
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_15_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_15_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_14_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_14_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_13_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_13_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_12_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_12_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"F0CCF0CC0F330F33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => regData0(15),
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => regData1(15),
      ADR1 => currentInstruction(15),
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_15_Q_2421
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y14"
    )
    port map (
      CI => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_Q_5631,
      CYINIT => '0',
      CO(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_Q_5638,
      CO(2) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_15_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_14_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_13_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_12_Q,
      S(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_15_Q_2421,
      S(2) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_14_Q_2433,
      S(1) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_13_Q_2440,
      S(0) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_12_Q_2447
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"50AF50505FA05F5F"
    )
    port map (
      ADR1 => '1',
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_14_0,
      ADR5 => currentInstruction(14),
      ADR2 => aluDataMux_Selector_INV_1_o11,
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_11,
      ADR0 => regData1(14),
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_14_Q_2433
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"55005A0FA5F0AAFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_13_Q,
      ADR4 => currentInstruction(13),
      ADR2 => aluDataMux_Selector_INV_1_o11,
      ADR0 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_11,
      ADR5 => regData1(13),
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_13_Q_2440
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y14",
      INIT => X"33C333C355A555A5"
    )
    port map (
      ADR4 => '1',
      ADR2 => registers_ReadReg1Add_4_read_port_1_OUT_12_0,
      ADR0 => currentInstruction(12),
      ADR5 => aluDataMux_Selector_INV_1_o11,
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_11,
      ADR1 => regData1(12),
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_12_Q_2447
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_19_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_19_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_18_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_18_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_17_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_17_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_16_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_16_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"CC3C663CFF0F550F"
    )
    port map (
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_19_Q,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR4 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_19_Q,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_19_Q_2454
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y15"
    )
    port map (
      CI => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_Q_5638,
      CYINIT => '0',
      CO(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_Q_5641,
      CO(2) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_19_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_18_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_17_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_16_Q,
      S(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_19_Q_2454,
      S(2) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_18_Q_2468,
      S(1) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_17_Q_2476,
      S(0) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_16_Q_2482
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"F535F5350ACAF535"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_18_0,
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR0 => currentInstruction(15),
      ADR3 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR1 => registers_ReadReg2Add_4_read_port_4_OUT_18_0,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_18_Q_2468
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"CC33CC33FF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => regData0(17),
      ADR5 => aluDataMux_Selector_INV_1_o,
      ADR1 => regData1(17),
      ADR4 => currentInstruction(15),
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_17_Q_2476
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y15",
      INIT => X"AA55AA55CC33CC33"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => regData0(16),
      ADR5 => aluDataMux_Selector_INV_1_o,
      ADR0 => regData1(16),
      ADR1 => currentInstruction(15),
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_16_Q_2482
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_23_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_23_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_22_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_22_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_21_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_21_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_20_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_20_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_23_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"CF00CFFF65AA6555"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_23_Q,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR4 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_23_Q,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_23_Q_2488
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y16"
    )
    port map (
      CI => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_Q_5641,
      CYINIT => '0',
      CO(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_Q_5646,
      CO(2) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_23_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_22_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_21_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_20_Q,
      S(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_23_Q_2488,
      S(2) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_22_Q_2502,
      S(1) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_21_Q_2510,
      S(0) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_20_Q_2518
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_22_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"F500F5FF39CC3933"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_22_0,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR4 => currentInstruction(15),
      ADR2 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_22_0,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_22_Q_2502
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_21_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"D2D20FF0DDDD00FF"
    )
    port map (
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_21_Q,
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR3 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_21_Q,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_21_Q_2510
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_20_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y16",
      INIT => X"C3F0CCFF5A5A5555"
    )
    port map (
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_20_0,
      ADR5 => aluDataMux_Selector_INV_1_o,
      ADR0 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR3 => registers_ReadReg2Add_4_read_port_4_OUT_20_0,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_20_Q_2518
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_27_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_27_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_26_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_26_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_25_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_25_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_24_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_24_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_27_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"F0335A99FF335599"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_27_Q,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR2 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_27_Q,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_27_Q_2526
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y17"
    )
    port map (
      CI => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_Q_5646,
      CYINIT => '0',
      CO(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_Q_5651,
      CO(2) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_3_Q,
      DI(2) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_27_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_26_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_25_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_24_Q,
      S(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_27_Q_2526,
      S(2) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_26_Q_2540,
      S(1) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_25_Q_2548,
      S(0) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_24_Q_2556
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_26_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"9A30CF309ACFCFCF"
    )
    port map (
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR2 => registers_ReadReg1Add_4_read_port_1_OUT_26_0,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR5 => currentInstruction(15),
      ADR0 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_26_0,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_26_Q_2540
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_25_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"FF0F333355A59999"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_25_Q,
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR3 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_25_Q,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_25_Q_2548
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_24_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y17",
      INIT => X"8B8B748BCFCF30CF"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_24_0,
      ADR1 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR0 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_24_0,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_24_Q_2556
    );
  aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_0
    );
  aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_30_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_30_0
    );
  aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_29_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_29_0
    );
  aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_28_Q,
      O => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_28_0
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_31_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"9939AA0ACC6CFF5F"
    )
    port map (
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_31_Q,
      ADR0 => aluDataMux_Selector_INV_1_o,
      ADR5 => currentInstruction(15),
      ADR3 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_31_0,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_31_Q_2563
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X16Y18"
    )
    port map (
      CI => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_Q_5651,
      CYINIT => '0',
      CO(3) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_CO_3_UNCONNECTED,
      CO(2) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_CO_2_UNCONNECTED,
      CO(1) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_CO_1_UNCONNECTED,
      CO(0) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_CO_0_UNCONNECTED,
      DI(3) => NLW_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_3_UNCONNECTED,
      DI(2) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_2_Q,
      DI(1) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_1_Q,
      DI(0) => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_0_Q,
      O(3) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_Q,
      O(2) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_30_Q,
      O(1) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_29_Q,
      O(0) => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_28_Q,
      S(3) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_31_Q_2563,
      S(2) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_30_Q_2576,
      S(1) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_29_Q_2584,
      S(0) => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_28_Q_2592
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_30_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"F533F5330ACCF533"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_30_0,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR2 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_30_Q,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_30_Q_2576
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_29_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"9ACF55009ACFAAFF"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_29_Q,
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR5 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_29_Q,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_29_Q_2584
    );
  aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_28_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y18",
      INIT => X"FF550FA533990FA5"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_28_0,
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR5 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR1 => registers_ReadReg2Add_4_read_port_4_OUT_28_0,
      O => aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_lut_28_Q_2592
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_5_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_5_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_4_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_4_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_3_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_3_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_2_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_2_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => pcPlusFour_5_0,
      ADR5 => currentInstruction(3),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_5_Q_2600
    );
  ProtoComp25_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X6Y13"
    )
    port map (
      O => ProtoComp25_CYINITGND_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y13"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp25_CYINITGND_0,
      CO(3) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_Q_5663,
      CO(2) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_3_Q,
      DI(2) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_2_Q,
      DI(1) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_1_Q,
      DI(0) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_0_Q,
      O(3) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_5_Q,
      O(2) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_4_Q,
      O(1) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_3_Q,
      O(0) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_2_Q,
      S(3) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_5_Q_2600,
      S(2) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_4_Q_2610,
      S(1) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_3_Q_2614,
      S(0) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_2_Q_2618
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => pcPlusFour_4_0,
      ADR2 => currentInstruction(2),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_4_Q_2610
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"0F0F0F0FF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => pcPlusFour_3_0,
      ADR2 => currentInstruction(1),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_3_Q_2614
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y13",
      INIT => X"0FF00FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => pcPlusFour_2_0,
      ADR2 => currentInstruction(0),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_2_Q_2618
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_9_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_9_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_8_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_8_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_7_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_7_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_6_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_6_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => pcPlusFour_9_0,
      ADR4 => currentInstruction(7),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_9_Q_2622
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y14"
    )
    port map (
      CI => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_Q_5663,
      CYINIT => '0',
      CO(3) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_Q_5672,
      CO(2) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_3_Q,
      DI(2) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_2_Q,
      DI(1) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_1_Q,
      DI(0) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_0_Q,
      O(3) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_9_Q,
      O(2) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_8_Q,
      O(1) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_7_Q,
      O(0) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_6_Q,
      S(3) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_9_Q_2622,
      S(2) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_8_Q_2632,
      S(1) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_7_Q_2636,
      S(0) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_6_Q_2640
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => pcPlusFour_8_0,
      ADR1 => currentInstruction(6),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_8_Q_2632
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => pcPlusFour_7_0,
      ADR5 => currentInstruction(5),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_7_Q_2636
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y14",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => pcPlusFour_6_0,
      ADR5 => currentInstruction(4),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_6_Q_2640
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_13_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_13_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_CMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_12_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_12_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_BMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_11_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_11_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_10_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_10_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"3333CCCC3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => pcPlusFour_13_0,
      ADR4 => currentInstruction(11),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_13_Q_2644
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y15"
    )
    port map (
      CI => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_Q_5672,
      CYINIT => '0',
      CO(3) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_Q_5681,
      CO(2) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_CO_2_UNCONNECTED,
      CO(1) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_CO_1_UNCONNECTED,
      CO(0) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_3_Q,
      DI(2) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_2_Q,
      DI(1) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_1_Q,
      DI(0) => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_0_Q,
      O(3) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_13_Q,
      O(2) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_12_Q,
      O(1) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_11_Q,
      O(0) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_10_Q,
      S(3) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_13_Q_2644,
      S(2) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_12_Q_2654,
      S(1) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_11_Q_2658,
      S(0) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_10_Q_2662
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => pcPlusFour_12_0,
      ADR5 => currentInstruction(10),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_12_Q_2654
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => pcPlusFour_11_0,
      ADR4 => currentInstruction(9),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_11_Q_2658
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y15",
      INIT => X"00FFFF0000FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => pcPlusFour_10_0,
      ADR4 => currentInstruction(8),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_10_Q_2662
    );
  pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_14_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_14_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_14_Q,
      O => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_14_0
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X6Y16"
    )
    port map (
      CI => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_Q_5681,
      CYINIT => '0',
      CO(3) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_CO_3_UNCONNECTED,
      CO(2) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_CO_2_UNCONNECTED,
      CO(1) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_CO_1_UNCONNECTED,
      CO(0) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_CO_0_UNCONNECTED,
      DI(3) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_DI_3_UNCONNECTED,
      DI(2) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_DI_2_UNCONNECTED,
      DI(1) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_DI_1_UNCONNECTED,
      DI(0) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_DI_0_UNCONNECTED,
      O(3) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_O_3_UNCONNECTED,
      O(2) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_O_2_UNCONNECTED,
      O(1) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_O_1_UNCONNECTED,
      O(0) => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_14_Q,
      S(3) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_S_3_UNCONNECTED,
      S(2) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_S_2_UNCONNECTED,
      S(1) => NLW_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_xor_14_S_1_UNCONNECTED,
      S(0) => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_14_Q_2667
    );
  Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X6Y16",
      INIT => X"33333333CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => pcPlusFour_14_0,
      ADR5 => currentInstruction(12),
      O => Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_lut_14_Q_2667
    );
  Madd_pcPlusFour_cy_5_Madd_pcPlusFour_cy_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(5),
      O => pcPlusFour_5_0
    );
  Madd_pcPlusFour_cy_5_Madd_pcPlusFour_cy_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(4),
      O => pcPlusFour_4_0
    );
  Madd_pcPlusFour_cy_5_Madd_pcPlusFour_cy_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(3),
      O => pcPlusFour_3_0
    );
  Madd_pcPlusFour_cy_5_Madd_pcPlusFour_cy_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(2),
      O => pcPlusFour_2_0
    );
  PC_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => PC(5),
      ADR5 => '1',
      O => PC_5_rt_2670
    );
  PC_0_5_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_5_D5LUT_O_UNCONNECTED
    );
  ProtoComp28_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X4Y13"
    )
    port map (
      O => ProtoComp28_CYINITGND_0
    );
  Madd_pcPlusFour_cy_5_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y13"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp28_CYINITGND_0,
      CO(3) => Madd_pcPlusFour_cy_5_Q_5686,
      CO(2) => NLW_Madd_pcPlusFour_cy_5_CO_2_UNCONNECTED,
      CO(1) => NLW_Madd_pcPlusFour_cy_5_CO_1_UNCONNECTED,
      CO(0) => NLW_Madd_pcPlusFour_cy_5_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => pcPlusFour(5),
      O(2) => pcPlusFour(4),
      O(1) => pcPlusFour(3),
      O(0) => pcPlusFour(2),
      S(3) => PC_5_rt_2670,
      S(2) => PC_4_rt_2679,
      S(1) => PC_3_rt_2682,
      S(0) => Madd_pcPlusFour_lut(2)
    );
  PC_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => PC(4),
      ADR5 => '1',
      O => PC_4_rt_2679
    );
  PC_0_4_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_4_C5LUT_O_UNCONNECTED
    );
  PC_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => PC(3),
      ADR5 => '1',
      O => PC_3_rt_2682
    );
  PC_0_3_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_3_B5LUT_O_UNCONNECTED
    );
  Madd_pcPlusFour_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => PC(2),
      ADR5 => '1',
      O => Madd_pcPlusFour_lut(2)
    );
  N0_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y13",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_N0_A5LUT_O_UNCONNECTED
    );
  Madd_pcPlusFour_cy_9_Madd_pcPlusFour_cy_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(9),
      O => pcPlusFour_9_0
    );
  Madd_pcPlusFour_cy_9_Madd_pcPlusFour_cy_9_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(8),
      O => pcPlusFour_8_0
    );
  Madd_pcPlusFour_cy_9_Madd_pcPlusFour_cy_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(7),
      O => pcPlusFour_7_0
    );
  Madd_pcPlusFour_cy_9_Madd_pcPlusFour_cy_9_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(6),
      O => pcPlusFour_6_0
    );
  PC_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => PC(9),
      ADR5 => '1',
      O => PC_9_rt_2692
    );
  PC_0_9_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_9_D5LUT_O_UNCONNECTED
    );
  Madd_pcPlusFour_cy_9_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y14"
    )
    port map (
      CI => Madd_pcPlusFour_cy_5_Q_5686,
      CYINIT => '0',
      CO(3) => Madd_pcPlusFour_cy_9_Q_5687,
      CO(2) => NLW_Madd_pcPlusFour_cy_9_CO_2_UNCONNECTED,
      CO(1) => NLW_Madd_pcPlusFour_cy_9_CO_1_UNCONNECTED,
      CO(0) => NLW_Madd_pcPlusFour_cy_9_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => pcPlusFour(9),
      O(2) => pcPlusFour(8),
      O(1) => pcPlusFour(7),
      O(0) => pcPlusFour(6),
      S(3) => PC_9_rt_2692,
      S(2) => PC_8_rt_2701,
      S(1) => PC_7_rt_2704,
      S(0) => PC_6_rt_2707
    );
  PC_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => PC(8),
      ADR5 => '1',
      O => PC_8_rt_2701
    );
  PC_0_8_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_8_C5LUT_O_UNCONNECTED
    );
  PC_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => PC(7),
      ADR5 => '1',
      O => PC_7_rt_2704
    );
  PC_0_7_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_7_B5LUT_O_UNCONNECTED
    );
  PC_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => PC(6),
      ADR5 => '1',
      O => PC_6_rt_2707
    );
  PC_0_6_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y14",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_6_A5LUT_O_UNCONNECTED
    );
  Madd_pcPlusFour_cy_13_Madd_pcPlusFour_cy_13_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(13),
      O => pcPlusFour_13_0
    );
  Madd_pcPlusFour_cy_13_Madd_pcPlusFour_cy_13_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(12),
      O => pcPlusFour_12_0
    );
  Madd_pcPlusFour_cy_13_Madd_pcPlusFour_cy_13_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(11),
      O => pcPlusFour_11_0
    );
  Madd_pcPlusFour_cy_13_Madd_pcPlusFour_cy_13_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(10),
      O => pcPlusFour_10_0
    );
  PC_13_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => PC(13),
      ADR5 => '1',
      O => PC_13_rt_2714
    );
  PC_0_13_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_13_D5LUT_O_UNCONNECTED
    );
  Madd_pcPlusFour_cy_13_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y15"
    )
    port map (
      CI => Madd_pcPlusFour_cy_9_Q_5687,
      CYINIT => '0',
      CO(3) => Madd_pcPlusFour_cy_13_Q_5688,
      CO(2) => NLW_Madd_pcPlusFour_cy_13_CO_2_UNCONNECTED,
      CO(1) => NLW_Madd_pcPlusFour_cy_13_CO_1_UNCONNECTED,
      CO(0) => NLW_Madd_pcPlusFour_cy_13_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => pcPlusFour(13),
      O(2) => pcPlusFour(12),
      O(1) => pcPlusFour(11),
      O(0) => pcPlusFour(10),
      S(3) => PC_13_rt_2714,
      S(2) => PC_12_rt_2723,
      S(1) => PC_11_rt_2726,
      S(0) => PC_10_rt_2729
    );
  PC_12_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => PC(12),
      ADR5 => '1',
      O => PC_12_rt_2723
    );
  PC_0_12_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_12_C5LUT_O_UNCONNECTED
    );
  PC_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => PC(11),
      ADR5 => '1',
      O => PC_11_rt_2726
    );
  PC_0_11_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_11_B5LUT_O_UNCONNECTED
    );
  PC_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => PC(10),
      ADR5 => '1',
      O => PC_10_rt_2729
    );
  PC_0_10_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X4Y15",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_PC_0_10_A5LUT_O_UNCONNECTED
    );
  pcPlusFour_14_pcPlusFour_14_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour(14),
      O => pcPlusFour_14_0
    );
  Madd_pcPlusFour_xor_14_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X4Y16"
    )
    port map (
      CI => Madd_pcPlusFour_cy_13_Q_5688,
      CYINIT => '0',
      CO(3) => NLW_Madd_pcPlusFour_xor_14_CO_3_UNCONNECTED,
      CO(2) => NLW_Madd_pcPlusFour_xor_14_CO_2_UNCONNECTED,
      CO(1) => NLW_Madd_pcPlusFour_xor_14_CO_1_UNCONNECTED,
      CO(0) => NLW_Madd_pcPlusFour_xor_14_CO_0_UNCONNECTED,
      DI(3) => NLW_Madd_pcPlusFour_xor_14_DI_3_UNCONNECTED,
      DI(2) => NLW_Madd_pcPlusFour_xor_14_DI_2_UNCONNECTED,
      DI(1) => NLW_Madd_pcPlusFour_xor_14_DI_1_UNCONNECTED,
      DI(0) => NLW_Madd_pcPlusFour_xor_14_DI_0_UNCONNECTED,
      O(3) => NLW_Madd_pcPlusFour_xor_14_O_3_UNCONNECTED,
      O(2) => NLW_Madd_pcPlusFour_xor_14_O_2_UNCONNECTED,
      O(1) => NLW_Madd_pcPlusFour_xor_14_O_1_UNCONNECTED,
      O(0) => pcPlusFour(14),
      S(3) => NLW_Madd_pcPlusFour_xor_14_S_3_UNCONNECTED,
      S(2) => NLW_Madd_pcPlusFour_xor_14_S_2_UNCONNECTED,
      S(1) => NLW_Madd_pcPlusFour_xor_14_S_1_UNCONNECTED,
      S(0) => PC_14_rt_2738
    );
  PC_14_rt : X_LUT6
    generic map(
      LOC => "SLICE_X4Y16",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => PC(14),
      O => PC_14_rt_2738
    );
  clk_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD156",
      PATHPULSE => 115 ps
    )
    port map (
      O => clk_BUFGP_IBUFG_2741,
      I => clk
    );
  ProtoComp31_IMUX : X_BUF
    generic map(
      LOC => "PAD156",
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_2741,
      O => clk_BUFGP_IBUFG_0
    );
  rst_IBUF : X_BUF
    generic map(
      LOC => "PAD154",
      PATHPULSE => 115 ps
    )
    port map (
      O => rst_IBUF_2744,
      I => rst
    );
  ProtoComp31_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD154",
      PATHPULSE => 115 ps
    )
    port map (
      I => rst_IBUF_2744,
      O => rst_IBUF_0
    );
  led_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD125"
    )
    port map (
      I => NlwBufferSignal_led_0_OBUF_I,
      O => led(0)
    );
  led_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD126"
    )
    port map (
      I => NlwBufferSignal_led_1_OBUF_I,
      O => led(1)
    );
  led_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD129"
    )
    port map (
      I => NlwBufferSignal_led_2_OBUF_I,
      O => led(2)
    );
  led_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD130"
    )
    port map (
      I => NlwBufferSignal_led_3_OBUF_I,
      O => led(3)
    );
  led_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD139"
    )
    port map (
      I => NlwBufferSignal_led_4_OBUF_I,
      O => led(4)
    );
  led_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD140"
    )
    port map (
      I => NlwBufferSignal_led_5_OBUF_I,
      O => led(5)
    );
  led_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD141"
    )
    port map (
      I => NlwBufferSignal_led_6_OBUF_I,
      O => led(6)
    );
  led_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD142"
    )
    port map (
      I => NlwBufferSignal_led_7_OBUF_I,
      O => led(7)
    );
  clk_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => NlwBufferSignal_clk_BUFGP_BUFG_IN,
      O => clk_BUFGP
    );
  PC_5 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_5_CLK,
      I => pcJumpMuxDataOut(5),
      O => PC(5),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut281 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"ACFCACFCAC0CAC0C"
    )
    port map (
      ADR4 => '1',
      ADR2 => pcJumpMux_Selector_INV_1_o,
      ADR3 => pcBranchMux_Selector_INV_1_o,
      ADR0 => pcPlusFour_5_0,
      ADR5 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_5_0,
      ADR1 => currentInstruction(3),
      O => pcJumpMuxDataOut(5)
    );
  PC_4 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_4_CLK,
      I => pcJumpMuxDataOut(4),
      O => PC(4),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut271 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"ACACFC0CACACFC0C"
    )
    port map (
      ADR5 => '1',
      ADR2 => pcJumpMux_Selector_INV_1_o,
      ADR4 => pcBranchMux_Selector_INV_1_o,
      ADR0 => pcPlusFour_4_0,
      ADR3 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_4_0,
      ADR1 => currentInstruction(2),
      O => pcJumpMuxDataOut(4)
    );
  PC_3 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_3_CLK,
      I => pcJumpMuxDataOut(3),
      O => PC(3),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut261 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"AAAAF0F0FF00FF00"
    )
    port map (
      ADR1 => '1',
      ADR5 => pcJumpMux_Selector_INV_1_o,
      ADR4 => pcBranchMux_Selector_INV_1_o,
      ADR0 => pcPlusFour_3_0,
      ADR2 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_3_0,
      ADR3 => currentInstruction(1),
      O => pcJumpMuxDataOut(3)
    );
  PC_2 : X_FF
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_2_CLK,
      I => pcJumpMuxDataOut(2),
      O => PC(2),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut231 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y13",
      INIT => X"CCFFF0F0CC00F0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => pcJumpMux_Selector_INV_1_o,
      ADR3 => pcBranchMux_Selector_INV_1_o,
      ADR1 => pcPlusFour_2_0,
      ADR5 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_2_0,
      ADR2 => currentInstruction(0),
      O => pcJumpMuxDataOut(2)
    );
  pcJumpMux_Selector_INV_1_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR5 => currentInstruction(27),
      ADR1 => currentInstruction(28),
      ADR2 => currentInstruction(26),
      ADR3 => currentInstruction(29),
      ADR0 => currentInstruction(31),
      ADR4 => currentInstruction(30),
      O => pcJumpMux_Selector_INV_1_o
    );
  PC_8 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_8_CLK,
      I => pcJumpMuxDataOut(8),
      O => PC(8),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut311 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"FCFC3030FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => pcJumpMux_Selector_INV_1_o,
      ADR1 => pcBranchMux_Selector_INV_1_o,
      ADR4 => pcPlusFour_8_0,
      ADR2 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_8_0,
      ADR3 => currentInstruction(6),
      O => pcJumpMuxDataOut(8)
    );
  PC_7 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_7_CLK,
      I => pcJumpMuxDataOut(7),
      O => PC(7),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut301 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"EEEE2222E2E2E2E2"
    )
    port map (
      ADR3 => '1',
      ADR1 => pcJumpMux_Selector_INV_1_o,
      ADR5 => pcBranchMux_Selector_INV_1_o,
      ADR4 => pcPlusFour_7_0,
      ADR2 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_7_0,
      ADR0 => currentInstruction(5),
      O => pcJumpMuxDataOut(7)
    );
  PC_6 : X_FF
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_6_CLK,
      I => pcJumpMuxDataOut(6),
      O => PC(6),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut291 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y14",
      INIT => X"CFCFFF0FC0C0F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => pcJumpMux_Selector_INV_1_o,
      ADR4 => pcBranchMux_Selector_INV_1_o,
      ADR1 => pcPlusFour_6_0,
      ADR3 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_6_0,
      ADR5 => currentInstruction(4),
      O => pcJumpMuxDataOut(6)
    );
  PC_14_PC_14_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(0),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_0_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_1_GND_16_o_equal_2_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"5500550055005500"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => PC(13),
      ADR0 => PC(14),
      ADR5 => '1',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(1)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_1_GND_16_o_equal_1_o_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"00550055"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => PC(13),
      ADR0 => PC(14),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(0)
    );
  PC_14 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_14_CLK,
      I => pcJumpMuxDataOut(14),
      O => PC(14),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut61 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FA0AFA0AFFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR5 => pcJumpMux_Selector_INV_1_o,
      ADR2 => pcBranchMux_Selector_INV_1_o,
      ADR3 => pcPlusFour_14_0,
      ADR0 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_14_0,
      ADR4 => currentInstruction(12),
      O => pcJumpMuxDataOut(14)
    );
  PC_13 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_13_CLK,
      I => pcJumpMuxDataOut(13),
      O => PC(13),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut51 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"DF8FD080DF8FD080"
    )
    port map (
      ADR5 => '1',
      ADR2 => pcJumpMux_Selector_INV_1_o,
      ADR0 => pcBranchMux_Selector_INV_1_o,
      ADR1 => pcPlusFour_13_0,
      ADR3 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_13_0,
      ADR4 => currentInstruction(11),
      O => pcJumpMuxDataOut(13)
    );
  PC_12 : X_FF
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_12_CLK,
      I => pcJumpMuxDataOut(12),
      O => PC(12),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y15",
      INIT => X"FCFC0C0CFC0CFC0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => pcJumpMux_Selector_INV_1_o,
      ADR5 => pcBranchMux_Selector_INV_1_o,
      ADR4 => pcPlusFour_12_0,
      ADR3 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_12_0,
      ADR1 => currentInstruction(10),
      O => pcJumpMuxDataOut(12)
    );
  PC_11 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_11_CLK,
      I => pcJumpMuxDataOut(11),
      O => PC(11),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut31 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"CFCFC0C0FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => pcJumpMux_Selector_INV_1_o,
      ADR2 => pcBranchMux_Selector_INV_1_o,
      ADR1 => pcPlusFour_11_0,
      ADR4 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_11_0,
      ADR3 => currentInstruction(9),
      O => pcJumpMuxDataOut(11)
    );
  PC_10 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_10_CLK,
      I => pcJumpMuxDataOut(10),
      O => PC(10),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut21 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"F3F3C0C0FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => pcJumpMux_Selector_INV_1_o,
      ADR1 => pcBranchMux_Selector_INV_1_o,
      ADR2 => pcPlusFour_10_0,
      ADR4 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_10_0,
      ADR3 => currentInstruction(8),
      O => pcJumpMuxDataOut(10)
    );
  PC_9 : X_FF
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_PC_9_CLK,
      I => pcJumpMuxDataOut(9),
      O => PC(9),
      RST => GND,
      SET => GND
    );
  pcJumpMux_Mmux_DataOut321 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"FA0AFA0AFAFA0A0A"
    )
    port map (
      ADR1 => '1',
      ADR2 => pcJumpMux_Selector_INV_1_o,
      ADR5 => pcBranchMux_Selector_INV_1_o,
      ADR3 => pcPlusFour_9_0,
      ADR4 => pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_9_0,
      ADR0 => currentInstruction(7),
      O => pcJumpMuxDataOut(9)
    );
  pcBranchMux_Selector_INV_1_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y14",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR4 => pcBranchMux_Selector_INV_1_o6_0,
      ADR5 => pcBranchMux_Selector_INV_1_o5_5756,
      ADR0 => pcBranchMux_Selector_INV_1_o2_5754,
      ADR1 => pcBranchMux_Selector_INV_1_o7_5757,
      ADR3 => pcBranchMux_Selector_INV_1_o3_5758,
      ADR2 => N92,
      O => pcBranchMux_Selector_INV_1_o
    );
  memory_memWrite_PWR_11_o_AND_36_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"0000020000000000"
    )
    port map (
      ADR2 => aluResult(4),
      ADR0 => memory_memWrite_PWR_11_o_AND_36_o1_0,
      ADR1 => aluResult(5),
      ADR5 => aluResult(14),
      ADR3 => aluResult(13),
      ADR4 => aluResult(6),
      O => memory_memWrite_PWR_11_o_AND_36_o2_5774
    );
  memory_memWrite_PWR_11_o_AND_36_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y11",
      INIT => X"0A00000000000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => aluResult(11),
      ADR0 => aluResult(12),
      ADR2 => aluResult_0_0,
      ADR3 => memory_memWrite_PWR_11_o_AND_36_o3_5770,
      ADR5 => memory_memWrite_PWR_11_o_AND_36_o2_5774,
      O => memory_memWrite_PWR_11_o_AND_36_o
    );
  memory_memWrite_PWR_11_o_AND_36_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y12",
      INIT => X"0000000088000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => aluResult(8),
      ADR3 => aluResult(9),
      ADR5 => aluResult(7),
      ADR0 => memWrite,
      ADR1 => aluResult(10),
      O => memory_memWrite_PWR_11_o_AND_36_o3_5770
    );
  registers_ReadReg2Add_4_read_port_4_OUT_5_registers_ReadReg2Add_4_read_port_4_OUT_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers11_RAMD_D1_O,
      O => registers_Mram_registers11_RAMD_D1_O_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_5_registers_ReadReg2Add_4_read_port_4_OUT_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_4_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_4_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_5_registers_ReadReg2Add_4_read_port_4_OUT_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_2_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_2_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_5_registers_ReadReg2Add_4_read_port_4_OUT_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_0_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_0_0
    );
  registers_Mram_registers11_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers11_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers11_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers11_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers11_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers11_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_5_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers11_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers11_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers11_RAMC_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_4_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers11_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_3_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers11_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers11_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers11_RAMB_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_2_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers11_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_1_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers11_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y9",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers11_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers11_RAMA_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_0_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR4,
      WE => regWrite
    );
  registers_ReadReg1Add_4_read_port_1_OUT_5_registers_ReadReg1Add_4_read_port_1_OUT_5_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers1_RAMD_D1_O,
      O => registers_Mram_registers1_RAMD_D1_O_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_5_registers_ReadReg1Add_4_read_port_1_OUT_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_4_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_4_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_5_registers_ReadReg1Add_4_read_port_1_OUT_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_2_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_2_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_5_registers_ReadReg1Add_4_read_port_1_OUT_5_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_0_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_0_0
    );
  registers_Mram_registers1_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers1_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers1_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers1_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers1_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers1_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_5_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers1_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers1_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers1_RAMC_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_4_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers1_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_3_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers1_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers1_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers1_RAMB_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_2_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers1_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_1_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers1_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers1_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers1_RAMA_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_0_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR4,
      WE => regWrite
    );
  memory_LEDs_2_memory_LEDs_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(2),
      O => aluDataMuxDataOut_2_0
    );
  aluUnit_Mmux_n004223_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"53005353FF53FFFF"
    )
    port map (
      ADR1 => currentInstruction(2),
      ADR4 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR3 => N66,
      ADR5 => regData0(2),
      ADR0 => regData1(2),
      ADR2 => aluDataMux_Selector_INV_1_o,
      O => N36
    );
  aluDataMux_Mmux_DataOut261 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"ACACACACACACACAC"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR0 => regData1(3),
      ADR1 => currentInstruction(3),
      ADR5 => '1',
      O => aluDataMuxDataOut(3)
    );
  aluDataMux_Mmux_DataOut231 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"FF0FF000"
    )
    port map (
      ADR3 => regData1(2),
      ADR4 => currentInstruction(2),
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR0 => '1',
      ADR1 => '1',
      O => aluDataMuxDataOut(2)
    );
  memory_LEDs_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => '0'
    )
    port map (
      CE => memory_memWrite_PWR_11_o_AND_36_o,
      CLK => NlwBufferSignal_memory_LEDs_2_CLK,
      I => regData1(2),
      O => memory_LEDs(2),
      RST => GND,
      SET => GND
    );
  registers_Mmux_ReadData2231 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_2_0,
      ADR3 => currentInstruction(20),
      ADR5 => currentInstruction(19),
      ADR1 => currentInstruction(18),
      ADR0 => currentInstruction(17),
      ADR2 => currentInstruction(16),
      O => regData1(2)
    );
  memory_LEDs_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => '0'
    )
    port map (
      CE => memory_memWrite_PWR_11_o_AND_36_o,
      CLK => NlwBufferSignal_memory_LEDs_3_CLK,
      I => regData1(3),
      O => memory_LEDs(3),
      RST => GND,
      SET => GND
    );
  registers_Mmux_ReadData2261 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y11",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => registers_ReadReg2Add_4_read_port_4_OUT_3_Q,
      ADR4 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR5 => currentInstruction(18),
      ADR2 => currentInstruction(17),
      ADR3 => currentInstruction(16),
      O => regData1(3)
    );
  registers_Mmux_ReadData191 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y13",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_17_Q,
      ADR0 => currentInstruction(25),
      ADR5 => currentInstruction(24),
      ADR1 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR4 => currentInstruction(21),
      O => regData0(17)
    );
  registers_ReadReg1Add_4_read_port_1_OUT_23_registers_ReadReg1Add_4_read_port_1_OUT_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers4_RAMD_D1_O,
      O => registers_Mram_registers4_RAMD_D1_O_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_23_registers_ReadReg1Add_4_read_port_1_OUT_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_22_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_22_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_23_registers_ReadReg1Add_4_read_port_1_OUT_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_20_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_20_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_23_registers_ReadReg1Add_4_read_port_1_OUT_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_18_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_18_0
    );
  registers_Mram_registers4_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers4_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers4_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers4_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers4_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers4_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_23_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers4_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers4_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers4_RAMC_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_22_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers4_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_21_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers4_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers4_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers4_RAMB_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_20_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers4_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_19_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers4_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers4_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers4_RAMA_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_18_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR4,
      WE => regWrite
    );
  registers_ReadReg2Add_4_read_port_4_OUT_23_registers_ReadReg2Add_4_read_port_4_OUT_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers14_RAMD_D1_O,
      O => registers_Mram_registers14_RAMD_D1_O_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_23_registers_ReadReg2Add_4_read_port_4_OUT_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_22_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_22_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_23_registers_ReadReg2Add_4_read_port_4_OUT_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_20_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_20_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_23_registers_ReadReg2Add_4_read_port_4_OUT_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_18_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_18_0
    );
  registers_Mram_registers14_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers14_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers14_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers14_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers14_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers14_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_23_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers14_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers14_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers14_RAMC_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_22_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers14_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_21_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers14_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers14_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers14_RAMB_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_20_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers14_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_19_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers14_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X14Y15",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers14_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers14_RAMA_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_18_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR4,
      WE => regWrite
    );
  aluUnit_Mmux_n004220_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"55551111FFFF7777"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => aluDataMuxDataOut(27),
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_27_Q,
      ADR0 => funcCode(0),
      ADR4 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N104
    );
  aluUnit_Mmux_n004220 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y16",
      INIT => X"0C000C000A000AFF"
    )
    port map (
      ADR5 => funcCode(2),
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_27_0,
      ADR3 => funcCode(1),
      ADR2 => funcCode(0),
      ADR4 => N104,
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_27_0,
      O => aluResult(27)
    );
  memory_LEDs_5_memory_LEDs_5_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(4),
      O => aluDataMuxDataOut_4_0
    );
  memory_LEDs_5 : X_FF
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => '0'
    )
    port map (
      CE => memory_memWrite_PWR_11_o_AND_36_o,
      CLK => NlwBufferSignal_memory_LEDs_5_CLK,
      I => regData1(5),
      O => memory_LEDs(5),
      RST => GND,
      SET => GND
    );
  registers_Mmux_ReadData2281 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_5_Q,
      ADR1 => currentInstruction(20),
      ADR4 => currentInstruction(19),
      ADR2 => currentInstruction(18),
      ADR5 => currentInstruction(17),
      ADR3 => currentInstruction(16),
      O => regData1(5)
    );
  aluDataMux_Mmux_DataOut281 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => X"EEEE4444EEEE4444"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => aluDataMux_Selector_INV_1_o,
      ADR4 => regData1(5),
      ADR1 => currentInstruction(5),
      ADR5 => '1',
      O => aluDataMuxDataOut(5)
    );
  aluDataMux_Mmux_DataOut271 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => X"FA50FA50"
    )
    port map (
      ADR3 => regData1(4),
      ADR2 => currentInstruction(4),
      ADR0 => aluDataMux_Selector_INV_1_o,
      ADR1 => '1',
      ADR4 => '1',
      O => aluDataMuxDataOut(4)
    );
  memory_LEDs_4 : X_FF
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => '0'
    )
    port map (
      CE => memory_memWrite_PWR_11_o_AND_36_o,
      CLK => NlwBufferSignal_memory_LEDs_4_CLK,
      I => regData1(4),
      O => memory_LEDs(4),
      RST => GND,
      SET => GND
    );
  registers_Mmux_ReadData2271 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_4_0,
      ADR1 => currentInstruction(20),
      ADR3 => currentInstruction(19),
      ADR2 => currentInstruction(18),
      ADR5 => currentInstruction(17),
      ADR4 => currentInstruction(16),
      O => regData1(4)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux281 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y9",
      INIT => X"FFF0AACC00F0AACC"
    )
    port map (
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_0_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_0_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_0_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_0_Q,
      O => currentInstruction(5)
    );
  registers_Mmux_ReadData111 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_0_0,
      ADR3 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR1 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR5 => currentInstruction(21),
      O => regData0(0)
    );
  registers_Mmux_ReadData1261 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_3_Q,
      ADR5 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR2 => currentInstruction(23),
      ADR1 => currentInstruction(22),
      ADR3 => currentInstruction(21),
      O => regData0(3)
    );
  aluDataMux_Selector_INV_1_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"FFFFFFFFFF7EFF7F"
    )
    port map (
      ADR3 => currentInstruction(30),
      ADR4 => currentInstruction(29),
      ADR1 => currentInstruction(31),
      ADR2 => currentInstruction(26),
      ADR5 => currentInstruction(28),
      ADR0 => currentInstruction(27),
      O => aluDataMux_Selector_INV_1_o
    );
  aluUnit_Mmux_n004226_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y10",
      INIT => X"1111171777771717"
    )
    port map (
      ADR3 => '1',
      ADR2 => currentInstruction(3),
      ADR1 => regData0(3),
      ADR5 => regData1(3),
      ADR0 => aluControl_FuncCode_0_11,
      ADR4 => aluDataMux_Selector_INV_1_o,
      O => N30
    );
  writeDataMuxDataOut_3_writeDataMuxDataOut_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(31),
      O => writeDataMuxDataOut_31_0
    );
  writeDataMuxDataOut_3_writeDataMuxDataOut_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(0),
      O => writeDataMuxDataOut_0_0
    );
  writeDataMux_Mmux_DataOut261 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"CCF0CCF0CCF0CCF0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => memRead,
      ADR1 => memoryReadData(3),
      ADR2 => aluResult(3),
      ADR5 => '1',
      O => writeDataMuxDataOut(3)
    );
  writeDataMux_Mmux_DataOut251 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"FFAA00AA"
    )
    port map (
      ADR4 => memoryReadData(31),
      ADR0 => aluResult(31),
      ADR3 => memRead,
      ADR2 => '1',
      ADR1 => '1',
      O => writeDataMuxDataOut(31)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux251 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"FBCB3B0BF8C83808"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_8_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_8_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_8_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_8_Q,
      O => memoryReadData(31)
    );
  writeDataMux_Mmux_DataOut121 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"AACCAACCAACCAACC"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => memRead,
      ADR0 => memoryReadData(1),
      ADR1 => aluResult_1_0,
      ADR5 => '1',
      O => writeDataMuxDataOut(1)
    );
  writeDataMux_Mmux_DataOut11 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"F0FFF000"
    )
    port map (
      ADR2 => memoryReadData(0),
      ADR4 => aluResult_0_0,
      ADR3 => memRead,
      ADR1 => '1',
      ADR0 => '1',
      O => writeDataMuxDataOut(0)
    );
  controller_isLW_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y11",
      INIT => X"0000000000000080"
    )
    port map (
      ADR4 => currentInstruction(29),
      ADR0 => currentInstruction(26),
      ADR3 => currentInstruction(28),
      ADR2 => currentInstruction(27),
      ADR1 => currentInstruction(31),
      ADR5 => currentInstruction(30),
      O => memRead
    );
  registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y13",
      INIT => X"0000000000000011"
    )
    port map (
      ADR2 => '1',
      ADR5 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR3 => currentInstruction(23),
      ADR1 => currentInstruction(22),
      ADR0 => currentInstruction(21),
      O => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_11
    );
  aluControl_FuncCode_2_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y14",
      INIT => X"0000000030303000"
    )
    port map (
      ADR0 => '1',
      ADR4 => currentInstruction(1),
      ADR3 => currentInstruction(28),
      ADR5 => currentInstruction(27),
      ADR1 => currentInstruction(26),
      ADR2 => controller_Instruction_31_Instruction_29_AND_38_o,
      O => aluControl_FuncCode_2_1_5764
    );
  aluUnit_Mmux_n004224_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => X"22BB22BB33FF33FF"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => aluDataMuxDataOut_30_0,
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_30_0,
      ADR3 => funcCode(0),
      ADR0 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N98
    );
  aluUnit_Mmux_n004224 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y18",
      INIT => X"20202020303F000F"
    )
    port map (
      ADR5 => funcCode(2),
      ADR4 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_30_0,
      ADR2 => funcCode(1),
      ADR1 => funcCode(0),
      ADR3 => N98,
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_30_0,
      O => aluResult(30)
    );
  writeDataMuxDataOut_5_writeDataMuxDataOut_5_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(4),
      O => writeDataMuxDataOut_4_0
    );
  writeDataMux_Mmux_DataOut281 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => X"FCFC3030FCFC3030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => memRead,
      ADR4 => memoryReadData(5),
      ADR2 => aluResult(5),
      ADR5 => '1',
      O => writeDataMuxDataOut(5)
    );
  writeDataMux_Mmux_DataOut271 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => X"EE22EE22"
    )
    port map (
      ADR3 => memoryReadData(4),
      ADR0 => aluResult(4),
      ADR1 => memRead,
      ADR2 => '1',
      ADR4 => '1',
      O => writeDataMuxDataOut(4)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux281 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y20",
      INIT => X"FB73EA62D951C840"
    )
    port map (
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_0_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_0_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_0_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_0_Q,
      O => memoryReadData(5)
    );
  funcCode_2_funcCode_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(1),
      O => aluResult_1_0
    );
  aluUnit_Mmux_n004212 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y9"
    )
    port map (
      IA => N124,
      IB => N125,
      O => aluResult(1),
      SEL => funcCode(1)
    );
  aluUnit_Mmux_n004212_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"5440545454404040"
    )
    port map (
      ADR0 => funcCode(2),
      ADR1 => regData0(1),
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR3 => regData1(1),
      ADR5 => currentInstruction(1),
      ADR2 => funcCode(0),
      O => N124
    );
  aluUnit_Mmux_n004212_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"4450445044504450"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR0 => funcCode(0),
      ADR3 => funcCode(2),
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_1_0,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_1_0,
      O => N125
    );
  aluControl_FuncCode_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y9",
      INIT => X"000000000000FA00"
    )
    port map (
      ADR1 => '1',
      ADR0 => currentInstruction(1),
      ADR2 => currentInstruction(28),
      ADR4 => currentInstruction(27),
      ADR5 => currentInstruction(26),
      ADR3 => controller_Instruction_31_Instruction_29_AND_38_o,
      O => funcCode(2)
    );
  aluResult_2_aluResult_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_memWrite_PWR_11_o_AND_36_o1_3274,
      O => memory_memWrite_PWR_11_o_AND_36_o1_0
    );
  aluUnit_Mmux_n004223 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"00FC003011111111"
    )
    port map (
      ADR5 => funcCode(1),
      ADR1 => funcCode(2),
      ADR0 => N36,
      ADR3 => funcCode(0),
      ADR4 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_2_0,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_2_0,
      O => aluResult(2)
    );
  pcBranchMux_Selector_INV_1_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"FFFFFFFFFFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR2 => aluResult_0_0,
      ADR4 => aluResult(28),
      ADR1 => aluResult(27),
      ADR0 => aluResult(3),
      ADR5 => aluResult(2),
      O => N92
    );
  writeDataMux_Mmux_DataOut231 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"E2E2E2E2E2E2E2E2"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR1 => memRead,
      ADR2 => memoryReadData(2),
      ADR0 => aluResult(2),
      ADR5 => '1',
      O => writeDataMuxDataOut(2)
    );
  memory_memWrite_PWR_11_o_AND_36_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"00000055"
    )
    port map (
      ADR4 => aluResult_1_0,
      ADR3 => aluResult(3),
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => aluResult(2),
      O => memory_memWrite_PWR_11_o_AND_36_o1_3274
    );
  aluUnit_Mmux_n004226 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y10",
      INIT => X"00000055E400E455"
    )
    port map (
      ADR3 => funcCode(1),
      ADR0 => funcCode(2),
      ADR5 => funcCode(0),
      ADR4 => N30,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_3_0,
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_3_0,
      O => aluResult(3)
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_15_aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(0),
      O => aluResult_0_0
    );
  aluUnit_Mmux_n0042111 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y19"
    )
    port map (
      IA => N94,
      IB => N95,
      O => aluResult(0),
      SEL => funcCode(1)
    );
  aluUnit_Mmux_n0042111_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"0F0D0E0C0C040800"
    )
    port map (
      ADR2 => funcCode(2),
      ADR5 => regData0(0),
      ADR0 => aluDataMux_Selector_INV_1_o,
      ADR3 => regData1(0),
      ADR4 => currentInstruction(0),
      ADR1 => funcCode(0),
      O => N94
    );
  aluUnit_Mmux_n0042111_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"00F000F0FAFA0A0A"
    )
    port map (
      ADR1 => '1',
      ADR2 => funcCode(2),
      ADR5 => funcCode(0),
      ADR3 => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_15_Q_5783,
      ADR4 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_0_0,
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_0_0,
      O => N95
    );
  aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"0C040400FF5D5D0C"
    )
    port map (
      ADR0 => aluDataMuxDataOut_30_0,
      ADR5 => aluDataMuxDataOut(31),
      ADR3 => regData0(30),
      ADR4 => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_14_0,
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_31_Q,
      O => aluUnit_Mcompar_DataIn1_31_DataIn2_31_LessThan_6_o_cy_15_Q_5783
    );
  registers_Mmux_ReadData1241 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y19",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_30_0,
      ADR0 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR3 => currentInstruction(23),
      ADR5 => currentInstruction(22),
      ADR2 => currentInstruction(21),
      O => regData0(30)
    );
  registers_Mmux_ReadData1271 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y9",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_4_0,
      ADR2 => currentInstruction(25),
      ADR1 => currentInstruction(24),
      ADR4 => currentInstruction(23),
      ADR3 => currentInstruction(22),
      ADR0 => currentInstruction(21),
      O => regData0(4)
    );
  aluUnit_Mmux_n004227_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y9",
      INIT => X"0C3F0415FFFF5D7F"
    )
    port map (
      ADR3 => currentInstruction(4),
      ADR0 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR4 => N66,
      ADR5 => regData0(4),
      ADR2 => regData1(4),
      ADR1 => aluDataMux_Selector_INV_1_o,
      O => N28
    );
  registers_Mmux_ReadData1121 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y9",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_1_Q,
      ADR5 => currentInstruction(25),
      ADR2 => currentInstruction(24),
      ADR1 => currentInstruction(23),
      ADR0 => currentInstruction(22),
      ADR3 => currentInstruction(21),
      O => regData0(1)
    );
  registers_Mmux_ReadData1231 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y10",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_2_0,
      ADR1 => currentInstruction(25),
      ADR0 => currentInstruction(24),
      ADR5 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR3 => currentInstruction(21),
      O => regData0(2)
    );
  registers_Mmux_ReadData1281 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y10",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_5_Q,
      ADR2 => currentInstruction(25),
      ADR5 => currentInstruction(24),
      ADR0 => currentInstruction(23),
      ADR1 => currentInstruction(22),
      ADR4 => currentInstruction(21),
      O => regData0(5)
    );
  aluUnit_Mmux_n004228 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y10",
      INIT => X"5140000051403333"
    )
    port map (
      ADR4 => funcCode(1),
      ADR1 => funcCode(2),
      ADR5 => N26,
      ADR0 => funcCode(0),
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_5_0,
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_5_0,
      O => aluResult(5)
    );
  aluUnit_Mmux_n004228_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y10",
      INIT => X"7733170377FF173F"
    )
    port map (
      ADR5 => currentInstruction(5),
      ADR2 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR4 => N66,
      ADR1 => regData0(5),
      ADR0 => regData1(5),
      ADR3 => aluDataMux_Selector_INV_1_o,
      O => N26
    );
  registers_Mmux_ReadData1291 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_6_0,
      ADR0 => currentInstruction(25),
      ADR3 => currentInstruction(24),
      ADR1 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR5 => currentInstruction(21),
      O => regData0(6)
    );
  aluControl_FuncCode_0_1_2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => X"0000000002020200"
    )
    port map (
      ADR4 => currentInstruction(0),
      ADR3 => currentInstruction(3),
      ADR2 => currentInstruction(28),
      ADR1 => currentInstruction(27),
      ADR5 => currentInstruction(26),
      ADR0 => controller_Instruction_31_Instruction_29_AND_38_o,
      O => aluControl_FuncCode_0_11
    );
  pcBranchMux_Selector_INV_1_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => aluResult(30),
      ADR1 => aluResult(7),
      ADR3 => aluResult(6),
      ADR4 => aluResult(29),
      ADR0 => aluResult(5),
      ADR5 => aluResult(4),
      O => pcBranchMux_Selector_INV_1_o5_5756
    );
  aluUnit_Mmux_n004227 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y11",
      INIT => X"0C000A000C000AFF"
    )
    port map (
      ADR3 => funcCode(1),
      ADR4 => funcCode(2),
      ADR5 => N28,
      ADR2 => funcCode(0),
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_4_0,
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_4_0,
      O => aluResult(4)
    );
  registers_Mmux_ReadData1321 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_9_Q,
      ADR1 => currentInstruction(25),
      ADR5 => currentInstruction(24),
      ADR0 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR3 => currentInstruction(21),
      O => regData0(9)
    );
  aluUnit_Mmux_n004232 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"4040505F4040000F"
    )
    port map (
      ADR2 => funcCode(1),
      ADR4 => funcCode(2),
      ADR0 => funcCode(0),
      ADR3 => N16,
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_9_0,
      ADR5 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_9_0,
      O => aluResult(9)
    );
  aluUnit_Mmux_n004232_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y12",
      INIT => X"73737F7F1073137F"
    )
    port map (
      ADR4 => currentInstruction(9),
      ADR3 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR5 => N66,
      ADR1 => regData0(9),
      ADR0 => regData1(9),
      ADR2 => aluDataMux_Selector_INV_1_o,
      O => N16
    );
  regData1_17_regData1_17_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N86_pack_3,
      O => N86
    );
  registers_Mmux_ReadData291 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg2Add_4_read_port_4_OUT_17_Q,
      ADR0 => currentInstruction(20),
      ADR1 => currentInstruction(19),
      ADR4 => currentInstruction(18),
      ADR5 => currentInstruction(17),
      ADR2 => currentInstruction(16),
      O => regData1(17)
    );
  aluDataMux_Mmux_DataOut91 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"FFCC00CCFFCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR4 => regData1(17),
      ADR1 => currentInstruction(15),
      ADR5 => '1',
      O => aluDataMuxDataOut(17)
    );
  aluUnit_Mmux_n00429_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"05175F17"
    )
    port map (
      ADR0 => funcCode(0),
      ADR2 => regData0(17),
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR4 => regData1(17),
      ADR1 => currentInstruction(15),
      O => N86_pack_3
    );
  aluUnit_Mmux_n00429 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"00A0008800A055DD"
    )
    port map (
      ADR4 => funcCode(2),
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_17_0,
      ADR0 => funcCode(1),
      ADR3 => funcCode(0),
      ADR5 => N86,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_17_0,
      O => aluResult(17)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y13",
      INIT => X"FA50EEEEFA504444"
    )
    port map (
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_1_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_1_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_1_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_1_Q,
      O => currentInstruction(15)
    );
  memoryReadData_23_memoryReadData_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(22),
      O => writeDataMuxDataOut_22_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux161 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => X"B8B8FF33B8B8CC00"
    )
    port map (
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_0_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_0_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_0_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_0_Q,
      O => memoryReadData(23)
    );
  writeDataMux_Mmux_DataOut161 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => X"FC30FC30FC30FC30"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => memRead,
      ADR3 => memoryReadData(23),
      ADR2 => aluResult(23),
      ADR5 => '1',
      O => writeDataMuxDataOut(23)
    );
  writeDataMux_Mmux_DataOut151 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => X"BBBB8888"
    )
    port map (
      ADR0 => memoryReadData(22),
      ADR4 => aluResult(22),
      ADR1 => memRead,
      ADR3 => '1',
      ADR2 => '1',
      O => writeDataMuxDataOut(22)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux151 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y14",
      INIT => X"E4FFE455E4AAE400"
    )
    port map (
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_8_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_8_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_8_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_8_Q,
      O => memoryReadData(22)
    );
  writeRegMux_Mmux_DataOut21 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y15",
      INIT => X"FFFFFFFD00000008"
    )
    port map (
      ADR5 => currentInstruction(17),
      ADR4 => currentInstruction(28),
      ADR3 => currentInstruction(27),
      ADR2 => currentInstruction(26),
      ADR0 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR1 => currentInstruction(12),
      O => writeRegMuxDataOut(1)
    );
  registers_Mmux_ReadData1161 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_23_Q,
      ADR1 => currentInstruction(25),
      ADR3 => currentInstruction(24),
      ADR5 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR0 => currentInstruction(21),
      O => regData0(23)
    );
  registers_Mmux_ReadData2251 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y16",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_31_0,
      ADR3 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR1 => currentInstruction(18),
      ADR4 => currentInstruction(17),
      ADR2 => currentInstruction(16),
      O => regData1(31)
    );
  registers_Mmux_ReadData1151 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => registers_ReadReg1Add_4_read_port_1_OUT_22_0,
      ADR4 => currentInstruction(25),
      ADR1 => currentInstruction(24),
      ADR5 => currentInstruction(23),
      ADR0 => currentInstruction(22),
      ADR3 => currentInstruction(21),
      O => regData0(22)
    );
  registers_Mmux_ReadData2241 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y17",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_30_Q,
      ADR3 => currentInstruction(20),
      ADR1 => currentInstruction(19),
      ADR2 => currentInstruction(18),
      ADR5 => currentInstruction(17),
      ADR0 => currentInstruction(16),
      O => regData1(30)
    );
  writeDataMuxDataOut_8_writeDataMuxDataOut_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcBranchMux_Selector_INV_1_o6_3525,
      O => pcBranchMux_Selector_INV_1_o6_0
    );
  writeDataMuxDataOut_8_writeDataMuxDataOut_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(30),
      O => aluDataMuxDataOut_30_0
    );
  writeDataMux_Mmux_DataOut311 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"F5A0F5A0F5A0F5A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => memRead,
      ADR2 => memoryReadData(8),
      ADR3 => aluResult(8),
      ADR5 => '1',
      O => writeDataMuxDataOut(8)
    );
  pcBranchMux_Selector_INV_1_o6 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"FFFFFFCC"
    )
    port map (
      ADR4 => aluResult(31),
      ADR1 => aluResult(9),
      ADR2 => '1',
      ADR0 => '1',
      ADR3 => aluResult(8),
      O => pcBranchMux_Selector_INV_1_o6_3525
    );
  aluUnit_Mmux_n004225 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"0011FA1100115011"
    )
    port map (
      ADR0 => funcCode(2),
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_31_0,
      ADR3 => funcCode(1),
      ADR4 => funcCode(0),
      ADR1 => N96,
      ADR5 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_31_0,
      O => aluResult(31)
    );
  aluDataMux_Mmux_DataOut251 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"00AAF0F000AAF0F0"
    )
    port map (
      ADR1 => '1',
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR3 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_31_0,
      ADR5 => '1',
      O => aluDataMuxDataOut(31)
    );
  aluDataMux_Mmux_DataOut241 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"00CCF0F0"
    )
    port map (
      ADR1 => registers_ReadReg2Add_4_read_port_4_OUT_30_Q,
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR3 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR0 => '1',
      O => aluDataMuxDataOut(30)
    );
  aluUnit_Mmux_n004225_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y18",
      INIT => X"00F5F5FF00F5F5FF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => aluDataMuxDataOut(31),
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_31_Q,
      ADR3 => funcCode(0),
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N96
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux311 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y22",
      INIT => X"BBF3BBC088F388C0"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_3_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_3_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_3_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_3_Q,
      O => memoryReadData(8)
    );
  N120_N120_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut_18_pack_4,
      O => aluDataMuxDataOut(18)
    );
  aluUnit_Mmux_n004211_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y8",
      INIT => X"5555FFFF05055F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => aluDataMuxDataOut(19),
      ADR2 => registers_ReadReg1Add_4_read_port_1_OUT_19_Q,
      ADR4 => funcCode(0),
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N120
    );
  aluUnit_Mmux_n004211 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y8",
      INIT => X"5410000054103333"
    )
    port map (
      ADR1 => funcCode(2),
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_19_0,
      ADR4 => funcCode(1),
      ADR0 => funcCode(0),
      ADR5 => N120,
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_19_0,
      O => aluResult(19)
    );
  aluDataMux_Mmux_DataOut111 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y8",
      INIT => X"0F00CCCC0F00CCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR2 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR3 => registers_ReadReg2Add_4_read_port_4_OUT_19_Q,
      ADR5 => '1',
      O => aluDataMuxDataOut(19)
    );
  aluDataMux_Mmux_DataOut101 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y8",
      INIT => X"0A0ACCCC"
    )
    port map (
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_18_0,
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR2 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR3 => '1',
      O => aluDataMuxDataOut_18_pack_4
    );
  aluUnit_Mmux_n004210_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y8",
      INIT => X"0F05FF5F0F05FF5F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => aluDataMuxDataOut(18),
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_18_0,
      ADR4 => funcCode(0),
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N122
    );
  registers_ReadReg1Add_4_read_port_1_OUT_29_registers_ReadReg1Add_4_read_port_1_OUT_29_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers5_RAMD_D1_O,
      O => registers_Mram_registers5_RAMD_D1_O_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_29_registers_ReadReg1Add_4_read_port_1_OUT_29_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_28_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_28_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_29_registers_ReadReg1Add_4_read_port_1_OUT_29_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_26_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_26_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_29_registers_ReadReg1Add_4_read_port_1_OUT_29_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_24_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_24_0
    );
  registers_Mram_registers5_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers5_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers5_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers5_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers5_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers5_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_29_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers5_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers5_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers5_RAMC_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_28_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers5_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_27_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers5_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers5_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers5_RAMB_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_26_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers5_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_25_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers5_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers5_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers5_RAMA_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_24_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR4,
      WE => regWrite
    );
  registers_ReadReg2Add_4_read_port_4_OUT_30_registers_ReadReg2Add_4_read_port_4_OUT_30_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_31_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_31_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_30_registers_ReadReg2Add_4_read_port_4_OUT_30_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_30_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_30_0
    );
  registers_Mram_registers161_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers161_SP_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers161_SP_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers161_SP_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers161_SP_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers161_SP_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers161_SP_CLK,
      I => NlwBufferSignal_registers_Mram_registers161_SP_IN,
      O => NLW_registers_Mram_registers161_SP_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers161_SP_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers161_SP_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers161_SP_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers161_SP_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers161_SP_WADR4,
      WE => regWrite
    );
  registers_Mram_registers62_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers62_SP_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers62_SP_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers62_SP_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers62_SP_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers62_SP_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers62_SP_CLK,
      I => NlwBufferSignal_registers_Mram_registers62_SP_IN,
      O => NLW_registers_Mram_registers62_SP_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers62_SP_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers62_SP_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers62_SP_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers62_SP_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers62_SP_WADR4,
      WE => regWrite
    );
  registers_Mram_registers162_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers162_SP_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers162_SP_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers162_SP_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers162_SP_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers162_SP_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers162_SP_CLK,
      I => NlwBufferSignal_registers_Mram_registers162_SP_IN,
      O => NLW_registers_Mram_registers162_SP_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers162_SP_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers162_SP_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers162_SP_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers162_SP_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers162_SP_WADR4,
      WE => regWrite
    );
  registers_Mram_registers61_SP : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers61_SP_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers61_SP_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers61_SP_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers61_SP_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers61_SP_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers61_SP_CLK,
      I => NlwBufferSignal_registers_Mram_registers61_SP_IN,
      O => NLW_registers_Mram_registers61_SP_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers61_SP_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers61_SP_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers61_SP_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers61_SP_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers61_SP_WADR4,
      WE => regWrite
    );
  registers_Mram_registers161_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers161_DP_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers161_DP_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers161_DP_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers161_DP_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers161_DP_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers161_DP_CLK,
      I => NlwBufferSignal_registers_Mram_registers161_DP_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_30_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers161_DP_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers161_DP_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers161_DP_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers161_DP_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers161_DP_WADR4,
      WE => regWrite
    );
  registers_Mram_registers162_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers162_DP_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers162_DP_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers162_DP_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers162_DP_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers162_DP_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers162_DP_CLK,
      I => NlwBufferSignal_registers_Mram_registers162_DP_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_31_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers162_DP_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers162_DP_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers162_DP_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers162_DP_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers162_DP_WADR4,
      WE => regWrite
    );
  registers_Mram_registers62_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers62_DP_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers62_DP_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers62_DP_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers62_DP_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers62_DP_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers62_DP_CLK,
      I => NlwBufferSignal_registers_Mram_registers62_DP_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_31_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers62_DP_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers62_DP_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers62_DP_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers62_DP_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers62_DP_WADR4,
      WE => regWrite
    );
  registers_Mram_registers61_DP : X_RAMD32
    generic map(
      LOC => "SLICE_X18Y18",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers61_DP_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers61_DP_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers61_DP_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers61_DP_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers61_DP_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers61_DP_CLK,
      I => NlwBufferSignal_registers_Mram_registers61_DP_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_30_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers61_DP_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers61_DP_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers61_DP_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers61_DP_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers61_DP_WADR4,
      WE => regWrite
    );
  regData0_28_regData0_28_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(30),
      O => writeDataMuxDataOut_30_0
    );
  registers_Mmux_ReadData1211 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => registers_ReadReg1Add_4_read_port_1_OUT_28_0,
      ADR0 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR1 => currentInstruction(23),
      ADR5 => currentInstruction(22),
      ADR3 => currentInstruction(21),
      O => regData0(28)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux291 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"CCAACCAAFFF000F0"
    )
    port map (
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_1_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_1_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_1_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_1_Q,
      O => memoryReadData(6)
    );
  writeDataMux_Mmux_DataOut291 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"FC30FC30FC30FC30"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => memRead,
      ADR3 => memoryReadData(6),
      ADR2 => aluResult(6),
      ADR5 => '1',
      O => writeDataMuxDataOut(6)
    );
  writeDataMux_Mmux_DataOut241 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"EEEE2222"
    )
    port map (
      ADR4 => memoryReadData(30),
      ADR0 => aluResult(30),
      ADR1 => memRead,
      ADR3 => '1',
      ADR2 => '1',
      O => writeDataMuxDataOut(30)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux241 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y19",
      INIT => X"FEBADC9876325410"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_7_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_7_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_7_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_7_Q,
      O => memoryReadData(30)
    );
  memory_LEDs_0_memory_LEDs_0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(0),
      O => aluDataMuxDataOut_0_0
    );
  registers_Mmux_ReadData2101 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_18_0,
      ADR4 => currentInstruction(20),
      ADR2 => currentInstruction(19),
      ADR5 => currentInstruction(18),
      ADR1 => currentInstruction(17),
      ADR3 => currentInstruction(16),
      O => regData1(18)
    );
  aluDataMux_Mmux_DataOut121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"D8D8D8D8D8D8D8D8"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => aluDataMux_Selector_INV_1_o,
      ADR1 => regData1(1),
      ADR2 => currentInstruction(1),
      ADR5 => '1',
      O => aluDataMuxDataOut(1)
    );
  aluDataMux_Mmux_DataOut11 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"FF55AA00"
    )
    port map (
      ADR3 => regData1(0),
      ADR4 => currentInstruction(0),
      ADR0 => aluDataMux_Selector_INV_1_o,
      ADR1 => '1',
      ADR2 => '1',
      O => aluDataMuxDataOut(0)
    );
  memory_LEDs_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => '0'
    )
    port map (
      CE => memory_memWrite_PWR_11_o_AND_36_o,
      CLK => NlwBufferSignal_memory_LEDs_0_CLK,
      I => regData1(0),
      O => memory_LEDs(0),
      RST => GND,
      SET => GND
    );
  registers_Mmux_ReadData211 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_0_0,
      ADR2 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR1 => currentInstruction(18),
      ADR4 => currentInstruction(17),
      ADR3 => currentInstruction(16),
      O => regData1(0)
    );
  memory_LEDs_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => '0'
    )
    port map (
      CE => memory_memWrite_PWR_11_o_AND_36_o,
      CLK => NlwBufferSignal_memory_LEDs_1_CLK,
      I => regData1(1),
      O => memory_LEDs(1),
      RST => GND,
      SET => GND
    );
  registers_Mmux_ReadData2121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y9",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_1_Q,
      ADR1 => currentInstruction(20),
      ADR4 => currentInstruction(19),
      ADR3 => currentInstruction(18),
      ADR0 => currentInstruction(17),
      ADR2 => currentInstruction(16),
      O => regData1(1)
    );
  registers_Mmux_ReadData121 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y10",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_10_0,
      ADR1 => currentInstruction(25),
      ADR5 => currentInstruction(24),
      ADR2 => currentInstruction(23),
      ADR3 => currentInstruction(22),
      ADR0 => currentInstruction(21),
      O => regData0(10)
    );
  aluControl_FuncCode_1_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"FFFFFFFFFFFFF5FF"
    )
    port map (
      ADR1 => '1',
      ADR0 => currentInstruction(2),
      ADR5 => currentInstruction(26),
      ADR4 => currentInstruction(28),
      ADR2 => currentInstruction(27),
      ADR3 => controller_Instruction_31_Instruction_29_AND_38_o,
      O => aluControl_FuncCode_1_1_5763
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"CCFFF0AACC00F0AA"
    )
    port map (
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_2_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_2_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_2_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_2_Q,
      O => currentInstruction(25)
    );
  registers_Mmux_ReadData1311 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y11",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_8_0,
      ADR4 => currentInstruction(25),
      ADR3 => currentInstruction(24),
      ADR0 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR1 => currentInstruction(21),
      O => regData0(8)
    );
  aluUnit_Mmux_n004229 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"2202270720002505"
    )
    port map (
      ADR0 => funcCode(1),
      ADR2 => funcCode(2),
      ADR4 => N24,
      ADR1 => funcCode(0),
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_6_0,
      ADR5 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_6_0,
      O => aluResult(6)
    );
  aluUnit_Mmux_n004229_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"33550305FFFF3F5F"
    )
    port map (
      ADR0 => currentInstruction(6),
      ADR2 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR4 => N66,
      ADR5 => regData0(6),
      ADR1 => regData1(6),
      ADR3 => aluDataMux_Selector_INV_1_o,
      O => N24
    );
  memory_LEDs_7 : X_FF
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => '0'
    )
    port map (
      CE => memory_memWrite_PWR_11_o_AND_36_o,
      CLK => NlwBufferSignal_memory_LEDs_7_CLK,
      I => regData1(7),
      O => memory_LEDs(7),
      RST => GND,
      SET => GND
    );
  registers_Mmux_ReadData2301 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_7_Q,
      ADR3 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR1 => currentInstruction(18),
      ADR4 => currentInstruction(17),
      ADR5 => currentInstruction(16),
      O => regData1(7)
    );
  memory_LEDs_6 : X_FF
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => '0'
    )
    port map (
      CE => memory_memWrite_PWR_11_o_AND_36_o,
      CLK => NlwBufferSignal_memory_LEDs_6_CLK,
      I => regData1(6),
      O => memory_LEDs(6),
      RST => GND,
      SET => GND
    );
  registers_Mmux_ReadData2291 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y12",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_6_0,
      ADR2 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR1 => currentInstruction(18),
      ADR3 => currentInstruction(17),
      ADR4 => currentInstruction(16),
      O => regData1(6)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => X"F7E6B3A2D5C49180"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_0_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_0_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_0_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_0_Q,
      O => currentInstruction(23)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => X"FF55D8D8AA00D8D8"
    )
    port map (
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_1_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_1_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_1_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_1_Q,
      O => currentInstruction(24)
    );
  aluUnit_Mmux_n004231 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => X"0000C4801111D591"
    )
    port map (
      ADR1 => funcCode(1),
      ADR0 => funcCode(2),
      ADR4 => funcCode(0),
      ADR5 => N18,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_8_0,
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_8_0,
      O => aluResult(8)
    );
  aluUnit_Mmux_n004231_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y13",
      INIT => X"44770407FFFF4F7F"
    )
    port map (
      ADR3 => currentInstruction(8),
      ADR2 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR4 => N66,
      ADR5 => regData0(8),
      ADR0 => regData1(8),
      ADR1 => aluDataMux_Selector_INV_1_o,
      O => N18
    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1CLK

    );
  INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0CLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0CLK

    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_CLK,
      I => aluResult(14),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      RST => GND,
      SET => GND
    );
  aluUnit_Mmux_n00426 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"00A811B900201131"
    )
    port map (
      ADR0 => aluControl_FuncCode_1_1_5763,
      ADR1 => aluControl_FuncCode_2_1_5764,
      ADR3 => aluControl_FuncCode_0_11,
      ADR4 => N10,
      ADR5 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_14_0,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_14_0,
      O => aluResult(14)
    );
  aluUnit_Mmux_n00426_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"00F531F7F5FF31F7"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_14_0,
      ADR1 => currentInstruction(14),
      ADR4 => aluDataMux_Selector_INV_1_o11,
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_11,
      ADR5 => regData1(14),
      ADR3 => aluControl_FuncCode_0_1_5762,
      O => N10
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_CLK,
      I => aluResult(13),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      RST => GND,
      SET => GND
    );
  aluUnit_Mmux_n00425 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"0101F1A101015101"
    )
    port map (
      ADR2 => aluControl_FuncCode_1_1_5763,
      ADR0 => aluControl_FuncCode_2_1_5764,
      ADR4 => aluControl_FuncCode_0_11,
      ADR1 => N12,
      ADR5 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_13_0,
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_13_0,
      O => aluResult(13)
    );
  aluUnit_Mmux_n00425_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y14",
      INIT => X"0501FF37AF23FFBF"
    )
    port map (
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_13_Q,
      ADR2 => currentInstruction(13),
      ADR0 => aluDataMux_Selector_INV_1_o11,
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_11,
      ADR5 => regData1(13),
      ADR4 => aluControl_FuncCode_0_1_5762,
      O => N12
    );
  aluDataMuxDataOut_21_aluDataMuxDataOut_21_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut_20_pack_3,
      O => aluDataMuxDataOut(20)
    );
  aluDataMux_Mmux_DataOut141 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"7250725072507250"
    )
    port map (
      ADR4 => '1',
      ADR0 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR3 => registers_ReadReg2Add_4_read_port_4_OUT_21_Q,
      ADR5 => '1',
      O => aluDataMuxDataOut(21)
    );
  aluDataMux_Mmux_DataOut131 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"72725050"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_20_0,
      ADR0 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR3 => '1',
      O => aluDataMuxDataOut_20_pack_3
    );
  aluUnit_Mmux_n004213_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"55115511FF77FF77"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => aluDataMuxDataOut(20),
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_20_0,
      ADR0 => funcCode(0),
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N118
    );
  aluUnit_Mmux_n004213 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y15",
      INIT => X"50005000440044FF"
    )
    port map (
      ADR5 => funcCode(2),
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_20_0,
      ADR3 => funcCode(1),
      ADR0 => funcCode(0),
      ADR4 => N118,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_20_0,
      O => aluResult(20)
    );
  pcBranchMux_Selector_INV_1_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"FFFFFFFFFFF5FFFF"
    )
    port map (
      ADR1 => '1',
      ADR5 => currentInstruction(27),
      ADR0 => currentInstruction(28),
      ADR2 => currentInstruction(26),
      ADR3 => aluResult_1_0,
      ADR4 => controller_Instruction_31_Instruction_29_AND_38_o,
      O => pcBranchMux_Selector_INV_1_o1_5800
    );
  pcBranchMux_Selector_INV_1_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR1 => aluResult(26),
      ADR3 => aluResult(25),
      ADR4 => aluResult(11),
      ADR0 => aluResult(10),
      ADR2 => aluResult(24),
      ADR5 => pcBranchMux_Selector_INV_1_o1_5800,
      O => pcBranchMux_Selector_INV_1_o2_5754
    );
  aluUnit_Mmux_n004219_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"00FF0055FFFF55FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => aluDataMuxDataOut_26_0,
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_26_0,
      ADR5 => funcCode(0),
      ADR4 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N106
    );
  aluUnit_Mmux_n004219 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y16",
      INIT => X"5000500040404F4F"
    )
    port map (
      ADR5 => funcCode(2),
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_26_0,
      ADR2 => funcCode(1),
      ADR0 => funcCode(0),
      ADR4 => N106,
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_26_0,
      O => aluResult(26)
    );
  aluDataMuxDataOut_25_aluDataMuxDataOut_25_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut_24_pack_3,
      O => aluDataMuxDataOut(24)
    );
  aluDataMux_Mmux_DataOut181 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => X"3A0A3A0A3A0A3A0A"
    )
    port map (
      ADR4 => '1',
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR0 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR3 => registers_ReadReg2Add_4_read_port_4_OUT_25_Q,
      ADR5 => '1',
      O => aluDataMuxDataOut(25)
    );
  aluDataMux_Mmux_DataOut171 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => X"3A3A0A0A"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_24_0,
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR0 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR3 => '1',
      O => aluDataMuxDataOut_24_pack_3
    );
  aluUnit_Mmux_n004217_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => X"55115511FF77FF77"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => aluDataMuxDataOut(24),
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_24_0,
      ADR0 => funcCode(0),
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N110
    );
  aluUnit_Mmux_n004217 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y17",
      INIT => X"00001111A280B391"
    )
    port map (
      ADR1 => funcCode(2),
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_24_0,
      ADR0 => funcCode(1),
      ADR5 => funcCode(0),
      ADR4 => N110,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_24_0,
      O => aluResult(24)
    );
  regData0_29_regData0_29_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(26),
      O => aluDataMuxDataOut_26_0
    );
  registers_Mmux_ReadData1221 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_29_Q,
      ADR4 => currentInstruction(25),
      ADR3 => currentInstruction(24),
      ADR0 => currentInstruction(23),
      ADR1 => currentInstruction(22),
      ADR2 => currentInstruction(21),
      O => regData0(29)
    );
  aluDataMux_Mmux_DataOut201 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"2F202F202F202F20"
    )
    port map (
      ADR4 => '1',
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR3 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_27_Q,
      ADR5 => '1',
      O => aluDataMuxDataOut(27)
    );
  aluDataMux_Mmux_DataOut191 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y18",
      INIT => X"3F300F00"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_26_0,
      ADR2 => aluDataMux_Selector_INV_1_o,
      ADR3 => currentInstruction(15),
      ADR1 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR0 => '1',
      O => aluDataMuxDataOut(26)
    );
  registers_Mmux_ReadData1191 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y19",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_26_0,
      ADR0 => currentInstruction(25),
      ADR1 => currentInstruction(24),
      ADR2 => currentInstruction(23),
      ADR3 => currentInstruction(22),
      ADR5 => currentInstruction(21),
      O => regData0(26)
    );
  aluUnit_Mmux_n004218_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => X"00DD00DDDDFFDDFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => aluDataMuxDataOut(25),
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_25_Q,
      ADR3 => funcCode(0),
      ADR1 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N108
    );
  aluUnit_Mmux_n004218 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y20",
      INIT => X"00001111C480D591"
    )
    port map (
      ADR0 => funcCode(2),
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_25_0,
      ADR1 => funcCode(1),
      ADR5 => funcCode(0),
      ADR4 => N108,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_25_0,
      O => aluResult(25)
    );
  registers_Mmux_ReadData1171 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y21",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_24_0,
      ADR0 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR3 => currentInstruction(23),
      ADR5 => currentInstruction(22),
      ADR2 => currentInstruction(21),
      O => regData0(24)
    );
  registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"0000000000000101"
    )
    port map (
      ADR3 => '1',
      ADR0 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR5 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR1 => currentInstruction(21),
      O => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1_5541
    );
  aluDataMux_Selector_INV_1_o1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"FFFFFFFFFFFF7E7F"
    )
    port map (
      ADR4 => currentInstruction(30),
      ADR3 => currentInstruction(29),
      ADR1 => currentInstruction(31),
      ADR0 => currentInstruction(26),
      ADR5 => currentInstruction(28),
      ADR2 => currentInstruction(27),
      O => aluDataMux_Selector_INV_1_o1_5551
    );
  aluUnit_Mmux_n004223_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"FFFFFFFFFFABFFAB"
    )
    port map (
      ADR4 => '1',
      ADR1 => currentInstruction(0),
      ADR2 => currentInstruction(3),
      ADR5 => currentInstruction(27),
      ADR0 => currentInstruction(28),
      ADR3 => currentInstruction(26),
      O => N66
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux191 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y11",
      INIT => X"EFECE3E02F2C2320"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_3_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_3_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_3_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_3_Q,
      O => currentInstruction(26)
    );
  registers_Mmux_ReadData2321 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_9_Q,
      ADR1 => currentInstruction(20),
      ADR2 => currentInstruction(19),
      ADR5 => currentInstruction(18),
      ADR3 => currentInstruction(17),
      ADR0 => currentInstruction(16),
      O => regData1(9)
    );
  registers_Mmux_ReadData231 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg2Add_4_read_port_4_OUT_11_Q,
      ADR5 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR1 => currentInstruction(18),
      ADR2 => currentInstruction(17),
      ADR4 => currentInstruction(16),
      O => regData1(11)
    );
  aluUnit_Mmux_n00423 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"2222207500002075"
    )
    port map (
      ADR0 => funcCode(1),
      ADR4 => funcCode(2),
      ADR1 => funcCode(0),
      ADR3 => N22,
      ADR5 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_11_0,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_11_0,
      O => aluResult(11)
    );
  aluUnit_Mmux_n00423_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y12",
      INIT => X"51F751F700F3F3FF"
    )
    port map (
      ADR4 => currentInstruction(11),
      ADR1 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR2 => N66,
      ADR3 => regData0(11),
      ADR0 => regData1(11),
      ADR5 => aluDataMux_Selector_INV_1_o,
      O => N22
    );
  registers_Mmux_ReadData151 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_13_Q,
      ADR0 => currentInstruction(25),
      ADR2 => currentInstruction(24),
      ADR4 => currentInstruction(23),
      ADR3 => currentInstruction(22),
      ADR5 => currentInstruction(21),
      O => regData0(13)
    );
  registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"0000000000000003"
    )
    port map (
      ADR0 => '1',
      ADR3 => currentInstruction(25),
      ADR1 => currentInstruction(24),
      ADR4 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR5 => currentInstruction(21),
      O => registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1_5568
    );
  aluUnit_Mmux_n00422 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"45454040000F000F"
    )
    port map (
      ADR5 => funcCode(1),
      ADR2 => funcCode(2),
      ADR0 => funcCode(0),
      ADR3 => N44,
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_10_0,
      ADR4 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_10_0,
      O => aluResult(10)
    );
  aluUnit_Mmux_n00422_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y13",
      INIT => X"40DC50FF4CDF5FFF"
    )
    port map (
      ADR5 => currentInstruction(10),
      ADR4 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR1 => N66,
      ADR3 => regData0(10),
      ADR0 => regData1(10),
      ADR2 => aluDataMux_Selector_INV_1_o,
      O => N44
    );
  pcBranchMux_Selector_INV_1_o3_pcBranchMux_Selector_INV_1_o3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(0),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_0_0
    );
  pcBranchMux_Selector_INV_1_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => aluResult(17),
      ADR1 => aluResult(16),
      ADR3 => aluResult(15),
      ADR0 => aluResult(14),
      ADR5 => aluResult(13),
      ADR4 => aluResult(12),
      O => pcBranchMux_Selector_INV_1_o3_5758
    );
  aluUnit_Mmux_n00424 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"5503050350030003"
    )
    port map (
      ADR3 => funcCode(1),
      ADR2 => funcCode(2),
      ADR0 => funcCode(0),
      ADR1 => N14,
      ADR5 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_12_0,
      ADR4 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_12_0,
      O => aluResult(12)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_b_bindec_inst_b_ADDR_1_GND_16_o_equal_2_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => aluResult(13),
      ADR4 => aluResult(14),
      ADR5 => '1',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(1)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_b_bindec_inst_b_ADDR_1_GND_16_o_equal_1_o_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y14",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => aluResult(13),
      ADR4 => aluResult(14),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(0)
    );
  registers_Mmux_ReadData1141 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_21_Q,
      ADR0 => currentInstruction(25),
      ADR1 => currentInstruction(24),
      ADR4 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR5 => currentInstruction(21),
      O => regData0(21)
    );
  aluUnit_Mmux_n004214_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"5F5F5F5F05055F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => aluDataMuxDataOut(21),
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_21_Q,
      ADR2 => funcCode(0),
      ADR5 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N116
    );
  aluUnit_Mmux_n004214 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y15",
      INIT => X"00A811B900201131"
    )
    port map (
      ADR1 => funcCode(2),
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_21_0,
      ADR0 => funcCode(1),
      ADR3 => funcCode(0),
      ADR4 => N116,
      ADR5 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_21_0,
      O => aluResult(21)
    );
  registers_Mmux_ReadData1181 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_25_Q,
      ADR4 => currentInstruction(25),
      ADR3 => currentInstruction(24),
      ADR0 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR1 => currentInstruction(21),
      O => regData0(25)
    );
  registers_Mmux_ReadData1201 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y20",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_27_Q,
      ADR1 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR0 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR3 => currentInstruction(21),
      O => regData0(27)
    );
  writeRegMuxDataOut_0_writeRegMuxDataOut_0_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(10),
      O => aluDataMuxDataOut_10_0
    );
  writeRegMux_Mmux_DataOut11 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"FF00FF00FE02FF00"
    )
    port map (
      ADR3 => currentInstruction(16),
      ADR1 => currentInstruction(28),
      ADR2 => currentInstruction(27),
      ADR5 => currentInstruction(26),
      ADR4 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR0 => currentInstruction(11),
      O => writeRegMuxDataOut(0)
    );
  aluDataMux_Mmux_DataOut31 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"F3F3C0C0F3F3C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => aluDataMux_Selector_INV_1_o,
      ADR2 => regData1(11),
      ADR4 => currentInstruction(11),
      ADR5 => '1',
      O => aluDataMuxDataOut(11)
    );
  aluDataMux_Mmux_DataOut21 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"EE22EE22"
    )
    port map (
      ADR3 => regData1(10),
      ADR0 => currentInstruction(10),
      ADR1 => aluDataMux_Selector_INV_1_o,
      ADR2 => '1',
      ADR4 => '1',
      O => aluDataMuxDataOut(10)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"FCBBFC8830BB3088"
    )
    port map (
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_6_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_6_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_6_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_6_Q,
      O => currentInstruction(11)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y21",
      INIT => X"F5A0F5A0EEEE4444"
    )
    port map (
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_5_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_5_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_5_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_5_Q,
      O => currentInstruction(10)
    );
  aluDataMuxDataOut_7_aluDataMuxDataOut_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(6),
      O => aluDataMuxDataOut_6_0
    );
  aluDataMux_Mmux_DataOut301 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => regData1(7),
      ADR4 => currentInstruction(7),
      ADR5 => '1',
      O => aluDataMuxDataOut(7)
    );
  aluDataMux_Mmux_DataOut291 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"CCAACCAA"
    )
    port map (
      ADR1 => regData1(6),
      ADR0 => currentInstruction(6),
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => '1',
      ADR4 => '1',
      O => aluDataMuxDataOut(6)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux301 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"AFAFA0A0FC0CFC0C"
    )
    port map (
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_2_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_2_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_2_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_2_Q,
      O => currentInstruction(7)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux291 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y22",
      INIT => X"E4FFE4AAE455E400"
    )
    port map (
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_1_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_1_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_1_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_1_Q,
      O => currentInstruction(6)
    );
  aluControl_FuncCode_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y9",
      INIT => X"FFFBFFFBFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => currentInstruction(2),
      ADR2 => currentInstruction(26),
      ADR0 => currentInstruction(28),
      ADR3 => currentInstruction(27),
      ADR5 => controller_Instruction_31_Instruction_29_AND_38_o,
      O => funcCode(1)
    );
  registers_Mmux_ReadData1301 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg1Add_4_read_port_1_OUT_7_Q,
      ADR0 => currentInstruction(25),
      ADR2 => currentInstruction(24),
      ADR1 => currentInstruction(23),
      ADR4 => currentInstruction(22),
      ADR3 => currentInstruction(21),
      O => regData0(7)
    );
  registers_Mmux_ReadData261 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y10",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_14_0,
      ADR5 => currentInstruction(20),
      ADR3 => currentInstruction(19),
      ADR0 => currentInstruction(18),
      ADR1 => currentInstruction(17),
      ADR4 => currentInstruction(16),
      O => regData1(14)
    );
  writeRegMux_Mmux_DataOut41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => X"FF00FF00FF02FD00"
    )
    port map (
      ADR3 => currentInstruction(19),
      ADR5 => currentInstruction(28),
      ADR2 => currentInstruction(27),
      ADR1 => currentInstruction(26),
      ADR0 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR4 => currentInstruction(14),
      O => writeRegMuxDataOut(3)
    );
  registers_Mmux_ReadData131 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y11",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_11_Q,
      ADR1 => currentInstruction(25),
      ADR3 => currentInstruction(24),
      ADR4 => currentInstruction(23),
      ADR5 => currentInstruction(22),
      ADR2 => currentInstruction(21),
      O => regData0(11)
    );
  registers_Mmux_ReadData2311 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => registers_ReadReg2Add_4_read_port_4_OUT_8_0,
      ADR5 => currentInstruction(20),
      ADR2 => currentInstruction(19),
      ADR0 => currentInstruction(18),
      ADR3 => currentInstruction(17),
      ADR4 => currentInstruction(16),
      O => regData1(8)
    );
  aluUnit_Mmux_n004230 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"00030003E0E32023"
    )
    port map (
      ADR2 => funcCode(1),
      ADR1 => funcCode(2),
      ADR3 => N20,
      ADR5 => funcCode(0),
      ADR4 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_7_0,
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_7_0,
      O => aluResult(7)
    );
  aluUnit_Mmux_n004230_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y12",
      INIT => X"22BB33FF0AAF0FFF"
    )
    port map (
      ADR2 => currentInstruction(7),
      ADR4 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR0 => N66,
      ADR3 => regData0(7),
      ADR1 => regData1(7),
      ADR5 => aluDataMux_Selector_INV_1_o,
      O => N20
    );
  aluDataMux_Selector_INV_1_o1_3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"FFFFFFFFFFFF7E7F"
    )
    port map (
      ADR5 => currentInstruction(30),
      ADR3 => currentInstruction(29),
      ADR0 => currentInstruction(31),
      ADR2 => currentInstruction(26),
      ADR4 => currentInstruction(28),
      ADR1 => currentInstruction(27),
      O => aluDataMux_Selector_INV_1_o1_1_5540
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux211 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y13",
      INIT => X"BFB3BCB08F838C80"
    )
    port map (
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_5_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_5_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_5_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_5_Q,
      O => currentInstruction(28)
    );
  registers_Mmux_ReadData141 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_12_0,
      ADR1 => currentInstruction(25),
      ADR2 => currentInstruction(24),
      ADR5 => currentInstruction(23),
      ADR0 => currentInstruction(22),
      ADR3 => currentInstruction(21),
      O => regData0(12)
    );
  aluUnit_Mmux_n00424_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"00CF45DF8AEFCFFF"
    )
    port map (
      ADR4 => currentInstruction(12),
      ADR2 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR1 => N66,
      ADR3 => regData0(12),
      ADR5 => regData1(12),
      ADR0 => aluDataMux_Selector_INV_1_o,
      O => N14
    );
  registers_Mmux_ReadData241 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y14",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_12_0,
      ADR1 => currentInstruction(20),
      ADR2 => currentInstruction(19),
      ADR0 => currentInstruction(18),
      ADR4 => currentInstruction(17),
      ADR3 => currentInstruction(16),
      O => regData1(12)
    );
  aluDataMux_Selector_INV_1_o1_2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"FFDDFFFFFFFFFFEF"
    )
    port map (
      ADR1 => currentInstruction(30),
      ADR2 => currentInstruction(29),
      ADR4 => currentInstruction(31),
      ADR0 => currentInstruction(26),
      ADR3 => currentInstruction(28),
      ADR5 => currentInstruction(27),
      O => aluDataMux_Selector_INV_1_o11
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux201 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y15",
      INIT => X"FC0CFC0CAFAFA0A0"
    )
    port map (
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_4_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_4_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_4_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_4_Q,
      O => currentInstruction(27)
    );
  aluUnit_Mmux_n004222_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"55005555FF55FFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => aluDataMuxDataOut(29),
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_29_Q,
      ADR0 => funcCode(0),
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N100
    );
  aluUnit_Mmux_n004222 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y16",
      INIT => X"00000033C088C0BB"
    )
    port map (
      ADR3 => funcCode(2),
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_29_0,
      ADR1 => funcCode(1),
      ADR5 => funcCode(0),
      ADR4 => N100,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_29_0,
      O => aluResult(29)
    );
  aluDataMuxDataOut_29_aluDataMuxDataOut_29_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut_28_pack_4,
      O => aluDataMuxDataOut(28)
    );
  aluDataMux_Mmux_DataOut221 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"00F0CCF000F0CCF0"
    )
    port map (
      ADR0 => '1',
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR4 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR1 => registers_ReadReg2Add_4_read_port_4_OUT_29_Q,
      ADR5 => '1',
      O => aluDataMuxDataOut(29)
    );
  aluDataMux_Mmux_DataOut211 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"00F0AAF0"
    )
    port map (
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_28_0,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => currentInstruction(15),
      ADR4 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR1 => '1',
      O => aluDataMuxDataOut_28_pack_4
    );
  aluUnit_Mmux_n004221_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"50F555FF50F555FF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => aluDataMuxDataOut(28),
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_28_0,
      ADR0 => funcCode(0),
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N102
    );
  aluUnit_Mmux_n004221 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"0E0E003302020033"
    )
    port map (
      ADR1 => funcCode(2),
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_28_0,
      ADR4 => funcCode(1),
      ADR2 => funcCode(0),
      ADR3 => N102,
      ADR5 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_28_0,
      O => aluResult(28)
    );
  registers_Mmux_ReadData2211 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y17",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_28_0,
      ADR3 => currentInstruction(20),
      ADR1 => currentInstruction(19),
      ADR2 => currentInstruction(18),
      ADR5 => currentInstruction(17),
      ADR0 => currentInstruction(16),
      O => regData1(28)
    );
  registers_Mmux_ReadData1101 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_18_0,
      ADR2 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR1 => currentInstruction(23),
      ADR0 => currentInstruction(22),
      ADR5 => currentInstruction(21),
      O => regData0(18)
    );
  registers_Mmux_ReadData1131 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y18",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_20_0,
      ADR4 => currentInstruction(25),
      ADR1 => currentInstruction(24),
      ADR2 => currentInstruction(23),
      ADR5 => currentInstruction(22),
      ADR0 => currentInstruction(21),
      O => regData0(20)
    );
  registers_Mmux_ReadData1111 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y19",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_19_Q,
      ADR5 => currentInstruction(25),
      ADR0 => currentInstruction(24),
      ADR1 => currentInstruction(23),
      ADR2 => currentInstruction(22),
      ADR4 => currentInstruction(21),
      O => regData0(19)
    );
  writeRegMuxDataOut_2_writeRegMuxDataOut_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(12),
      O => aluDataMuxDataOut_12_0
    );
  writeRegMux_Mmux_DataOut31 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"FF00FF00FE04FF00"
    )
    port map (
      ADR3 => currentInstruction(18),
      ADR0 => currentInstruction(28),
      ADR5 => currentInstruction(27),
      ADR2 => currentInstruction(26),
      ADR4 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR1 => currentInstruction(13),
      O => writeRegMuxDataOut(2)
    );
  aluDataMux_Mmux_DataOut51 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"CCCCFF00CCCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR1 => regData1(13),
      ADR3 => currentInstruction(13),
      ADR5 => '1',
      O => aluDataMuxDataOut(13)
    );
  aluDataMux_Mmux_DataOut41 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"F0F0AAAA"
    )
    port map (
      ADR2 => regData1(12),
      ADR0 => currentInstruction(12),
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR3 => '1',
      ADR1 => '1',
      O => aluDataMuxDataOut(12)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"CCAAFFF0CCAA00F0"
    )
    port map (
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_8_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_8_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_8_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_8_Q,
      O => currentInstruction(13)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y20",
      INIT => X"EF4FEA4AE545E040"
    )
    port map (
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_7_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_7_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_7_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_7_Q,
      O => currentInstruction(12)
    );
  aluDataMuxDataOut_9_aluDataMuxDataOut_9_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(8),
      O => aluDataMuxDataOut_8_0
    );
  aluDataMux_Mmux_DataOut321 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"AAF0AAF0AAF0AAF0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR0 => regData1(9),
      ADR2 => currentInstruction(9),
      ADR5 => '1',
      O => aluDataMuxDataOut(9)
    );
  aluDataMux_Mmux_DataOut311 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"FFCC00CC"
    )
    port map (
      ADR4 => regData1(8),
      ADR1 => currentInstruction(8),
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => '1',
      ADR0 => '1',
      O => aluDataMuxDataOut(8)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux321 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"AFAFA0A0FC0CFC0C"
    )
    port map (
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_4_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_4_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_4_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_4_Q,
      O => currentInstruction(9)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux311 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y22",
      INIT => X"FB73D951EA62C840"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_douta_3_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_douta_3_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_douta_3_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_douta_3_Q,
      O => currentInstruction(8)
    );
  registers_ReadReg1Add_4_read_port_1_OUT_11_registers_ReadReg1Add_4_read_port_1_OUT_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers2_RAMD_D1_O,
      O => registers_Mram_registers2_RAMD_D1_O_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_11_registers_ReadReg1Add_4_read_port_1_OUT_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_10_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_10_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_11_registers_ReadReg1Add_4_read_port_1_OUT_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_8_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_8_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_11_registers_ReadReg1Add_4_read_port_1_OUT_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_6_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_6_0
    );
  registers_Mram_registers2_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers2_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers2_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers2_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers2_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers2_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_11_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers2_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers2_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers2_RAMC_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_10_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers2_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_9_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers2_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers2_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers2_RAMB_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_8_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers2_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_7_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers2_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers2_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers2_RAMA_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_6_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR4,
      WE => regWrite
    );
  registers_ReadReg2Add_4_read_port_4_OUT_11_registers_ReadReg2Add_4_read_port_4_OUT_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers12_RAMD_D1_O,
      O => registers_Mram_registers12_RAMD_D1_O_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_11_registers_ReadReg2Add_4_read_port_4_OUT_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_10_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_10_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_11_registers_ReadReg2Add_4_read_port_4_OUT_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_8_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_8_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_11_registers_ReadReg2Add_4_read_port_4_OUT_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_6_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_6_0
    );
  registers_Mram_registers12_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers12_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers12_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers12_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers12_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers12_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_11_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers12_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers12_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers12_RAMC_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_10_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers12_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_9_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers12_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers12_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers12_RAMB_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_8_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers12_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_7_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers12_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y12",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers12_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers12_RAMA_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_6_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR4,
      WE => regWrite
    );
  registers_Mmux_ReadData221 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_10_0,
      ADR3 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR1 => currentInstruction(18),
      ADR5 => currentInstruction(17),
      ADR2 => currentInstruction(16),
      O => regData1(10)
    );
  registers_Mmux_ReadData2131 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => registers_ReadReg2Add_4_read_port_4_OUT_20_0,
      ADR3 => currentInstruction(20),
      ADR5 => currentInstruction(19),
      ADR0 => currentInstruction(18),
      ADR2 => currentInstruction(17),
      ADR4 => currentInstruction(16),
      O => regData1(20)
    );
  registers_Mmux_ReadData2141 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y13",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_21_Q,
      ADR2 => currentInstruction(20),
      ADR1 => currentInstruction(19),
      ADR0 => currentInstruction(18),
      ADR3 => currentInstruction(17),
      ADR5 => currentInstruction(16),
      O => regData1(21)
    );
  registers_ReadReg1Add_4_read_port_1_OUT_17_registers_ReadReg1Add_4_read_port_1_OUT_17_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers3_RAMD_D1_O,
      O => registers_Mram_registers3_RAMD_D1_O_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_17_registers_ReadReg1Add_4_read_port_1_OUT_17_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_16_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_16_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_17_registers_ReadReg1Add_4_read_port_1_OUT_17_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_14_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_14_0
    );
  registers_ReadReg1Add_4_read_port_1_OUT_17_registers_ReadReg1Add_4_read_port_1_OUT_17_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg1Add_4_read_port_1_OUT_12_Q,
      O => registers_ReadReg1Add_4_read_port_1_OUT_12_0
    );
  registers_Mram_registers3_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers3_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers3_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers3_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers3_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers3_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_17_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers3_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers3_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers3_RAMC_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_16_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers3_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_15_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers3_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers3_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers3_RAMB_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_14_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers3_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_13_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers3_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y14",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers3_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers3_RAMA_IN,
      O => registers_ReadReg1Add_4_read_port_1_OUT_12_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR4,
      WE => regWrite
    );
  memoryReadData_29_memoryReadData_29_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(26),
      O => writeDataMuxDataOut_26_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux221 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"F0FFF000CCAACCAA"
    )
    port map (
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_6_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_6_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_6_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_6_Q,
      O => memoryReadData(29)
    );
  writeDataMux_Mmux_DataOut221 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"FAFA0A0AFAFA0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => memRead,
      ADR4 => memoryReadData(29),
      ADR0 => aluResult(29),
      ADR5 => '1',
      O => writeDataMuxDataOut(29)
    );
  writeDataMux_Mmux_DataOut191 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"FC0CFC0C"
    )
    port map (
      ADR3 => memoryReadData(26),
      ADR1 => aluResult(26),
      ADR2 => memRead,
      ADR0 => '1',
      ADR4 => '1',
      O => writeDataMuxDataOut(26)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux191 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y16",
      INIT => X"CACACACAFF0FF000"
    )
    port map (
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_3_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_3_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_3_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_3_Q,
      O => memoryReadData(26)
    );
  registers_ReadReg2Add_4_read_port_4_OUT_29_registers_ReadReg2Add_4_read_port_4_OUT_29_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers15_RAMD_D1_O,
      O => registers_Mram_registers15_RAMD_D1_O_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_29_registers_ReadReg2Add_4_read_port_4_OUT_29_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_28_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_28_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_29_registers_ReadReg2Add_4_read_port_4_OUT_29_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_26_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_26_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_29_registers_ReadReg2Add_4_read_port_4_OUT_29_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_24_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_24_0
    );
  registers_Mram_registers15_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers15_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers15_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers15_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers15_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers15_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_29_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers15_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers15_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers15_RAMC_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_28_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers15_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_27_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers15_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers15_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers15_RAMB_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_26_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers15_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_25_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers15_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X22Y17",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers15_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers15_RAMA_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_24_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR4,
      WE => regWrite
    );
  memoryReadData_9_memoryReadData_9_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(7),
      O => writeDataMuxDataOut_7_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux321 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"BBBBFC308888FC30"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_4_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_4_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_4_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_4_Q,
      O => memoryReadData(9)
    );
  writeDataMux_Mmux_DataOut321 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"FCFC0C0CFCFC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => memRead,
      ADR4 => memoryReadData(9),
      ADR1 => aluResult(9),
      ADR5 => '1',
      O => writeDataMuxDataOut(9)
    );
  writeDataMux_Mmux_DataOut301 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"FA0AFA0A"
    )
    port map (
      ADR3 => memoryReadData(7),
      ADR0 => aluResult(7),
      ADR2 => memRead,
      ADR1 => '1',
      ADR4 => '1',
      O => writeDataMuxDataOut(7)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux301 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y24",
      INIT => X"F0F0AAAAFF00CCCC"
    )
    port map (
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_2_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_2_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_2_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_2_Q,
      O => memoryReadData(7)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y10",
      INIT => X"BBF388F3BBC088C0"
    )
    port map (
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_4_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_4_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_4_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_4_Q,
      O => currentInstruction(18)
    );
  registers_ReadReg2Add_4_GND_100_o_equal_4_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y10",
      INIT => X"0000000000000011"
    )
    port map (
      ADR2 => '1',
      ADR1 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR5 => currentInstruction(18),
      ADR4 => currentInstruction(17),
      ADR3 => currentInstruction(16),
      O => registers_ReadReg2Add_4_GND_100_o_equal_4_o
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y10",
      INIT => X"FDB97531ECA86420"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_2_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_2_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_2_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_2_Q,
      O => currentInstruction(16)
    );
  aluControl_FuncCode_0_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y11",
      INIT => X"0000005400000000"
    )
    port map (
      ADR2 => currentInstruction(0),
      ADR1 => currentInstruction(3),
      ADR4 => currentInstruction(28),
      ADR0 => currentInstruction(27),
      ADR3 => currentInstruction(26),
      ADR5 => controller_Instruction_31_Instruction_29_AND_38_o,
      O => aluControl_FuncCode_0_1_5762
    );
  controller_Instruction_31_Instruction_29_AND_38_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y11",
      INIT => X"0000000000005555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => currentInstruction(29),
      ADR0 => currentInstruction(31),
      ADR4 => currentInstruction(30),
      O => controller_Instruction_31_Instruction_29_AND_38_o
    );
  aluControl_FuncCode_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y11",
      INIT => X"0000101000001000"
    )
    port map (
      ADR5 => currentInstruction(0),
      ADR3 => currentInstruction(3),
      ADR1 => currentInstruction(28),
      ADR0 => currentInstruction(27),
      ADR4 => currentInstruction(26),
      ADR2 => controller_Instruction_31_Instruction_29_AND_38_o,
      O => funcCode(0)
    );
  regData0_16_regData0_16_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N88_pack_2,
      O => N88
    );
  registers_Mmux_ReadData181 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"CCCCCCCCCCCCCCC8"
    )
    port map (
      ADR1 => registers_ReadReg1Add_4_read_port_1_OUT_16_0,
      ADR5 => currentInstruction(25),
      ADR4 => currentInstruction(24),
      ADR2 => currentInstruction(23),
      ADR3 => currentInstruction(22),
      ADR0 => currentInstruction(21),
      O => regData0(16)
    );
  registers_Mmux_ReadData281 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_16_0,
      ADR3 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR5 => currentInstruction(18),
      ADR4 => currentInstruction(17),
      ADR1 => currentInstruction(16),
      O => regData1(16)
    );
  aluDataMux_Mmux_DataOut81 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"FF00AAAAFF00AAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR3 => regData1(16),
      ADR0 => currentInstruction(15),
      ADR5 => '1',
      O => aluDataMuxDataOut(16)
    );
  aluUnit_Mmux_n00428_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"033F1717"
    )
    port map (
      ADR2 => funcCode(0),
      ADR1 => regData0(16),
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR3 => regData1(16),
      ADR0 => currentInstruction(15),
      O => N88_pack_2
    );
  aluUnit_Mmux_n00428 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y12",
      INIT => X"44004400550F000F"
    )
    port map (
      ADR5 => funcCode(2),
      ADR4 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_16_0,
      ADR3 => funcCode(1),
      ADR0 => funcCode(0),
      ADR2 => N88,
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_16_0,
      O => aluResult(16)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux251 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"CCCCF0F0AAAAFF00"
    )
    port map (
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_8_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_8_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_8_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_8_Q,
      O => currentInstruction(31)
    );
  registers_Mmux_ReadData2111 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg2Add_4_read_port_4_OUT_19_Q,
      ADR4 => currentInstruction(20),
      ADR5 => currentInstruction(19),
      ADR2 => currentInstruction(18),
      ADR1 => currentInstruction(17),
      ADR0 => currentInstruction(16),
      O => regData1(19)
    );
  registers_Mmux_ReadData2151 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y13",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_22_0,
      ADR0 => currentInstruction(20),
      ADR4 => currentInstruction(19),
      ADR3 => currentInstruction(18),
      ADR2 => currentInstruction(17),
      ADR1 => currentInstruction(16),
      O => regData1(22)
    );
  aluDataMuxDataOut_23_aluDataMuxDataOut_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluDataMuxDataOut(22),
      O => aluDataMuxDataOut_22_0
    );
  aluDataMux_Mmux_DataOut161 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => X"0FCC00CC0FCC00CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR2 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_23_Q,
      ADR5 => '1',
      O => aluDataMuxDataOut(23)
    );
  aluDataMux_Mmux_DataOut151 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => X"0ACC0ACC"
    )
    port map (
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_22_0,
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR1 => currentInstruction(15),
      ADR2 => registers_ReadReg2Add_4_GND_100_o_equal_4_o,
      ADR4 => '1',
      O => aluDataMuxDataOut(22)
    );
  aluUnit_Mmux_n004216_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => X"00F000FFF0FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => aluDataMuxDataOut(23),
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_23_Q,
      ADR5 => funcCode(0),
      ADR2 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N112
    );
  aluUnit_Mmux_n004216 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y14",
      INIT => X"3202320200000F0F"
    )
    port map (
      ADR2 => funcCode(2),
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_23_0,
      ADR5 => funcCode(1),
      ADR1 => funcCode(0),
      ADR4 => N112,
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_23_0,
      O => aluResult(23)
    );
  writeRegMux_Mmux_DataOut51 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y15",
      INIT => X"FF00FF02FF00FD00"
    )
    port map (
      ADR3 => currentInstruction(20),
      ADR1 => currentInstruction(28),
      ADR4 => currentInstruction(27),
      ADR2 => currentInstruction(26),
      ADR0 => controller_Instruction_31_Instruction_29_AND_38_o,
      ADR5 => currentInstruction(15),
      O => writeRegMuxDataOut(4)
    );
  memoryReadData_25_memoryReadData_25_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(24),
      O => writeDataMuxDataOut_24_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux181 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"EEEEF3C02222F3C0"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_2_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_2_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_2_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_2_Q,
      O => memoryReadData(25)
    );
  writeDataMux_Mmux_DataOut181 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"EE22EE22EE22EE22"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => memRead,
      ADR3 => memoryReadData(25),
      ADR0 => aluResult(25),
      ADR5 => '1',
      O => writeDataMuxDataOut(25)
    );
  writeDataMux_Mmux_DataOut171 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"FCFC3030"
    )
    port map (
      ADR4 => memoryReadData(24),
      ADR2 => aluResult(24),
      ADR1 => memRead,
      ADR3 => '1',
      ADR0 => '1',
      O => writeDataMuxDataOut(24)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux171 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y16",
      INIT => X"CCF0FFAACCF000AA"
    )
    port map (
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_1_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_1_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_1_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_1_Q,
      O => memoryReadData(24)
    );
  registers_Mmux_ReadData2221 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_29_Q,
      ADR3 => currentInstruction(20),
      ADR1 => currentInstruction(19),
      ADR0 => currentInstruction(18),
      ADR5 => currentInstruction(17),
      ADR2 => currentInstruction(16),
      O => regData1(29)
    );
  registers_Mmux_ReadData2191 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => registers_ReadReg2Add_4_read_port_4_OUT_26_0,
      ADR4 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR1 => currentInstruction(18),
      ADR3 => currentInstruction(17),
      ADR5 => currentInstruction(16),
      O => regData1(26)
    );
  registers_Mmux_ReadData2201 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y17",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => registers_ReadReg2Add_4_read_port_4_OUT_27_Q,
      ADR3 => currentInstruction(20),
      ADR5 => currentInstruction(19),
      ADR4 => currentInstruction(18),
      ADR2 => currentInstruction(17),
      ADR1 => currentInstruction(16),
      O => regData1(27)
    );
  memoryReadData_11_memoryReadData_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(10),
      O => writeDataMuxDataOut_10_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux31 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => X"FCFCEE223030EE22"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_6_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_6_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_6_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_6_Q,
      O => memoryReadData(11)
    );
  writeDataMux_Mmux_DataOut31 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => X"EEEE2222EEEE2222"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => memRead,
      ADR4 => memoryReadData(11),
      ADR0 => aluResult(11),
      ADR5 => '1',
      O => writeDataMuxDataOut(11)
    );
  writeDataMux_Mmux_DataOut21 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => X"FC30FC30"
    )
    port map (
      ADR3 => memoryReadData(10),
      ADR2 => aluResult(10),
      ADR1 => memRead,
      ADR0 => '1',
      ADR4 => '1',
      O => writeDataMuxDataOut(10)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux21 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y24",
      INIT => X"B8B8FFCCB8B83300"
    )
    port map (
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_5_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_5_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_5_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_5_Q,
      O => memoryReadData(10)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y9",
      INIT => X"F7B3D591E6A2C480"
    )
    port map (
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_3_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_3_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_3_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_3_Q,
      O => currentInstruction(17)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y10",
      INIT => X"FB73D951EA62C840"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_8_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_8_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_8_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_8_Q,
      O => currentInstruction(22)
    );
  regData0_15_regData0_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N90_pack_2,
      O => N90
    );
  registers_Mmux_ReadData171 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => registers_ReadReg1Add_4_read_port_1_OUT_15_Q,
      ADR3 => currentInstruction(25),
      ADR2 => currentInstruction(24),
      ADR5 => currentInstruction(23),
      ADR1 => currentInstruction(22),
      ADR4 => currentInstruction(21),
      O => regData0(15)
    );
  registers_Mmux_ReadData271 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg2Add_4_read_port_4_OUT_15_Q,
      ADR0 => currentInstruction(20),
      ADR2 => currentInstruction(19),
      ADR5 => currentInstruction(18),
      ADR4 => currentInstruction(17),
      ADR1 => currentInstruction(16),
      O => regData1(15)
    );
  aluDataMux_Mmux_DataOut71 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"F0FFF000F0FFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => regData1(15),
      ADR4 => currentInstruction(15),
      ADR5 => '1',
      O => aluDataMuxDataOut(15)
    );
  aluUnit_Mmux_n00427_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"17111777"
    )
    port map (
      ADR1 => funcCode(0),
      ADR0 => regData0(15),
      ADR3 => aluDataMux_Selector_INV_1_o,
      ADR2 => regData1(15),
      ADR4 => currentInstruction(15),
      O => N90_pack_2
    );
  aluUnit_Mmux_n00427 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y12",
      INIT => X"22332200000F000F"
    )
    port map (
      ADR3 => funcCode(2),
      ADR4 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_15_0,
      ADR5 => funcCode(1),
      ADR1 => funcCode(0),
      ADR2 => N90,
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_15_0,
      O => aluResult(15)
    );
  pcBranchMux_Selector_INV_1_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => aluResult(23),
      ADR3 => aluResult(22),
      ADR5 => aluResult(21),
      ADR2 => aluResult(20),
      ADR1 => aluResult(19),
      ADR4 => aluResult(18),
      O => pcBranchMux_Selector_INV_1_o7_5757
    );
  aluUnit_Mmux_n004210 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => X"00000055E4E40055"
    )
    port map (
      ADR0 => funcCode(2),
      ADR1 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_18_0,
      ADR4 => funcCode(1),
      ADR5 => funcCode(0),
      ADR3 => N122,
      ADR2 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_18_0,
      O => aluResult(18)
    );
  aluUnit_Mmux_n004215_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => X"5F055F5F5F055F5F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => aluDataMuxDataOut_22_0,
      ADR4 => registers_ReadReg1Add_4_read_port_1_OUT_22_0,
      ADR2 => funcCode(0),
      ADR3 => registers_ReadReg1Add_4_GND_100_o_equal_1_o,
      O => N114
    );
  aluUnit_Mmux_n004215 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y14",
      INIT => X"0C000C0008083B3B"
    )
    port map (
      ADR5 => funcCode(2),
      ADR0 => aluUnit_DataIn1_31_DataIn2_31_add_14_OUT_22_0,
      ADR1 => funcCode(1),
      ADR2 => funcCode(0),
      ADR4 => N114,
      ADR3 => aluUnit_DataIn1_31_DataIn2_31_sub_13_OUT_22_0,
      O => aluResult(22)
    );
  registers_Mmux_ReadData2171 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_24_0,
      ADR2 => currentInstruction(20),
      ADR1 => currentInstruction(19),
      ADR0 => currentInstruction(18),
      ADR4 => currentInstruction(17),
      ADR3 => currentInstruction(16),
      O => regData1(24)
    );
  registers_Mmux_ReadData2181 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y17",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => registers_ReadReg2Add_4_read_port_4_OUT_25_Q,
      ADR5 => currentInstruction(20),
      ADR1 => currentInstruction(19),
      ADR2 => currentInstruction(18),
      ADR3 => currentInstruction(17),
      ADR0 => currentInstruction(16),
      O => regData1(25)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLK,
      I => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_IN,
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      RST => GND,
      SET => GND
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 : X_FF
    generic map(
      LOC => "SLICE_X25Y9",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLK,
      I => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_IN,
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      RST => GND,
      SET => GND
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y10",
      INIT => X"B8FFB8CCB833B800"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_6_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_6_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_6_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_6_Q,
      O => currentInstruction(20)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y10",
      INIT => X"F7D5B391E6C4A280"
    )
    port map (
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_5_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_5_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_5_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_5_Q,
      O => currentInstruction(19)
    );
  registers_Mmux_ReadData251 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y11",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => registers_ReadReg2Add_4_read_port_4_OUT_13_Q,
      ADR4 => currentInstruction(20),
      ADR1 => currentInstruction(19),
      ADR2 => currentInstruction(18),
      ADR0 => currentInstruction(17),
      ADR3 => currentInstruction(16),
      O => regData1(13)
    );
  registers_Mmux_ReadData161 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg1Add_4_read_port_1_OUT_14_0,
      ADR2 => currentInstruction(25),
      ADR1 => currentInstruction(24),
      ADR5 => currentInstruction(23),
      ADR4 => currentInstruction(22),
      ADR0 => currentInstruction(21),
      O => regData0(14)
    );
  controller_RegWrite2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => X"0000000100200001"
    )
    port map (
      ADR1 => currentInstruction(28),
      ADR3 => currentInstruction(30),
      ADR0 => currentInstruction(31),
      ADR2 => currentInstruction(26),
      ADR4 => currentInstruction(27),
      ADR5 => currentInstruction(29),
      O => regWrite
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux221 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y14",
      INIT => X"FCFCEE223030EE22"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_6_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_6_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_6_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_6_Q,
      O => currentInstruction(29)
    );
  controller_isSW_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => X"0000400000000000"
    )
    port map (
      ADR1 => currentInstruction(29),
      ADR2 => currentInstruction(26),
      ADR0 => currentInstruction(28),
      ADR3 => currentInstruction(27),
      ADR5 => currentInstruction(31),
      ADR4 => currentInstruction(30),
      O => memWrite
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux241 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y15",
      INIT => X"E2E2FFCCE2E23300"
    )
    port map (
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_douta_7_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_douta_7_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_douta_7_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_douta_7_Q,
      O => currentInstruction(30)
    );
  memoryReadData_28_memoryReadData_28_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(27),
      O => writeDataMuxDataOut_27_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux211 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"AFCFAFC0A0CFA0C0"
    )
    port map (
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_5_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_5_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_5_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_5_Q,
      O => memoryReadData(28)
    );
  writeDataMux_Mmux_DataOut211 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"FA0AFA0AFA0AFA0A"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => memRead,
      ADR3 => memoryReadData(28),
      ADR0 => aluResult(28),
      ADR5 => '1',
      O => writeDataMuxDataOut(28)
    );
  writeDataMux_Mmux_DataOut201 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"FCFC0C0C"
    )
    port map (
      ADR4 => memoryReadData(27),
      ADR1 => aluResult(27),
      ADR2 => memRead,
      ADR3 => '1',
      ADR0 => '1',
      O => writeDataMuxDataOut(27)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux201 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y16",
      INIT => X"BBBB8888F3C0F3C0"
    )
    port map (
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_ram_doutb_4_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_ram_doutb_4_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_ram_doutb_4_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_ram_doutb_4_Q,
      O => memoryReadData(27)
    );
  registers_Mmux_ReadData2161 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y17",
      INIT => X"FF00FF00FF00FE00"
    )
    port map (
      ADR3 => registers_ReadReg2Add_4_read_port_4_OUT_23_Q,
      ADR5 => currentInstruction(20),
      ADR0 => currentInstruction(19),
      ADR1 => currentInstruction(18),
      ADR4 => currentInstruction(17),
      ADR2 => currentInstruction(16),
      O => regData1(23)
    );
  memoryReadData_13_memoryReadData_13_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(12),
      O => writeDataMuxDataOut_12_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux51 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"FCFC0C0CAFA0AFA0"
    )
    port map (
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_8_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_8_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_8_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_8_Q,
      O => memoryReadData(13)
    );
  writeDataMux_Mmux_DataOut51 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"B8B8B8B8B8B8B8B8"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR1 => memRead,
      ADR0 => memoryReadData(13),
      ADR2 => aluResult(13),
      ADR5 => '1',
      O => writeDataMuxDataOut(13)
    );
  writeDataMux_Mmux_DataOut41 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"FF33CC00"
    )
    port map (
      ADR3 => memoryReadData(12),
      ADR4 => aluResult(12),
      ADR1 => memRead,
      ADR0 => '1',
      ADR2 => '1',
      O => writeDataMuxDataOut(12)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y24",
      INIT => X"ACACACACFF0FF000"
    )
    port map (
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_ram_doutb_7_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_ram_doutb_7_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_ram_doutb_7_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_ram_doutb_7_Q,
      O => memoryReadData(12)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_2_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_2_AMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(3),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_3_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_1_PWR_16_o_equal_3_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y9",
      INIT => X"00CC00CC00CC00CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => PC(14),
      ADR3 => PC(13),
      ADR5 => '1',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(2)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_1_PWR_16_o_equal_4_o_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y9",
      INIT => X"CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => PC(14),
      ADR3 => PC(13),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(3)
    );
  registers_ReadReg2Add_4_read_port_4_OUT_17_registers_ReadReg2Add_4_read_port_4_OUT_17_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_Mram_registers13_RAMD_D1_O,
      O => registers_Mram_registers13_RAMD_D1_O_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_17_registers_ReadReg2Add_4_read_port_4_OUT_17_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_16_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_16_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_17_registers_ReadReg2Add_4_read_port_4_OUT_17_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_14_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_14_0
    );
  registers_ReadReg2Add_4_read_port_4_OUT_17_registers_ReadReg2Add_4_read_port_4_OUT_17_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => registers_ReadReg2Add_4_read_port_4_OUT_12_Q,
      O => registers_ReadReg2Add_4_read_port_4_OUT_12_0
    );
  registers_Mram_registers13_RAMD_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_CLK,
      I => '0',
      O => NLW_registers_Mram_registers13_RAMD_D1_O_UNCONNECTED,
      WADR0 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers13_RAMD : X_RAMD32
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers13_RAMD_CLK,
      I => '0',
      O => registers_Mram_registers13_RAMD_D1_O,
      WADR0 => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR4,
      WE => regWrite
    );
  registers_Mram_registers13_RAMC_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_17_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers13_RAMC : X_RAMD32
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers13_RAMC_CLK,
      I => NlwBufferSignal_registers_Mram_registers13_RAMC_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_16_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR4,
      WE => regWrite
    );
  registers_Mram_registers13_RAMB_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_15_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers13_RAMB : X_RAMD32
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers13_RAMB_CLK,
      I => NlwBufferSignal_registers_Mram_registers13_RAMB_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_14_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR4,
      WE => regWrite
    );
  registers_Mram_registers13_RAMA_D1 : X_RAMD32
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_CLK,
      I => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_13_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR4,
      WE => regWrite
    );
  registers_Mram_registers13_RAMA : X_RAMD32
    generic map(
      LOC => "SLICE_X26Y10",
      INIT => X"00000000"
    )
    port map (
      RADR0 => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR0,
      RADR1 => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR1,
      RADR2 => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR2,
      RADR3 => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR3,
      RADR4 => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR4,
      CLK => NlwBufferSignal_registers_Mram_registers13_RAMA_CLK,
      I => NlwBufferSignal_registers_Mram_registers13_RAMA_IN,
      O => registers_ReadReg2Add_4_read_port_4_OUT_12_Q,
      WADR0 => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR0,
      WADR1 => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR1,
      WADR2 => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR2,
      WADR3 => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR3,
      WADR4 => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR4,
      WE => regWrite
    );
  registers_ReadReg1Add_4_GND_100_o_equal_1_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y9",
      INIT => X"0000000000000005"
    )
    port map (
      ADR1 => '1',
      ADR3 => currentInstruction(25),
      ADR2 => currentInstruction(24),
      ADR0 => currentInstruction(23),
      ADR5 => currentInstruction(22),
      ADR4 => currentInstruction(21),
      O => registers_ReadReg1Add_4_GND_100_o_equal_1_o
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y9",
      INIT => X"FB73D951EA62C840"
    )
    port map (
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_7_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_7_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_7_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_7_Q,
      O => currentInstruction(21)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_2_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_2_DMUX_Delay : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(3),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_3_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_b_bindec_inst_b_ADDR_1_PWR_16_o_equal_3_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y16",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => aluResult(14),
      ADR4 => aluResult(13),
      ADR5 => '1',
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(2)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_b_bindec_inst_b_ADDR_1_PWR_16_o_equal_4_o_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y16",
      INIT => X"FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => aluResult(14),
      ADR4 => aluResult(13),
      O => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(3)
    );
  memoryReadData_15_memoryReadData_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(14),
      O => writeDataMuxDataOut_14_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux71 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y8",
      INIT => X"F0AAFFCCF0AA00CC"
    )
    port map (
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_1_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_1_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_1_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_1_Q,
      O => memoryReadData(15)
    );
  writeDataMux_Mmux_DataOut71 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y8",
      INIT => X"EEEE4444EEEE4444"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => memRead,
      ADR4 => memoryReadData(15),
      ADR1 => aluResult(15),
      ADR5 => '1',
      O => writeDataMuxDataOut(15)
    );
  writeDataMux_Mmux_DataOut61 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y8",
      INIT => X"FA50FA50"
    )
    port map (
      ADR3 => memoryReadData(14),
      ADR2 => aluResult(14),
      ADR0 => memRead,
      ADR1 => '1',
      ADR4 => '1',
      O => writeDataMuxDataOut(14)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux61 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y8",
      INIT => X"ACACACACFF0FF000"
    )
    port map (
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_0_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_0_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_0_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_0_Q,
      O => memoryReadData(14)
    );
  memoryReadData_17_memoryReadData_17_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(16),
      O => writeDataMuxDataOut_16_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux91 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y9",
      INIT => X"EEEEF3C02222F3C0"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_3_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_3_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_3_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_3_Q,
      O => memoryReadData(17)
    );
  writeDataMux_Mmux_DataOut91 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y9",
      INIT => X"FF0FF000FF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => memRead,
      ADR3 => memoryReadData(17),
      ADR4 => aluResult(17),
      ADR5 => '1',
      O => writeDataMuxDataOut(17)
    );
  writeDataMux_Mmux_DataOut81 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y9",
      INIT => X"ACACACAC"
    )
    port map (
      ADR0 => memoryReadData(16),
      ADR1 => aluResult(16),
      ADR2 => memRead,
      ADR3 => '1',
      ADR4 => '1',
      O => writeDataMuxDataOut(16)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux81 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y9",
      INIT => X"CCAAF0FFCCAAF000"
    )
    port map (
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_2_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_2_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_2_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_2_Q,
      O => memoryReadData(16)
    );
  aluDataMux_Mmux_DataOut61 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y10",
      INIT => X"F0F0FFFFF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => aluDataMux_Selector_INV_1_o,
      ADR2 => regData1(14),
      ADR5 => currentInstruction(14),
      O => aluDataMuxDataOut(14)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y10",
      INIT => X"D8D8D8D8FFAA5500"
    )
    port map (
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(0),
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe(1),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_douta_0_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_douta_0_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_douta_0_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_douta_0_Q,
      O => currentInstruction(14)
    );
  memoryReadData_21_memoryReadData_21_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(20),
      O => writeDataMuxDataOut_20_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux141 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y11",
      INIT => X"FA50DDDDFA508888"
    )
    port map (
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_7_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_7_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_7_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_7_Q,
      O => memoryReadData(21)
    );
  writeDataMux_Mmux_DataOut141 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y11",
      INIT => X"AFAFA0A0AFAFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => memRead,
      ADR0 => memoryReadData(21),
      ADR4 => aluResult(21),
      ADR5 => '1',
      O => writeDataMuxDataOut(21)
    );
  writeDataMux_Mmux_DataOut131 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y11",
      INIT => X"FC0CFC0C"
    )
    port map (
      ADR3 => memoryReadData(20),
      ADR1 => aluResult(20),
      ADR2 => memRead,
      ADR0 => '1',
      ADR4 => '1',
      O => writeDataMuxDataOut(20)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux131 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y11",
      INIT => X"FC30BBBBFC308888"
    )
    port map (
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_6_Q,
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_6_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_6_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_6_Q,
      O => memoryReadData(20)
    );
  memoryReadData_19_memoryReadData_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(18),
      O => writeDataMuxDataOut_18_0
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux111 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y8",
      INIT => X"FADDFA8850DD5088"
    )
    port map (
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_5_Q,
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_5_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_5_Q,
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_5_Q,
      O => memoryReadData(19)
    );
  writeDataMux_Mmux_DataOut111 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y8",
      INIT => X"EE22EE22EE22EE22"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => memRead,
      ADR3 => memoryReadData(19),
      ADR0 => aluResult(19),
      ADR5 => '1',
      O => writeDataMuxDataOut(19)
    );
  writeDataMux_Mmux_DataOut101 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y8",
      INIT => X"FCFC3030"
    )
    port map (
      ADR4 => memoryReadData(18),
      ADR2 => aluResult(18),
      ADR1 => memRead,
      ADR3 => '1',
      ADR0 => '1',
      O => writeDataMuxDataOut(18)
    );
  memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_Mmux_dout_mux101 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y8",
      INIT => X"F0F0FF00AAAACCCC"
    )
    port map (
      ADR5 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(0),
      ADR4 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe(1),
      ADR3 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_ram_doutb_4_Q,
      ADR2 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_ram_doutb_4_Q,
      ADR0 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_ram_doutb_4_Q,
      ADR1 => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_ram_doutb_4_Q,
      O => memoryReadData(18)
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_0_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_0_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(1),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(1),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_3_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_3_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(15),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(16),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(17),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(18),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(19),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(20),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(21),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(22),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_0_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_0_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(15),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(16),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(17),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(18),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(19),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(20),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(21),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(22),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(1),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(1),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(15),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(16),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(17),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(18),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(19),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(20),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(21),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(22),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(15),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(16),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(17),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(18),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(19),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(20),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(21),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(22),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_3_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_3_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(23),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(24),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(25),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(26),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(27),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(28),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(29),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(30),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(31),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_0_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_0_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(23),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(24),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(25),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(26),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(27),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(28),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(29),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(30),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(31),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(1),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(1),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(23),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(24),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(25),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(26),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(27),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(28),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(29),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(30),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(31),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(23),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(24),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(25),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(26),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(27),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(28),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(29),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(30),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(31),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIPB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_3_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_enb_array_3_0,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ENB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(1),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRA_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_10_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_11_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_12_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_13_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_4_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_5_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_6_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_7_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_8_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_ADDRB_9_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKA
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ramCLKB
,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_CLKB
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_DIB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_1_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_2_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memWrite,
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2_ram_r_s6_init_ram_TRUE_DP_PRIM18_ram_WEB_3_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_9_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_8_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_7_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_6_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_5_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_4_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_3_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_2_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_1_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRAWRADDR_0_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DIBDI_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData1(0),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_DIBDI_0_Q
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_12_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(14),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_12_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_11_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(13),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_11_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_10_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(12),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_10_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_9_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(11),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_9_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_8_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(10),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_8_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_7_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(9),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_7_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_6_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(8),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_6_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_5_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(7),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_5_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_4_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(6),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_4_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_3_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(5),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_3_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_2_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(4),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_2_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_1_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(3),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_1_Q

    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_0_Q : 
X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => aluResult(2),
      O => 
NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0_ram_r_s6_init_ram_TRUE_DP_PRIM9_ram_ADDRBRDADDR_0_Q

    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(0),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(1),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(2),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(3),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_3_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(4),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(5),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(6),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(7),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_7_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(8),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(9),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(10),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(11),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_11_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(12),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(13),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(14),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(15),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_15_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(16),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(17),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(18),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(19),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_19_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(20),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(21),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(22),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(23),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_23_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(24),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(25),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(26),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(27),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_cy_27_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(28),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(29),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(30),
      O => NlwBufferSignal_aluUnit_Madd_DataIn1_31_DataIn2_31_add_14_OUT_xor_31_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(0),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(1),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(2),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(3),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_3_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(4),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(5),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(6),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(7),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_7_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(8),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(9),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(10),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(11),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_11_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(12),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(13),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(14),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(15),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_15_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(16),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(17),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(18),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(19),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_19_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(20),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(21),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(22),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(23),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_23_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(24),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(25),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(26),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_2_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(27),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_cy_27_DI_3_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(28),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_0_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(29),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_1_Q
    );
  NlwBufferBlock_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => regData0(30),
      O => NlwBufferSignal_aluUnit_Msub_DataIn1_31_DataIn2_31_sub_13_OUT_31_0_xor_31_DI_2_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_2_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_0_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_3_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_1_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_4_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_2_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_5_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_5_DI_3_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_6_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_0_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_7_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_1_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_8_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_2_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_9_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_9_DI_3_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_10_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_0_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_11_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_1_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_12_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_2_Q
    );
  NlwBufferBlock_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => pcPlusFour_13_0,
      O => NlwBufferSignal_Madd_pcPlusFour_31_signExtendedLowerInstruction_29_add_4_OUT_cy_13_DI_3_Q
    );
  NlwBufferBlock_led_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_LEDs(0),
      O => NlwBufferSignal_led_0_OBUF_I
    );
  NlwBufferBlock_led_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_LEDs(1),
      O => NlwBufferSignal_led_1_OBUF_I
    );
  NlwBufferBlock_led_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_LEDs(2),
      O => NlwBufferSignal_led_2_OBUF_I
    );
  NlwBufferBlock_led_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_LEDs(3),
      O => NlwBufferSignal_led_3_OBUF_I
    );
  NlwBufferBlock_led_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_LEDs(4),
      O => NlwBufferSignal_led_4_OBUF_I
    );
  NlwBufferBlock_led_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_LEDs(5),
      O => NlwBufferSignal_led_5_OBUF_I
    );
  NlwBufferBlock_led_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_LEDs(6),
      O => NlwBufferSignal_led_6_OBUF_I
    );
  NlwBufferBlock_led_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => memory_LEDs(7),
      O => NlwBufferSignal_led_7_OBUF_I
    );
  NlwBufferBlock_clk_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP_IBUFG_0,
      O => NlwBufferSignal_clk_BUFGP_BUFG_IN
    );
  NlwBufferBlock_PC_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_5_CLK
    );
  NlwBufferBlock_PC_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_4_CLK
    );
  NlwBufferBlock_PC_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_3_CLK
    );
  NlwBufferBlock_PC_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_2_CLK
    );
  NlwBufferBlock_PC_8_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_8_CLK
    );
  NlwBufferBlock_PC_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_7_CLK
    );
  NlwBufferBlock_PC_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_6_CLK
    );
  NlwBufferBlock_PC_14_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_14_CLK
    );
  NlwBufferBlock_PC_13_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_13_CLK
    );
  NlwBufferBlock_PC_12_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_12_CLK
    );
  NlwBufferBlock_PC_11_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_11_CLK
    );
  NlwBufferBlock_PC_10_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_10_CLK
    );
  NlwBufferBlock_PC_9_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_PC_9_CLK
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(5),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_4_0,
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_0_0,
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers11_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers11_RAMA_WADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(5),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_4_0,
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_0_0,
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers1_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers1_RAMA_WADR4
    );
  NlwBufferBlock_memory_LEDs_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_LEDs_2_CLK
    );
  NlwBufferBlock_memory_LEDs_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_LEDs_3_CLK
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(23),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_22_0,
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(21),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_20_0,
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(19),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_18_0,
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers4_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers4_RAMA_WADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(23),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_22_0,
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(21),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_20_0,
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(19),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_18_0,
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers14_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers14_RAMA_WADR4
    );
  NlwBufferBlock_memory_LEDs_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_LEDs_5_CLK
    );
  NlwBufferBlock_memory_LEDs_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_LEDs_4_CLK
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(29),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(28),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_27_0,
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_26_0,
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(25),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_24_0,
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers5_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers5_RAMA_WADR4
    );
  NlwBufferBlock_registers_Mram_registers161_SP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers161_SP_RADR0
    );
  NlwBufferBlock_registers_Mram_registers161_SP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers161_SP_RADR1
    );
  NlwBufferBlock_registers_Mram_registers161_SP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers161_SP_RADR2
    );
  NlwBufferBlock_registers_Mram_registers161_SP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers161_SP_RADR3
    );
  NlwBufferBlock_registers_Mram_registers161_SP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers161_SP_RADR4
    );
  NlwBufferBlock_registers_Mram_registers161_SP_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers161_SP_CLK
    );
  NlwBufferBlock_registers_Mram_registers161_SP_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_30_0,
      O => NlwBufferSignal_registers_Mram_registers161_SP_IN
    );
  NlwBufferBlock_registers_Mram_registers161_SP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers161_SP_WADR0
    );
  NlwBufferBlock_registers_Mram_registers161_SP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers161_SP_WADR1
    );
  NlwBufferBlock_registers_Mram_registers161_SP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers161_SP_WADR2
    );
  NlwBufferBlock_registers_Mram_registers161_SP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers161_SP_WADR3
    );
  NlwBufferBlock_registers_Mram_registers161_SP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers161_SP_WADR4
    );
  NlwBufferBlock_registers_Mram_registers62_SP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers62_SP_RADR0
    );
  NlwBufferBlock_registers_Mram_registers62_SP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers62_SP_RADR1
    );
  NlwBufferBlock_registers_Mram_registers62_SP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers62_SP_RADR2
    );
  NlwBufferBlock_registers_Mram_registers62_SP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers62_SP_RADR3
    );
  NlwBufferBlock_registers_Mram_registers62_SP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers62_SP_RADR4
    );
  NlwBufferBlock_registers_Mram_registers62_SP_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers62_SP_CLK
    );
  NlwBufferBlock_registers_Mram_registers62_SP_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_31_0,
      O => NlwBufferSignal_registers_Mram_registers62_SP_IN
    );
  NlwBufferBlock_registers_Mram_registers62_SP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers62_SP_WADR0
    );
  NlwBufferBlock_registers_Mram_registers62_SP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers62_SP_WADR1
    );
  NlwBufferBlock_registers_Mram_registers62_SP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers62_SP_WADR2
    );
  NlwBufferBlock_registers_Mram_registers62_SP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers62_SP_WADR3
    );
  NlwBufferBlock_registers_Mram_registers62_SP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers62_SP_WADR4
    );
  NlwBufferBlock_registers_Mram_registers162_SP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers162_SP_RADR0
    );
  NlwBufferBlock_registers_Mram_registers162_SP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers162_SP_RADR1
    );
  NlwBufferBlock_registers_Mram_registers162_SP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers162_SP_RADR2
    );
  NlwBufferBlock_registers_Mram_registers162_SP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers162_SP_RADR3
    );
  NlwBufferBlock_registers_Mram_registers162_SP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers162_SP_RADR4
    );
  NlwBufferBlock_registers_Mram_registers162_SP_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers162_SP_CLK
    );
  NlwBufferBlock_registers_Mram_registers162_SP_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_31_0,
      O => NlwBufferSignal_registers_Mram_registers162_SP_IN
    );
  NlwBufferBlock_registers_Mram_registers162_SP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers162_SP_WADR0
    );
  NlwBufferBlock_registers_Mram_registers162_SP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers162_SP_WADR1
    );
  NlwBufferBlock_registers_Mram_registers162_SP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers162_SP_WADR2
    );
  NlwBufferBlock_registers_Mram_registers162_SP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers162_SP_WADR3
    );
  NlwBufferBlock_registers_Mram_registers162_SP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers162_SP_WADR4
    );
  NlwBufferBlock_registers_Mram_registers61_SP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers61_SP_RADR0
    );
  NlwBufferBlock_registers_Mram_registers61_SP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers61_SP_RADR1
    );
  NlwBufferBlock_registers_Mram_registers61_SP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers61_SP_RADR2
    );
  NlwBufferBlock_registers_Mram_registers61_SP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers61_SP_RADR3
    );
  NlwBufferBlock_registers_Mram_registers61_SP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers61_SP_RADR4
    );
  NlwBufferBlock_registers_Mram_registers61_SP_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers61_SP_CLK
    );
  NlwBufferBlock_registers_Mram_registers61_SP_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_30_0,
      O => NlwBufferSignal_registers_Mram_registers61_SP_IN
    );
  NlwBufferBlock_registers_Mram_registers61_SP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers61_SP_WADR0
    );
  NlwBufferBlock_registers_Mram_registers61_SP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers61_SP_WADR1
    );
  NlwBufferBlock_registers_Mram_registers61_SP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers61_SP_WADR2
    );
  NlwBufferBlock_registers_Mram_registers61_SP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers61_SP_WADR3
    );
  NlwBufferBlock_registers_Mram_registers61_SP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers61_SP_WADR4
    );
  NlwBufferBlock_registers_Mram_registers161_DP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers161_DP_RADR0
    );
  NlwBufferBlock_registers_Mram_registers161_DP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers161_DP_RADR1
    );
  NlwBufferBlock_registers_Mram_registers161_DP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers161_DP_RADR2
    );
  NlwBufferBlock_registers_Mram_registers161_DP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers161_DP_RADR3
    );
  NlwBufferBlock_registers_Mram_registers161_DP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers161_DP_RADR4
    );
  NlwBufferBlock_registers_Mram_registers161_DP_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers161_DP_CLK
    );
  NlwBufferBlock_registers_Mram_registers161_DP_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_30_0,
      O => NlwBufferSignal_registers_Mram_registers161_DP_IN
    );
  NlwBufferBlock_registers_Mram_registers161_DP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers161_DP_WADR0
    );
  NlwBufferBlock_registers_Mram_registers161_DP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers161_DP_WADR1
    );
  NlwBufferBlock_registers_Mram_registers161_DP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers161_DP_WADR2
    );
  NlwBufferBlock_registers_Mram_registers161_DP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers161_DP_WADR3
    );
  NlwBufferBlock_registers_Mram_registers161_DP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers161_DP_WADR4
    );
  NlwBufferBlock_registers_Mram_registers162_DP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers162_DP_RADR0
    );
  NlwBufferBlock_registers_Mram_registers162_DP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers162_DP_RADR1
    );
  NlwBufferBlock_registers_Mram_registers162_DP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers162_DP_RADR2
    );
  NlwBufferBlock_registers_Mram_registers162_DP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers162_DP_RADR3
    );
  NlwBufferBlock_registers_Mram_registers162_DP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers162_DP_RADR4
    );
  NlwBufferBlock_registers_Mram_registers162_DP_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers162_DP_CLK
    );
  NlwBufferBlock_registers_Mram_registers162_DP_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_31_0,
      O => NlwBufferSignal_registers_Mram_registers162_DP_IN
    );
  NlwBufferBlock_registers_Mram_registers162_DP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers162_DP_WADR0
    );
  NlwBufferBlock_registers_Mram_registers162_DP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers162_DP_WADR1
    );
  NlwBufferBlock_registers_Mram_registers162_DP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers162_DP_WADR2
    );
  NlwBufferBlock_registers_Mram_registers162_DP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers162_DP_WADR3
    );
  NlwBufferBlock_registers_Mram_registers162_DP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers162_DP_WADR4
    );
  NlwBufferBlock_registers_Mram_registers62_DP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers62_DP_RADR0
    );
  NlwBufferBlock_registers_Mram_registers62_DP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers62_DP_RADR1
    );
  NlwBufferBlock_registers_Mram_registers62_DP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers62_DP_RADR2
    );
  NlwBufferBlock_registers_Mram_registers62_DP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers62_DP_RADR3
    );
  NlwBufferBlock_registers_Mram_registers62_DP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers62_DP_RADR4
    );
  NlwBufferBlock_registers_Mram_registers62_DP_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers62_DP_CLK
    );
  NlwBufferBlock_registers_Mram_registers62_DP_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_31_0,
      O => NlwBufferSignal_registers_Mram_registers62_DP_IN
    );
  NlwBufferBlock_registers_Mram_registers62_DP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers62_DP_WADR0
    );
  NlwBufferBlock_registers_Mram_registers62_DP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers62_DP_WADR1
    );
  NlwBufferBlock_registers_Mram_registers62_DP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers62_DP_WADR2
    );
  NlwBufferBlock_registers_Mram_registers62_DP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers62_DP_WADR3
    );
  NlwBufferBlock_registers_Mram_registers62_DP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers62_DP_WADR4
    );
  NlwBufferBlock_registers_Mram_registers61_DP_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers61_DP_RADR0
    );
  NlwBufferBlock_registers_Mram_registers61_DP_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers61_DP_RADR1
    );
  NlwBufferBlock_registers_Mram_registers61_DP_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers61_DP_RADR2
    );
  NlwBufferBlock_registers_Mram_registers61_DP_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers61_DP_RADR3
    );
  NlwBufferBlock_registers_Mram_registers61_DP_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers61_DP_RADR4
    );
  NlwBufferBlock_registers_Mram_registers61_DP_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers61_DP_CLK
    );
  NlwBufferBlock_registers_Mram_registers61_DP_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_30_0,
      O => NlwBufferSignal_registers_Mram_registers61_DP_IN
    );
  NlwBufferBlock_registers_Mram_registers61_DP_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers61_DP_WADR0
    );
  NlwBufferBlock_registers_Mram_registers61_DP_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers61_DP_WADR1
    );
  NlwBufferBlock_registers_Mram_registers61_DP_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers61_DP_WADR2
    );
  NlwBufferBlock_registers_Mram_registers61_DP_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers61_DP_WADR3
    );
  NlwBufferBlock_registers_Mram_registers61_DP_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers61_DP_WADR4
    );
  NlwBufferBlock_memory_LEDs_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_LEDs_0_CLK
    );
  NlwBufferBlock_memory_LEDs_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_LEDs_1_CLK
    );
  NlwBufferBlock_memory_LEDs_7_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_LEDs_7_CLK
    );
  NlwBufferBlock_memory_LEDs_6_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_LEDs_6_CLK
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1CLK
,
      O => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_CLK
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => 
memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_1_INV_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0CLK
,
      O => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_b_B_sel_pipe_0_CLK
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(11),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_10_0,
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(9),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(8),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_7_0,
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(6),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers2_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers2_RAMA_WADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(11),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_10_0,
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(9),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(8),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_7_0,
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(6),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers12_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers12_RAMA_WADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(17),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_16_0,
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(15),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_14_0,
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(13),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(21),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(22),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(23),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(24),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(25),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_12_0,
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers3_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers3_RAMA_WADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(29),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(28),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_27_0,
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_26_0,
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(25),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_24_0,
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers15_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers15_RAMA_WADR4
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_CLK
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(14),
      O => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_IN
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_CLK
    );
  NlwBufferBlock_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => PC(13),
      O => NlwBufferSignal_memory_mem_U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_IN
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_RADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_CLK
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMD_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMD_WADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(17),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_RADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_CLK
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_16_0,
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_IN
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMC_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMC_WADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(15),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_RADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_CLK
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_14_0,
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_IN
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMB_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMB_WADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_RADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_CLK
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut(13),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_IN
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_D1_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_D1_WADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_RADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(16),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_RADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(17),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_RADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(18),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_RADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(19),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_RADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => currentInstruction(20),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_RADR4
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clk_BUFGP,
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_CLK
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeDataMuxDataOut_12_0,
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_IN
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_WADR0 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(0),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR0
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_WADR1 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(1),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR1
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_WADR2 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(2),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR2
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_WADR3 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(3),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR3
    );
  NlwBufferBlock_registers_Mram_registers13_RAMA_WADR4 : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => writeRegMuxDataOut(4),
      O => NlwBufferSignal_registers_Mram_registers13_RAMA_WADR4
    );
  NlwBlock_top_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlock_top_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

