#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug  3 19:35:06 2018
# Process ID: 28222
# Current directory: /home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1
# Command line: vivado -log base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base_wrapper.tcl -notrace
# Log file: /home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper.vdi
# Journal file: /home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top base_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_arduinoGpioBreakout_0/base_arduinoGpioBreakout_0.dcp' for cell 'base_i/arduinoGpioBreakout'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoop_0/base_ctrlLoop_0.dcp' for cell 'base_i/ctrlLoop'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0.dcp' for cell 'base_i/ctrlLoopUart'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.dcp' for cell 'base_i/plClk'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0.dcp' for cell 'base_i/plIntrController'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIrqConcat_0/base_plIrqConcat_0.dcp' for cell 'base_i/plIrqConcat'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.dcp' for cell 'base_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0.dcp' for cell 'base_i/userReset'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userResetSlice_0/base_userResetSlice_0.dcp' for cell 'base_i/userResetSlice'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0/base_auto_pc_0.dcp' for cell 'base_i/ctrlLoopInterconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_xbar_0/base_xbar_0.dcp' for cell 'base_i/psInterconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1/base_auto_pc_1.dcp' for cell 'base_i/psInterconnect/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. base_i/plClk/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'base_i/plClk/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/.Xil/Vivado-28222-fabricant/dcp6/base_plClk_0.edf:303]
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0_board.xdc] for cell 'base_i/ctrlLoopUart/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0_board.xdc] for cell 'base_i/ctrlLoopUart/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0.xdc] for cell 'base_i/ctrlLoopUart/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_ctrlLoopUart_0/base_ctrlLoopUart_0.xdc] for cell 'base_i/ctrlLoopUart/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0_board.xdc] for cell 'base_i/plClk/inst'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0_board.xdc] for cell 'base_i/plClk/inst'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.xdc] for cell 'base_i/plClk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2088.035 ; gain = 532.523 ; free physical = 126758 ; free virtual = 503421
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plClk_0/base_plClk_0.xdc] for cell 'base_i/plClk/inst'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0.xdc] for cell 'base_i/plIntrController/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0.xdc] for cell 'base_i/plIntrController/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0_board.xdc] for cell 'base_i/userReset/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0_board.xdc] for cell 'base_i/userReset/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0.xdc] for cell 'base_i/userReset/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_userReset_0/base_userReset_0.xdc] for cell 'base_i/userReset/U0'
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc]
WARNING: [Vivado 12-584] No ports matched 'arduino_io[0]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[1]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[4]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[5]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[8]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[9]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[10]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[11]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[12]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[13]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[14]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[15]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[16]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[17]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[18]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[19]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_io[*]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[1]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[0]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[5]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[4]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJA_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[1]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[0]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[5]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[4]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[2]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[3]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[6]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodJB_io[7]'. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/design.xdc]
Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0_clocks.xdc] for cell 'base_i/plIntrController/U0'
Finished Parsing XDC File [/home/iavendano/pynq-copter/pynqcopter/base/base/base.srcs/sources_1/bd/base/ip/base_plIntrController_0/base_plIntrController_0_clocks.xdc] for cell 'base_i/plIntrController/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances

24 Infos, 47 Warnings, 45 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2089.043 ; gain = 914.059 ; free physical = 126765 ; free virtual = 503419
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2153.066 ; gain = 64.023 ; free physical = 126760 ; free virtual = 503415
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ca4082e3

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2153.066 ; gain = 0.000 ; free physical = 126762 ; free virtual = 503417
INFO: [Opt 31-389] Phase Retarget created 119 cells and removed 157 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1248899c9

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2153.066 ; gain = 0.000 ; free physical = 126762 ; free virtual = 503417
INFO: [Opt 31-389] Phase Constant propagation created 102 cells and removed 648 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13177e065

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2153.066 ; gain = 0.000 ; free physical = 126761 ; free virtual = 503416
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 742 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13177e065

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2153.066 ; gain = 0.000 ; free physical = 126761 ; free virtual = 503416
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13177e065

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2153.066 ; gain = 0.000 ; free physical = 126759 ; free virtual = 503414
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2153.066 ; gain = 0.000 ; free physical = 126746 ; free virtual = 503401
Ending Logic Optimization Task | Checksum: 1af9d8332

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2153.066 ; gain = 0.000 ; free physical = 126742 ; free virtual = 503397

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.575 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: c7704e77

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2424.336 ; gain = 0.000 ; free physical = 126733 ; free virtual = 503388
Ending Power Optimization Task | Checksum: c7704e77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2424.336 ; gain = 271.270 ; free physical = 126717 ; free virtual = 503372
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 47 Warnings, 45 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2424.336 ; gain = 0.000 ; free physical = 126690 ; free virtual = 503347
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
Command: report_drc -file base_wrapper_drc_opted.rpt -pb base_wrapper_drc_opted.pb -rpx base_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2424.336 ; gain = 0.000 ; free physical = 126718 ; free virtual = 503374
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be730518

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2424.336 ; gain = 0.000 ; free physical = 126718 ; free virtual = 503374
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2424.336 ; gain = 0.000 ; free physical = 126720 ; free virtual = 503376

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 179a69921

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2424.336 ; gain = 0.000 ; free physical = 126720 ; free virtual = 503376

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1307c5d13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2424.336 ; gain = 0.000 ; free physical = 126716 ; free virtual = 503372

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1307c5d13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2424.336 ; gain = 0.000 ; free physical = 126716 ; free virtual = 503372
Phase 1 Placer Initialization | Checksum: 1307c5d13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2424.336 ; gain = 0.000 ; free physical = 126716 ; free virtual = 503372

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: bce21ffc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126687 ; free virtual = 503343

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bce21ffc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126687 ; free virtual = 503343

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b5f7f714

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126690 ; free virtual = 503346

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b9bea3d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126690 ; free virtual = 503346

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b9bea3d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126690 ; free virtual = 503346

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 165fa0381

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126690 ; free virtual = 503346

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ebde014a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126690 ; free virtual = 503346

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ebde014a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126690 ; free virtual = 503346
Phase 3 Detail Placement | Checksum: ebde014a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126690 ; free virtual = 503346

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 34c5dfa1

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 34c5dfa1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126683 ; free virtual = 503339
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.066. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12c6ac778

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126681 ; free virtual = 503337
Phase 4.1 Post Commit Optimization | Checksum: 12c6ac778

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126681 ; free virtual = 503337

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12c6ac778

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126679 ; free virtual = 503336

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12c6ac778

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126678 ; free virtual = 503334

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b84e8302

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126674 ; free virtual = 503330
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b84e8302

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126674 ; free virtual = 503330
Ending Placer Task | Checksum: bf53c1c8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126709 ; free virtual = 503365
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 47 Warnings, 45 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.418 ; gain = 0.082 ; free physical = 126709 ; free virtual = 503365
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126689 ; free virtual = 503349
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file base_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126696 ; free virtual = 503354
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_placed.rpt -pb base_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126707 ; free virtual = 503364
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126707 ; free virtual = 503364
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bfa839c ConstDB: 0 ShapeSum: b3593e2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1741cd260

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126513 ; free virtual = 503170
Post Restoration Checksum: NetGraph: 87e7f290 NumContArr: ec34dfd0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1741cd260

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126514 ; free virtual = 503171

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1741cd260

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126482 ; free virtual = 503139

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1741cd260

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126481 ; free virtual = 503139
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 94aca613

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126459 ; free virtual = 503116
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.112  | TNS=0.000  | WHS=-0.149 | THS=-19.658|

Phase 2 Router Initialization | Checksum: 49cc2fe8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126463 ; free virtual = 503120

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cf4cc414

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126473 ; free virtual = 503130

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 125
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12c57bb6c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503129

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f3a682cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503129
Phase 4 Rip-up And Reroute | Checksum: 1f3a682cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503129

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f3a682cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503129

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f3a682cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503129
Phase 5 Delay and Skew Optimization | Checksum: 1f3a682cc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503129

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fddc9e18

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503130
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.173  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 223038a9f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503130
Phase 6 Post Hold Fix | Checksum: 223038a9f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503130

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.226779 %
  Global Horizontal Routing Utilization  = 0.301217 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c0dc2f20

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126472 ; free virtual = 503130

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c0dc2f20

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126471 ; free virtual = 503128

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d49d9dda

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126471 ; free virtual = 503128

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.173  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d49d9dda

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126471 ; free virtual = 503128
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126504 ; free virtual = 503162

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 47 Warnings, 45 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126504 ; free virtual = 503162
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2424.418 ; gain = 0.000 ; free physical = 126498 ; free virtual = 503160
INFO: [Common 17-1381] The checkpoint '/home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
Command: report_drc -file base_wrapper_drc_routed.rpt -pb base_wrapper_drc_routed.pb -rpx base_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file base_wrapper_methodology_drc_routed.rpt -pb base_wrapper_methodology_drc_routed.pb -rpx base_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/iavendano/pynq-copter/pynqcopter/base/base/base.runs/impl_1/base_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
Command: report_power -file base_wrapper_power_routed.rpt -pb base_wrapper_power_summary_routed.pb -rpx base_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 47 Warnings, 45 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file base_wrapper_route_status.rpt -pb base_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file base_wrapper_timing_summary_routed.rpt -rpx base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 20 out of 158 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: arduino_gpio_tri_io[19:0].
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 20 out of 158 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: arduino_gpio_tri_io[19:0].
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_10/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_11/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_12/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_13/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_14/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_15/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_16/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_17/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_18/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_19/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_2/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_3/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_4/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_5/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_6/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_7/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_8/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer arduino_gpio_tri_iobuf_9/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 20 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 67 Warnings, 45 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:05 ; elapsed = 00:02:11 . Memory (MB): peak = 2440.453 ; gain = 0.000 ; free physical = 126516 ; free virtual = 503176
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 19:39:16 2018...
