**Meeting Held on: 27/02/2024**

**The C code should undergo the simulation of normal GCC X86 Compiler and riscv compiler** (**SPIKE Simulation**) 

**AS PER THE REQUIREMENT OUTPUT OF GCC (F1) SHOULD BE EQUAL = TO OUTPUT OF RISCV GCC (F2)**

![WhatsApp Image 2024-03-01 at 12 28 18 PM](https://github.com/abhiram-0301/abhiramk/assets/149863256/003d0d09-87ae-40f9-b7d5-e4d28c9047b3)


**Step - 1: To Run the code in the normal GCC Compiler**
            **To compile the code: gcc sum1ton.c -o sum1ton**
            **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

            
**Step - 2: To Run the code in the RISC-V GCC Compiler**

 **To compile the code: riscv64-unknown-elf-gcc -o sum1ton sum1ton.c**
  **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

  ![Screenshot from 2024-02-28 21-06-14](https://github.com/abhiram-0301/abhiramk/assets/149863256/761b36bb-d668-4a30-8a9b-2163e2c01856)


![Screenshot from 2024-02-28 21-08-40](https://github.com/abhiram-0301/abhiramk/assets/149863256/c0cb41d9-1eaa-49ba-ac13-21dff900519b)

![Screenshot from 2024-02-28 21-11-08](https://github.com/abhiram-0301/abhiramk/assets/149863256/8182e67d-3a0f-41e1-be3d-6e5c1b37e955)

