{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1511792613642 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1511792613642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/single_port_ram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_controller " "Found entity 1: pc_controller" {  } { { "pc_controller.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/pc_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1_8bits " "Found entity 1: mux16_1_8bits" {  } { { "mux16_1_8bits.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/mux16_1_8bits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623747 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/mux.v" 13 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1511792623748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/mux.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_rom " "Found entity 1: instruction_rom" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instruction_rom.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "instr_decoder.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instr_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file function_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 function_unit " "Found entity 1: function_unit" {  } { { "function_unit.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/function_unit.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2504simplecomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2504simplecomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE2504SimpleComputer " "Found entity 1: ECE2504SimpleComputer" {  } { { "ECE2504SimpleComputer.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623753 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dual_port_ram.v(28) " "Verilog HDL information at dual_port_ram.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "dual_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/dual_port_ram.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1511792623754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/dual_port_ram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file button_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_fsm " "Found entity 1: button_fsm" {  } { { "button_fsm.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/button_fsm.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511792623758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511792623758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE2504SimpleComputer " "Elaborating entity \"ECE2504SimpleComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1511792623784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu0\"" {  } { { "ECE2504SimpleComputer.v" "cpu0" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792623804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_controller cpu:cpu0\|pc_controller:pc_ctrl " "Elaborating entity \"pc_controller\" for hierarchy \"cpu:cpu0\|pc_controller:pc_ctrl\"" {  } { { "cpu.v" "pc_ctrl" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792623832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_rom cpu:cpu0\|instruction_rom:instr_mem " "Elaborating entity \"instruction_rom\" for hierarchy \"cpu:cpu0\|instruction_rom:instr_mem\"" {  } { { "cpu.v" "instr_mem" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792623852 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instruction_rom.v(23) " "Net \"rom.data_a\" at instruction_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instruction_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1511792623879 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instruction_rom.v(23) " "Net \"rom.waddr_a\" at instruction_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instruction_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1511792623879 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instruction_rom.v(23) " "Net \"rom.we_a\" at instruction_rom.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_rom.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/instruction_rom.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1511792623879 "|ECE2504SimpleComputer|cpu:cpu0|instruction_rom:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder cpu:cpu0\|instr_decoder:instruction_decoder " "Elaborating entity \"instr_decoder\" for hierarchy \"cpu:cpu0\|instr_decoder:instruction_decoder\"" {  } { { "cpu.v" "instruction_decoder" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792623894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram cpu:cpu0\|dual_port_ram:register_file " "Elaborating entity \"dual_port_ram\" for hierarchy \"cpu:cpu0\|dual_port_ram:register_file\"" {  } { { "cpu.v" "register_file" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792623902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu:cpu0\|mux:mux_b " "Elaborating entity \"mux\" for hierarchy \"cpu:cpu0\|mux:mux_b\"" {  } { { "cpu.v" "mux_b" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792623934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit cpu:cpu0\|function_unit:func_unit " "Elaborating entity \"function_unit\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\"" {  } { { "cpu.v" "func_unit" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792623951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram cpu:cpu0\|single_port_ram:data_mem " "Elaborating entity \"single_port_ram\" for hierarchy \"cpu:cpu0\|single_port_ram:data_mem\"" {  } { { "cpu.v" "data_mem" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/cpu.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792623968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg single_port_ram.v(27) " "Verilog HDL or VHDL warning at single_port_ram.v(27): object \"addr_reg\" assigned a value but never read" {  } { { "single_port_ram.v" "" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/single_port_ram.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1511792623969 "|ECE2504SimpleComputer|cpu:cpu0|single_port_ram:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_fsm button_fsm:button_fsm0 " "Elaborating entity \"button_fsm\" for hierarchy \"button_fsm:button_fsm0\"" {  } { { "ECE2504SimpleComputer.v" "button_fsm0" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792623999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1_8bits mux16_1_8bits:LED_mux " "Elaborating entity \"mux16_1_8bits\" for hierarchy \"mux16_1_8bits:LED_mux\"" {  } { { "ECE2504SimpleComputer.v" "LED_mux" { Text "D:/GitHub/ECE2504/Project03/Quartus_Part1/ECE2504SimpleComputer.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511792624011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub/ECE2504/Project03/Quartus_Part1/output_files/SimpleComputer.map.smsg " "Generated suppressed messages file D:/GitHub/ECE2504/Project03/Quartus_Part1/output_files/SimpleComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1511792624286 ""}
