Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 482b5e8d8b8c4fe2ac4ae9318de8cfdf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot graphics_tb_behav xil_defaultlib.graphics_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 10 for port 'y' [D:/FPGA-MAZE-2023DD-final/src/draw.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'addra' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/background_wrapper.v:10]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/end_wrapper.v:10]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/player_wrapper.v:10]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/road_wrapper.v:10]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 10 for port 'y' [D:/FPGA-MAZE-2023DD-final/src/draw.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'addra' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/set_wrapper.v:10]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/start_wrapper.v:10]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/wall_wrapper.v:10]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 10 for port 'y' [D:/FPGA-MAZE-2023DD-final/src/draw.v:91]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'addra' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/welcome_wrapper.v:10]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 10 for port 'y' [D:/FPGA-MAZE-2023DD-final/src/draw.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 19 for port 'addra' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/win_wrapper.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv_25mhz
Compiling module xil_defaultlib.vgac
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.background_rom
Compiling module xil_defaultlib.background_wrapper
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.end_rom
Compiling module xil_defaultlib.end_wrapper
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.player_rom
Compiling module xil_defaultlib.player_wrapper
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.road_rom
Compiling module xil_defaultlib.road_wrapper
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.set_rom
Compiling module xil_defaultlib.set_wrapper
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.start_rom
Compiling module xil_defaultlib.start_wrapper
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.wall_rom
Compiling module xil_defaultlib.wall_wrapper
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.welcome_rom
Compiling module xil_defaultlib.welcome_wrapper
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.win_rom
Compiling module xil_defaultlib.win_wrapper
Compiling module xil_defaultlib.draw
Compiling module xil_defaultlib.graphics
Compiling module xil_defaultlib.graphics_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot graphics_tb_behav
