set_property IOSTANDARD LVCMOS33 [get_ports {Enable_L[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Enable_L[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Enable_L[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Enable_R[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Enable_R[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Enable_R[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Enable_R[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Led[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg0[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg0[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg0[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg0[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg1[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg1[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg1[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SevenSeg1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {Enable_L[3]}]
set_property PACKAGE_PIN G2 [get_ports {Enable_L[3]}]
set_property PACKAGE_PIN C2 [get_ports {Enable_L[2]}]
set_property PACKAGE_PIN C1 [get_ports {Enable_L[1]}]
set_property PACKAGE_PIN H1 [get_ports {Enable_L[0]}]
set_property PACKAGE_PIN G1 [get_ports {Enable_R[3]}]
set_property PACKAGE_PIN F1 [get_ports {Enable_R[2]}]
set_property PACKAGE_PIN E1 [get_ports {Enable_R[1]}]
set_property PACKAGE_PIN G6 [get_ports {Enable_R[0]}]
set_property PACKAGE_PIN F6 [get_ports {Led[15]}]
set_property PACKAGE_PIN G4 [get_ports {Led[14]}]
set_property PACKAGE_PIN G3 [get_ports {Led[13]}]
set_property PACKAGE_PIN J4 [get_ports {Led[12]}]
set_property PACKAGE_PIN H4 [get_ports {Led[11]}]
set_property PACKAGE_PIN J3 [get_ports {Led[10]}]
set_property PACKAGE_PIN J2 [get_ports {Led[9]}]
set_property PACKAGE_PIN K2 [get_ports {Led[8]}]
set_property PACKAGE_PIN K1 [get_ports {Led[7]}]
set_property PACKAGE_PIN H6 [get_ports {Led[6]}]
set_property PACKAGE_PIN H5 [get_ports {Led[5]}]
set_property PACKAGE_PIN J5 [get_ports {Led[4]}]
set_property PACKAGE_PIN K6 [get_ports {Led[3]}]
set_property PACKAGE_PIN L1 [get_ports {Led[2]}]
set_property PACKAGE_PIN M1 [get_ports {Led[1]}]
set_property PACKAGE_PIN K3 [get_ports {Led[0]}]
set_property PACKAGE_PIN B2 [get_ports {SevenSeg0[6]}]
set_property PACKAGE_PIN B3 [get_ports {SevenSeg0[5]}]
set_property PACKAGE_PIN A1 [get_ports {SevenSeg0[4]}]
set_property PACKAGE_PIN B1 [get_ports {SevenSeg0[3]}]
set_property PACKAGE_PIN A3 [get_ports {SevenSeg0[2]}]
set_property PACKAGE_PIN A4 [get_ports {SevenSeg0[1]}]
set_property PACKAGE_PIN B4 [get_ports {SevenSeg0[0]}]
set_property PACKAGE_PIN D2 [get_ports {SevenSeg1[6]}]
set_property PACKAGE_PIN E2 [get_ports {SevenSeg1[5]}]
set_property PACKAGE_PIN F3 [get_ports {SevenSeg1[4]}]
set_property PACKAGE_PIN F4 [get_ports {SevenSeg1[3]}]
set_property PACKAGE_PIN D3 [get_ports {SevenSeg1[2]}]
set_property PACKAGE_PIN E3 [get_ports {SevenSeg1[1]}]
set_property PACKAGE_PIN D4 [get_ports {SevenSeg1[0]}]
set_property PACKAGE_PIN P17 [get_ports clk]
set_property PACKAGE_PIN P15 [get_ports reset]
set_property PACKAGE_PIN L4 [get_ports K_input]
set_property PACKAGE_PIN K5 [get_ports PS2_clk]
set_property PACKAGE_PIN R17 [get_ports S1_i]
set_property PACKAGE_PIN R15 [get_ports S2_i]
set_property PACKAGE_PIN V1 [get_ports S3_i]
set_property PACKAGE_PIN U4 [get_ports S4_i]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports K_input]
set_property IOSTANDARD LVCMOS33 [get_ports PS2_clk]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports S1_i]
set_property IOSTANDARD LVCMOS33 [get_ports S2_i]
set_property IOSTANDARD LVCMOS33 [get_ports S3_i]
set_property IOSTANDARD LVCMOS33 [get_ports S4_i]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets PS2_clk]
