#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Aug 22 10:56:30 2022
# Process ID: 17681
# Current directory: /home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1
# Command line: vivado -log FIR_RI_vio_ila.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR_RI_vio_ila.tcl
# Log file: /home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1/FIR_RI_vio_ila.vds
# Journal file: /home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source FIR_RI_vio_ila.tcl -notrace
Command: synth_design -top FIR_RI_vio_ila -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17701 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1288.430 ; gain = 86.000 ; free physical = 1416 ; free virtual = 4750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIR_RI_vio_ila' [/home/ezequiel/CLP/filter_vio_ila/Fuentes/FIR_RI_vio_ila.vhd:13]
	Parameter input_width bound to: 8 - type: integer 
	Parameter output_width bound to: 16 - type: integer 
	Parameter coef_width bound to: 8 - type: integer 
	Parameter tap bound to: 11 - type: integer 
	Parameter guard bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIR_RI' declared at '/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:8' bound to instance 'filter_inst' of component 'FIR_RI' [/home/ezequiel/CLP/filter_vio_ila/Fuentes/FIR_RI_vio_ila.vhd:56]
INFO: [Synth 8-638] synthesizing module 'FIR_RI' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:28]
	Parameter input_width bound to: 8 - type: integer 
	Parameter output_width bound to: 16 - type: integer 
	Parameter coef_width bound to: 8 - type: integer 
	Parameter tap bound to: 11 - type: integer 
	Parameter guard bound to: 0 - type: integer 
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
INFO: [Synth 8-638] synthesizing module 'N_bit_Reg' [/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:17]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'N_bit_Reg' (1#1) [/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:17]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
	Parameter input_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'N_bit_Reg' declared at '/home/ezequiel/CLP/N_bit_Reg/Fuentes/N_bit_Reg.vhd:4' bound to instance 'N_bit_Reg_unit' of component 'N_bit_Reg' [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'FIR_RI' (2#1) [/home/ezequiel/CLP/filter/Fuentes/FIR_RI.vhd:28]
INFO: [Synth 8-3491] module 'vio' declared at '/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1/.Xil/Vivado-17681-ezequiel-ThinkPad-Edge-E430/realtime/vio_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio' [/home/ezequiel/CLP/filter_vio_ila/Fuentes/FIR_RI_vio_ila.vhd:64]
INFO: [Synth 8-638] synthesizing module 'vio' [/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1/.Xil/Vivado-17681-ezequiel-ThinkPad-Edge-E430/realtime/vio_stub.vhdl:14]
INFO: [Synth 8-3491] module 'ila_0' declared at '/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1/.Xil/Vivado-17681-ezequiel-ThinkPad-Edge-E430/realtime/ila_0_stub.vhdl:5' bound to instance 'ila_inst' of component 'ila_0' [/home/ezequiel/CLP/filter_vio_ila/Fuentes/FIR_RI_vio_ila.vhd:71]
INFO: [Synth 8-638] synthesizing module 'ila_0' [/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1/.Xil/Vivado-17681-ezequiel-ThinkPad-Edge-E430/realtime/ila_0_stub.vhdl:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'filter_inst'. This will prevent further optimization [/home/ezequiel/CLP/filter_vio_ila/Fuentes/FIR_RI_vio_ila.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'FIR_RI_vio_ila' (3#1) [/home/ezequiel/CLP/filter_vio_ila/Fuentes/FIR_RI_vio_ila.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1333.039 ; gain = 130.609 ; free physical = 1415 ; free virtual = 4748
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1333.039 ; gain = 130.609 ; free physical = 1416 ; free virtual = 4749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1333.039 ; gain = 130.609 ; free physical = 1416 ; free virtual = 4749
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Finished Parsing XDC File [/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_inst'
Parsing XDC File [/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.srcs/sources_1/ip/vio_1/vio/vio_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.srcs/sources_1/ip/vio_1/vio/vio_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [/home/ezequiel/CLP/filter_vio_ila/Fuentes/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [/home/ezequiel/CLP/filter_vio_ila/Fuentes/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ezequiel/CLP/filter_vio_ila/Fuentes/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FIR_RI_vio_ila_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FIR_RI_vio_ila_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1619.578 ; gain = 0.000 ; free physical = 684 ; free virtual = 4323
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 597 ; free virtual = 4357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 597 ; free virtual = 4357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ila_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 599 ; free virtual = 4359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:52 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 598 ; free virtual = 4359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module N_bit_Reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 585 ; free virtual = 4347
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 470 ; free virtual = 4235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 470 ; free virtual = 4235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 460 ; free virtual = 4225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 461 ; free virtual = 4226
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 461 ; free virtual = 4226
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 461 ; free virtual = 4226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 461 ; free virtual = 4226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 461 ; free virtual = 4226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 461 ; free virtual = 4226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio           |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |ila_0_bbox_1 |     1|
|2     |vio_bbox_0   |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    93|
|5     |LUT1         |    38|
|6     |LUT2         |   241|
|7     |LUT3         |    25|
|8     |LUT4         |    39|
|9     |LUT5         |    17|
|10    |LUT6         |    15|
|11    |FDCE         |    80|
|12    |IBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+--------------------------------+------------+------+
|      |Instance                        |Module      |Cells |
+------+--------------------------------+------------+------+
|1     |top                             |            |   559|
|2     |  filter_inst                   |FIR_RI      |   548|
|3     |    \GEN_FIR[0].N_bit_Reg_unit  |N_bit_Reg   |    37|
|4     |    \GEN_FIR[1].N_bit_Reg_unit  |N_bit_Reg_0 |    21|
|5     |    \GEN_FIR[2].N_bit_Reg_unit  |N_bit_Reg_1 |    41|
|6     |    \GEN_FIR[3].N_bit_Reg_unit  |N_bit_Reg_2 |    37|
|7     |    \GEN_FIR[4].N_bit_Reg_unit  |N_bit_Reg_3 |    52|
|8     |    \GEN_FIR[5].N_bit_Reg_unit  |N_bit_Reg_4 |    54|
|9     |    \GEN_FIR[6].N_bit_Reg_unit  |N_bit_Reg_5 |    41|
|10    |    \GEN_FIR[7].N_bit_Reg_unit  |N_bit_Reg_6 |    21|
|11    |    \GEN_FIR[8].N_bit_Reg_unit  |N_bit_Reg_7 |    37|
|12    |    \GEN_FIR[9].N_bit_Reg_unit  |N_bit_Reg_8 |    32|
+------+--------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1619.578 ; gain = 417.148 ; free physical = 461 ; free virtual = 4226
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1619.578 ; gain = 130.609 ; free physical = 518 ; free virtual = 4283
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 1619.586 ; gain = 417.148 ; free physical = 518 ; free virtual = 4283
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 1619.586 ; gain = 433.164 ; free physical = 507 ; free virtual = 4272
INFO: [Common 17-1381] The checkpoint '/home/ezequiel/CLP/filter_vio_ila/filter_vio_ila.runs/synth_1/FIR_RI_vio_ila.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_RI_vio_ila_utilization_synth.rpt -pb FIR_RI_vio_ila_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1643.590 ; gain = 0.000 ; free physical = 506 ; free virtual = 4271
INFO: [Common 17-206] Exiting Vivado at Mon Aug 22 10:57:51 2022...
