{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696635803195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696635803200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 17:43:23 2023 " "Processing started: Fri Oct 06 17:43:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696635803200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635803200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Embed -c Embed " "Command: quartus_map --read_settings_files=on --write_settings_files=off Embed -c Embed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635803200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696635810968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696635810968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/embed.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/embed.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed " "Found entity 1: Embed" {  } { { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_irq_mapper " "Found entity 1: Embed_irq_mapper" {  } { { "Embed/synthesis/submodules/Embed_irq_mapper.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1 " "Found entity 1: Embed_mm_interconnect_1" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_rsp_mux " "Found entity 1: Embed_mm_interconnect_1_rsp_mux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817864 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_rsp_demux " "Found entity 1: Embed_mm_interconnect_1_rsp_demux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_cmd_mux " "Found entity 1: Embed_mm_interconnect_1_cmd_mux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_cmd_demux " "Found entity 1: Embed_mm_interconnect_1_cmd_demux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Embed/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817900 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Embed/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Embed/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817906 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635817908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635817909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_router_001_default_decode " "Found entity 1: Embed_mm_interconnect_1_router_001_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817910 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_1_router_001 " "Found entity 2: Embed_mm_interconnect_1_router_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635817917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635817917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_router_default_decode " "Found entity 1: Embed_mm_interconnect_1_router_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817918 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_1_router " "Found entity 2: Embed_mm_interconnect_1_router" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Embed/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Embed/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Embed/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Embed/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635817956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635817956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0 " "Found entity 1: Embed_mm_interconnect_0" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Embed/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Embed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Embed/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Embed_mm_interconnect_0_rsp_mux_002" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Embed_mm_interconnect_0_rsp_mux_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_mux " "Found entity 1: Embed_mm_interconnect_0_rsp_mux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux_009 " "Found entity 1: Embed_mm_interconnect_0_rsp_demux_009" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_009.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux_007 " "Found entity 1: Embed_mm_interconnect_0_rsp_demux_007" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_007.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Embed_mm_interconnect_0_rsp_demux_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux " "Found entity 1: Embed_mm_interconnect_0_rsp_demux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Embed_mm_interconnect_0_cmd_mux_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_mux " "Found entity 1: Embed_mm_interconnect_0_cmd_mux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Embed_mm_interconnect_0_cmd_demux_002" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_002.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Embed_mm_interconnect_0_cmd_demux_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_demux " "Found entity 1: Embed_mm_interconnect_0_cmd_demux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818186 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818186 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818186 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818186 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Embed/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Embed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Embed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Embed/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_012_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_012_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818236 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_012 " "Found entity 2: Embed_mm_interconnect_0_router_012" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_010_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_010_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818240 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_010 " "Found entity 2: Embed_mm_interconnect_0_router_010" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_008_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_008_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818244 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_008 " "Found entity 2: Embed_mm_interconnect_0_router_008" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_004_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_004_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818248 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_004 " "Found entity 2: Embed_mm_interconnect_0_router_004" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_003_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_003_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818252 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_003 " "Found entity 2: Embed_mm_interconnect_0_router_003" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818252 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_002_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_002_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818262 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_002 " "Found entity 2: Embed_mm_interconnect_0_router_002" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_001_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_001_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818266 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_001 " "Found entity 2: Embed_mm_interconnect_0_router_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635818275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818277 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router " "Found entity 2: Embed_mm_interconnect_0_router" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_timer_0 " "Found entity 1: Embed_timer_0" {  } { { "Embed/synthesis/submodules/Embed_timer_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_sysid " "Found entity 1: Embed_sysid" {  } { { "Embed/synthesis/submodules/Embed_sysid.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_spi_0 " "Found entity 1: Embed_spi_0" {  } { { "Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_slide_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_slide_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_slide_pio " "Found entity 1: Embed_slide_pio" {  } { { "Embed/synthesis/submodules/Embed_slide_pio.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_slide_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_sdram_input_efifo_module " "Found entity 1: Embed_sdram_input_efifo_module" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818317 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_sdram " "Found entity 2: Embed_sdram" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Embed_sdram_test_component.v(236) " "Verilog HDL warning at Embed_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "Embed/synthesis/submodules/Embed_sdram_test_component.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696635818324 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Embed_sdram_test_component.v(237) " "Verilog HDL warning at Embed_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "Embed/synthesis/submodules/Embed_sdram_test_component.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696635818325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_sdram_test_component_ram_module " "Found entity 1: Embed_sdram_test_component_ram_module" {  } { { "Embed/synthesis/submodules/Embed_sdram_test_component.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818326 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_sdram_test_component " "Found entity 2: Embed_sdram_test_component" {  } { { "Embed/synthesis/submodules/Embed_sdram_test_component.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_onchip_ram " "Found entity 1: Embed_onchip_ram" {  } { { "Embed/synthesis/submodules/Embed_onchip_ram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file embed/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818344 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818344 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818344 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818344 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818344 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818344 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "Embed/synthesis/submodules/altera_onchip_flash.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0 " "Found entity 1: Embed_nios2_gen2_0" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635818434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635818434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: Embed_nios2_gen2_0_cpu_ic_data_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: Embed_nios2_gen2_0_cpu_ic_tag_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_nios2_gen2_0_cpu_bht_module " "Found entity 3: Embed_nios2_gen2_0_cpu_bht_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: Embed_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "5 Embed_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: Embed_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "6 Embed_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: Embed_nios2_gen2_0_cpu_dc_tag_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "7 Embed_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: Embed_nios2_gen2_0_cpu_dc_data_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "8 Embed_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: Embed_nios2_gen2_0_cpu_dc_victim_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "9 Embed_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: Embed_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "10 Embed_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: Embed_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "11 Embed_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: Embed_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "12 Embed_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: Embed_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "13 Embed_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: Embed_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "14 Embed_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: Embed_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "15 Embed_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: Embed_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "16 Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "17 Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "18 Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "19 Embed_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: Embed_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "20 Embed_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: Embed_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "21 Embed_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: Embed_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "22 Embed_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: Embed_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "23 Embed_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: Embed_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "24 Embed_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: Embed_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "25 Embed_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: Embed_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "26 Embed_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: Embed_nios2_gen2_0_cpu_nios2_oci" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""} { "Info" "ISGN_ENTITY_NAME" "27 Embed_nios2_gen2_0_cpu " "Found entity 27: Embed_nios2_gen2_0_cpu" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Embed_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Embed_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Embed_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_mult_cell " "Found entity 1: Embed_nios2_gen2_0_cpu_mult_cell" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_test_bench " "Found entity 1: Embed_nios2_gen2_0_cpu_test_bench" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_test_bench.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0 " "Found entity 1: Embed_modular_adc_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_001 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_001" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "Embed/synthesis/submodules/altera_avalon_st_splitter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_adc_monitor_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_adc_monitor_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_adc_monitor_internal " "Found entity 1: Embed_modular_adc_0_adc_monitor_internal" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv 2 1 " "Found 2 design units, including 1 entities, in source file embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_trace_monitor_endpoint_wpackage (SystemVerilog) (Embed) " "Found design unit 1: altera_trace_monitor_endpoint_wpackage (SystemVerilog) (Embed)" {  } { { "Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819398 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_monitor_endpoint_wrapper " "Found entity 1: altera_trace_monitor_endpoint_wrapper" {  } { { "Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819398 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(148) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(148): always construct contains both blocking and non-blocking assignments" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696635819404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_trace_adc_monitor_core.sv(637) " "Verilog HDL warning at altera_trace_adc_monitor_core.sv(637): extended using \"x\" or \"z\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 637 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696635819405 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(523) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(523): always construct contains both blocking and non-blocking assignments" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 523 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696635819405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_trace_adc_monitor_core.sv 4 4 " "Found 4 design units, including 4 entities, in source file embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_timestamp_manager " "Found entity 1: altera_trace_adc_monitor_timestamp_manager" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819411 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_trace_adc_monitor_issp " "Found entity 2: altera_trace_adc_monitor_issp" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819411 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_trace_adc_monitor_capture_interface " "Found entity 3: altera_trace_adc_monitor_capture_interface" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819411 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_trace_adc_monitor_core " "Found entity 4: altera_trace_adc_monitor_core" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa_inst " "Found entity 1: altera_trace_adc_monitor_wa_inst" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_trace_adc_monitor_wa.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_trace_adc_monitor_wa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa " "Found entity 1: altera_trace_adc_monitor_wa" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_wa.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_wa.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696635819446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "Embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "Embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "Embed/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0 " "Found entity 1: Embed_master_0" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0_p2b_adapter " "Found entity 1: Embed_master_0_p2b_adapter" {  } { { "Embed/synthesis/submodules/Embed_master_0_p2b_adapter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0_b2p_adapter " "Found entity 1: Embed_master_0_b2p_adapter" {  } { { "Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file embed/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819542 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819542 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819542 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819542 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819542 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819542 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0_timing_adt " "Found entity 1: Embed_master_0_timing_adt" {  } { { "Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file embed/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819586 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819586 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Embed/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Embed/synthesis/submodules/altera_jtag_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Embed/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Embed/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_led_pio " "Found entity 1: Embed_led_pio" {  } { { "Embed/synthesis/submodules/Embed_led_pio.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file embed/synthesis/submodules/embed_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_jtag_uart_sim_scfifo_w " "Found entity 1: Embed_jtag_uart_sim_scfifo_w" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819643 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_jtag_uart_scfifo_w " "Found entity 2: Embed_jtag_uart_scfifo_w" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819643 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_jtag_uart_sim_scfifo_r " "Found entity 3: Embed_jtag_uart_sim_scfifo_r" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819643 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_jtag_uart_scfifo_r " "Found entity 4: Embed_jtag_uart_scfifo_r" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819643 ""} { "Info" "ISGN_ENTITY_NAME" "5 Embed_jtag_uart " "Found entity 5: Embed_jtag_uart" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file embed/synthesis/submodules/embed_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_altpll_1_dffpipe_l2c " "Found entity 1: Embed_altpll_1_dffpipe_l2c" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819658 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_altpll_1_stdsync_sv6 " "Found entity 2: Embed_altpll_1_stdsync_sv6" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819658 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_altpll_1_altpll_gr22 " "Found entity 3: Embed_altpll_1_altpll_gr22" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819658 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_altpll_1 " "Found entity 4: Embed_altpll_1" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file embed/synthesis/submodules/embed_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_altpll_0_dffpipe_l2c " "Found entity 1: Embed_altpll_0_dffpipe_l2c" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819673 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_altpll_0_stdsync_sv6 " "Found entity 2: Embed_altpll_0_stdsync_sv6" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819673 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_altpll_0_altpll_a3g2 " "Found entity 3: Embed_altpll_0_altpll_a3g2" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819673 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_altpll_0 " "Found entity 4: Embed_altpll_0" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635819678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635819678 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Embed_sdram.v(318) " "Verilog HDL or VHDL warning at Embed_sdram.v(318): conditional expression evaluates to a constant" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696635819759 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Embed_sdram.v(328) " "Verilog HDL or VHDL warning at Embed_sdram.v(328): conditional expression evaluates to a constant" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696635819759 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Embed_sdram.v(338) " "Verilog HDL or VHDL warning at Embed_sdram.v(338): conditional expression evaluates to a constant" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696635819759 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Embed_sdram.v(682) " "Verilog HDL or VHDL warning at Embed_sdram.v(682): conditional expression evaluates to a constant" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1696635819761 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696635820001 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(61) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(61) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(64) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(64) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(67) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(67) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(70) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(70) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(73) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(73) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(76) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(76) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1696635820002 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed Embed:u3 " "Elaborating entity \"Embed\" for hierarchy \"Embed:u3\"" {  } { { "DE10_LITE_Golden_Top.v" "u3" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_0 Embed:u3\|Embed_altpll_0:altpll_0 " "Elaborating entity \"Embed_altpll_0\" for hierarchy \"Embed:u3\|Embed_altpll_0:altpll_0\"" {  } { { "Embed/synthesis/Embed.v" "altpll_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_0_stdsync_sv6 Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"Embed_altpll_0_stdsync_sv6\" for hierarchy \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "stdsync2" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_0_dffpipe_l2c Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_stdsync_sv6:stdsync2\|Embed_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Embed_altpll_0_dffpipe_l2c\" for hierarchy \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_stdsync_sv6:stdsync2\|Embed_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "dffpipe3" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_0_altpll_a3g2 Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1 " "Elaborating entity \"Embed_altpll_0_altpll_a3g2\" for hierarchy \"Embed:u3\|Embed_altpll_0:altpll_0\|Embed_altpll_0_altpll_a3g2:sd1\"" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "sd1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_1 Embed:u3\|Embed_altpll_1:altpll_1 " "Elaborating entity \"Embed_altpll_1\" for hierarchy \"Embed:u3\|Embed_altpll_1:altpll_1\"" {  } { { "Embed/synthesis/Embed.v" "altpll_1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_1_stdsync_sv6 Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_stdsync_sv6:stdsync2 " "Elaborating entity \"Embed_altpll_1_stdsync_sv6\" for hierarchy \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_stdsync_sv6:stdsync2\"" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "stdsync2" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_1_dffpipe_l2c Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_stdsync_sv6:stdsync2\|Embed_altpll_1_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Embed_altpll_1_dffpipe_l2c\" for hierarchy \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_stdsync_sv6:stdsync2\|Embed_altpll_1_dffpipe_l2c:dffpipe3\"" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "dffpipe3" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_altpll_1_altpll_gr22 Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1 " "Elaborating entity \"Embed_altpll_1_altpll_gr22\" for hierarchy \"Embed:u3\|Embed_altpll_1:altpll_1\|Embed_altpll_1_altpll_gr22:sd1\"" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "sd1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_jtag_uart Embed:u3\|Embed_jtag_uart:jtag_uart " "Elaborating entity \"Embed_jtag_uart\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\"" {  } { { "Embed/synthesis/Embed.v" "jtag_uart" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_jtag_uart_scfifo_w Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w " "Elaborating entity \"Embed_jtag_uart_scfifo_w\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\"" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "the_Embed_jtag_uart_scfifo_w" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "wfifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820361 ""}  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635820361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635820413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635820413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635820437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635820437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635820463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635820463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635820517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635820517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635820575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635820575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635820631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635820631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_w:the_Embed_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_jtag_uart_scfifo_r Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_r:the_Embed_jtag_uart_scfifo_r " "Elaborating entity \"Embed_jtag_uart_scfifo_r\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|Embed_jtag_uart_scfifo_r:the_Embed_jtag_uart_scfifo_r\"" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "the_Embed_jtag_uart_scfifo_r" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\"" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "Embed_jtag_uart_alt_jtag_atlantic" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\"" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635820980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635820980 ""}  } { { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635820980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Embed:u3\|Embed_jtag_uart:jtag_uart\|alt_jtag_atlantic:Embed_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_led_pio Embed:u3\|Embed_led_pio:led_pio " "Elaborating entity \"Embed_led_pio\" for hierarchy \"Embed:u3\|Embed_led_pio:led_pio\"" {  } { { "Embed/synthesis/Embed.v" "led_pio" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_master_0 Embed:u3\|Embed_master_0:master_0 " "Elaborating entity \"Embed_master_0\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\"" {  } { { "Embed/synthesis/Embed.v" "master_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Embed/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Embed/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821700 ""}  } { { "Embed/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635821700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821706 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "Embed/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821798 ""}  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635821798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Embed/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Embed/synthesis/submodules/altera_jtag_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635821878 ""}  } { { "Embed/synthesis/submodules/altera_jtag_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635821878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Embed/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Embed/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_master_0_timing_adt Embed:u3\|Embed_master_0:master_0\|Embed_master_0_timing_adt:timing_adt " "Elaborating entity \"Embed_master_0_timing_adt\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|Embed_master_0_timing_adt:timing_adt\"" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "timing_adt" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821970 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Embed_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Embed_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635821970 "|DE10_LITE_Golden_Top|Embed:u3|Embed_master_0:master_0|Embed_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "b2p" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635821999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "p2b" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Embed:u3\|Embed_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "transacto" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Embed:u3\|Embed_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_master_0_b2p_adapter Embed:u3\|Embed_master_0:master_0\|Embed_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"Embed_master_0_b2p_adapter\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|Embed_master_0_b2p_adapter:b2p_adapter\"" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "b2p_adapter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Embed_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Embed_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635822081 "|DE10_LITE_Golden_Top|Embed:u3|Embed_master_0:master_0|Embed_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Embed_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Embed_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696635822081 "|DE10_LITE_Golden_Top|Embed:u3|Embed_master_0:master_0|Embed_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_master_0_p2b_adapter Embed:u3\|Embed_master_0:master_0\|Embed_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"Embed_master_0_p2b_adapter\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|Embed_master_0_p2b_adapter:p2b_adapter\"" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "p2b_adapter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "rst_controller" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Embed/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Embed:u3\|Embed_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Embed/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "Embed/synthesis/Embed.v" "mm_clock_crossing_bridge_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "Embed/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "Embed/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0 Embed:u3\|Embed_modular_adc_0:modular_adc_0 " "Elaborating entity \"Embed_modular_adc_0\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\"" {  } { { "Embed/synthesis/Embed.v" "modular_adc_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "control_internal" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822389 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635822390 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822422 ""}  } { { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635822422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822595 ""}  } { { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635822595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635822650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635822650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635822675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635822675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635822700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635822700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635822767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635822767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0_adc_monitor_internal Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal " "Elaborating entity \"Embed_modular_adc_0_adc_monitor_internal\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "adc_monitor_internal" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_core Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core " "Elaborating entity \"altera_trace_adc_monitor_core\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" "core" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_capture_interface Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface " "Elaborating entity \"altera_trace_adc_monitor_capture_interface\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "capture_interface" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_issp Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp " "Elaborating entity \"altera_trace_adc_monitor_issp\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Elaborating entity \"altsource_probe\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Elaborated megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Instantiated megafunction \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id ADC0 " "Parameter \"instance_id\" = \"ADC0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 19 " "Parameter \"probe_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 20 " "Parameter \"source_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635822941 ""}  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635822941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsource_probe.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635822995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_timestamp_manager Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_timestamp_manager:timestamp_manager " "Elaborating entity \"altera_trace_adc_monitor_timestamp_manager\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_timestamp_manager:timestamp_manager\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "timestamp_manager" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_wa_inst Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter " "Elaborating entity \"altera_trace_adc_monitor_wa_inst\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "format_adapter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_wa Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst " "Elaborating entity \"altera_trace_adc_monitor_wa\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" "altera_trace_adc_monitor_wa_inst" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_monitor_endpoint_wrapper Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint " "Elaborating entity \"altera_trace_monitor_endpoint_wrapper\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" "trace_endpoint" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_monitor_endpoint Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborating entity \"altera_trace_monitor_endpoint\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "inst" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823205 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altera_trace_monitor_endpoint.vhd(127) " "VHDL warning at altera_trace_monitor_endpoint.vhd(127): ignored assignment of value to null range" {  } { { "altera_trace_monitor_endpoint.vhd" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 127 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1696635823206 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_monitor_endpoint_wrapper:trace_endpoint|altera_trace_monitor_endpoint:inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborated megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Instantiated megafunction \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "TRACE_WIDTH 8 " "Parameter \"TRACE_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDR_WIDTH 5 " "Parameter \"ADDR_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_LATENCY 1 " "Parameter \"READ_LATENCY\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "HAS_READDATAVALID 0 " "Parameter \"HAS_READDATAVALID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PREFER_TRACEID  " "Parameter \"PREFER_TRACEID\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_RATE_CLK 10000000 " "Parameter \"CLOCK_RATE_CLK\" = \"10000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823213 ""}  } { { "Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635823213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_trace_monitor_endpoint.vhd" "ep" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborated megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "altera_trace_monitor_endpoint.vhd" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 238 0 0 } } { "Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" "rst_controller" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "sequencer_internal" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "sample_store_internal" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635823429 ""}  } { { "Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635823429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635823493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635823493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_avalon_st_splitter:st_splitter_internal " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_avalon_st_splitter:st_splitter_internal\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "st_splitter_internal" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0_avalon_st_adapter Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Embed_modular_adc_0_avalon_st_adapter\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "avalon_st_adapter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" "data_format_adapter_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" "timing_adapter_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv(88) " "Verilog HDL or VHDL warning at Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv(88): object \"in_ready\" assigned a value but never read" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635823606 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|Embed_modular_adc_0_avalon_st_adapter:avalon_st_adapter|Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" "timing_adapter_1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0_avalon_st_adapter_001 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Embed_modular_adc_0_avalon_st_adapter_001\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "avalon_st_adapter_001" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" "timing_adapter_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv(90) " "Verilog HDL or VHDL warning at Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv(90): object \"in_ready\" assigned a value but never read" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635823646 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|Embed_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1 Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1\" for hierarchy \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1\"" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" "timing_adapter_1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"Embed_nios2_gen2_0\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\"" {  } { { "Embed/synthesis/Embed.v" "nios2_gen2_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu " "Elaborating entity \"Embed_nios2_gen2_0_cpu\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0.v" "cpu" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635823714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_test_bench Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_test_bench:the_Embed_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"Embed_nios2_gen2_0_cpu_test_bench\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_test_bench:the_Embed_nios2_gen2_0_cpu_test_bench\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_test_bench" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 6058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_ic_data_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"Embed_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_ic_data" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koc1 " "Found entity 1: altsyncram_koc1" {  } { { "db/altsyncram_koc1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_koc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635824266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635824266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koc1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated " "Elaborating entity \"altsyncram_koc1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_data_module:Embed_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_ic_tag_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"Embed_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_ic_tag" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635824421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635824421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_ic_tag_module:Embed_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_bht_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht " "Elaborating entity \"Embed_nios2_gen2_0_cpu_bht_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_bht" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ic1 " "Found entity 1: altsyncram_0ic1" {  } { { "db/altsyncram_0ic1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_0ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635824596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635824596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ic1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_0ic1:auto_generated " "Elaborating entity \"altsyncram_0ic1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_bht_module:Embed_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_0ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_register_bank_a_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"Embed_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_register_bank_a" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 8281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635824725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635824725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_a_module:Embed_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_register_bank_b_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_b_module:Embed_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"Embed_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_register_bank_b_module:Embed_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_register_bank_b" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 8299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_mult_cell Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"Embed_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_mult_cell" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 8884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635824917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635824917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635824927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635825919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635826393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635826503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635826524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635826567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635826589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635826641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635826693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_dc_tag_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"Embed_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_dc_tag" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 9306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635828804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635828820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtb1 " "Found entity 1: altsyncram_rtb1" {  } { { "db/altsyncram_rtb1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rtb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635828891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635828891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtb1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated " "Elaborating entity \"altsyncram_rtb1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_tag_module:Embed_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_rtb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635828894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_dc_data_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"Embed_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_dc_data" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 9372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635828937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635828951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635829022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635829022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_data_module:Embed_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_dc_victim_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"Embed_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_dc_victim" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 9484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635829161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635829161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_dc_victim_module:Embed_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 10341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_debug Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_debug:the_Embed_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_debug" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_break Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_break:the_Embed_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_break:the_Embed_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_break" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_xbrk Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Embed_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_xbrk:the_Embed_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_dbrk Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Embed_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dbrk:the_Embed_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_itrace Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_itrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_itrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_dtrace Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_td_mode Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace\|Embed_nios2_gen2_0_cpu_nios2_oci_td_mode:Embed_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_dtrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_dtrace\|Embed_nios2_gen2_0_cpu_nios2_oci_td_mode:Embed_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_fifo Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo\|Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_pib Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_pib:the_Embed_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_pib:the_Embed_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_pib" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_oci_im Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_im:the_Embed_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_oci_im:the_Embed_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_im" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_avalon_reg Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_avalon_reg:the_Embed_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_avalon_reg:the_Embed_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_nios2_ocimem Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"Embed_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_ocimem" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_ociram_sp_ram_module Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"Embed_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "Embed_nios2_gen2_0_cpu_ociram_sp_ram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635829872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635829872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_nios2_ocimem:the_Embed_nios2_gen2_0_cpu_nios2_ocimem\|Embed_nios2_gen2_0_cpu_ociram_sp_ram_module:Embed_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_debug_slave_wrapper Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"Embed_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_debug_slave_tck Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|Embed_nios2_gen2_0_cpu_debug_slave_tck:the_Embed_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"Embed_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|Embed_nios2_gen2_0_cpu_debug_slave_tck:the_Embed_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Embed_nios2_gen2_0_cpu_debug_slave_tck" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_nios2_gen2_0_cpu_debug_slave_sysclk Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|Embed_nios2_gen2_0_cpu_debug_slave_sysclk:the_Embed_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"Embed_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|Embed_nios2_gen2_0_cpu_debug_slave_sysclk:the_Embed_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_Embed_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "Embed_nios2_gen2_0_cpu_debug_slave_phy" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635829999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci\|Embed_nios2_gen2_0_cpu_debug_slave_wrapper:the_Embed_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Embed_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash Embed:u3\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\"" {  } { { "Embed/synthesis/Embed.v" "onchip_flash_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635830089 "|DE10_LITE_Golden_Top|Embed:u3|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830153 ""}  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635830153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830216 ""}  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635830216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"Embed:u3\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "Embed/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_onchip_ram Embed:u3\|Embed_onchip_ram:onchip_ram " "Elaborating entity \"Embed_onchip_ram\" for hierarchy \"Embed:u3\|Embed_onchip_ram:onchip_ram\"" {  } { { "Embed/synthesis/Embed.v" "onchip_ram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_onchip_ram.v" "the_altsyncram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "Embed/synthesis/submodules/Embed_onchip_ram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Embed_onchip_ram.hex " "Parameter \"init_file\" = \"Embed_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635830726 ""}  } { { "Embed/synthesis/submodules/Embed_onchip_ram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635830726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pnf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pnf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pnf1 " "Found entity 1: altsyncram_pnf1" {  } { { "db/altsyncram_pnf1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_pnf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635830791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635830791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pnf1 Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_pnf1:auto_generated " "Elaborating entity \"altsyncram_pnf1\" for hierarchy \"Embed:u3\|Embed_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_pnf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635830794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_sdram Embed:u3\|Embed_sdram:sdram " "Elaborating entity \"Embed_sdram\" for hierarchy \"Embed:u3\|Embed_sdram:sdram\"" {  } { { "Embed/synthesis/Embed.v" "sdram" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_sdram_input_efifo_module Embed:u3\|Embed_sdram:sdram\|Embed_sdram_input_efifo_module:the_Embed_sdram_input_efifo_module " "Elaborating entity \"Embed_sdram_input_efifo_module\" for hierarchy \"Embed:u3\|Embed_sdram:sdram\|Embed_sdram_input_efifo_module:the_Embed_sdram_input_efifo_module\"" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "the_Embed_sdram_input_efifo_module" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_slide_pio Embed:u3\|Embed_slide_pio:slide_pio " "Elaborating entity \"Embed_slide_pio\" for hierarchy \"Embed:u3\|Embed_slide_pio:slide_pio\"" {  } { { "Embed/synthesis/Embed.v" "slide_pio" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_spi_0 Embed:u3\|Embed_spi_0:spi_0 " "Elaborating entity \"Embed_spi_0\" for hierarchy \"Embed:u3\|Embed_spi_0:spi_0\"" {  } { { "Embed/synthesis/Embed.v" "spi_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_sysid Embed:u3\|Embed_sysid:sysid " "Elaborating entity \"Embed_sysid\" for hierarchy \"Embed:u3\|Embed_sysid:sysid\"" {  } { { "Embed/synthesis/Embed.v" "sysid" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_timer_0 Embed:u3\|Embed_timer_0:timer_0 " "Elaborating entity \"Embed_timer_0\" for hierarchy \"Embed:u3\|Embed_timer_0:timer_0\"" {  } { { "Embed/synthesis/Embed.v" "timer_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Embed_mm_interconnect_0\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Embed/synthesis/Embed.v" "mm_interconnect_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "master_0_master_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_csr_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "master_0_master_agent" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_csr_agent" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Embed/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_csr_agent_rsp_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rdata_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_csr_agent_rdata_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635831933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_agent" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Embed/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rsp_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rdata_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router:router " "Elaborating entity \"Embed_mm_interconnect_0_router\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router:router\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router:router\|Embed_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router:router\|Embed_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Embed_mm_interconnect_0_router_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_001:router_001\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_001" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 3992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_001_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_001:router_001\|Embed_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_001:router_001\|Embed_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_002 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Embed_mm_interconnect_0_router_002\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_002:router_002\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_002" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_002_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_002:router_002\|Embed_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_002:router_002\|Embed_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_003 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Embed_mm_interconnect_0_router_003\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_003:router_003\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_003" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_003_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_003:router_003\|Embed_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_003:router_003\|Embed_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_004 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Embed_mm_interconnect_0_router_004\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_004:router_004\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_004" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_004_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_004:router_004\|Embed_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_004:router_004\|Embed_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_008 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"Embed_mm_interconnect_0_router_008\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_008:router_008\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_008" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_008_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_008:router_008\|Embed_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_008_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_008:router_008\|Embed_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_010 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"Embed_mm_interconnect_0_router_010\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_010:router_010\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_010" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_010_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_010:router_010\|Embed_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_010_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_010:router_010\|Embed_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_012 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"Embed_mm_interconnect_0_router_012\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_012:router_012\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "router_012" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_router_012_default_decode Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_012:router_012\|Embed_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_0_router_012_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_router_012:router_012\|Embed_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_demux Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Embed_mm_interconnect_0_cmd_demux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_demux" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_demux_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Embed_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_demux_001" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_demux_002 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Embed_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_demux_002" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_mux Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Embed_mm_interconnect_0_cmd_mux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_mux" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_cmd_mux_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Embed_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "cmd_mux_001" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635832996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_demux Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Embed_mm_interconnect_0_rsp_demux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_demux" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_demux_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_demux_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_demux_001" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_demux_007 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_demux_007\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_demux_007" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_demux_009 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_demux_009\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_demux_009" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_mux Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Embed_mm_interconnect_0_rsp_mux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_mux" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" "arb" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_mux_001 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_mux_001" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 4979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_rsp_mux_002 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Embed_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "rsp_mux_002" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833308 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Embed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635833316 "|DE10_LITE_Golden_Top|Embed:u3|Embed_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Embed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635833316 "|DE10_LITE_Golden_Top|Embed:u3|Embed_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Embed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635833317 "|DE10_LITE_Golden_Top|Embed:u3|Embed_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "crosser" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_avalon_st_adapter Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Embed_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "avalon_st_adapter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_avalon_st_adapter_005 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"Embed_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 5604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|Embed_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1 Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Embed_mm_interconnect_1\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Embed/synthesis/Embed.v" "mm_interconnect_1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "led_pio_s1_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "timer_0_s1_translator" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_agent\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_agent" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Embed/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_router Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router:router " "Elaborating entity \"Embed_mm_interconnect_1_router\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router:router\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "router" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_router_default_decode Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router:router\|Embed_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_1_router_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router:router\|Embed_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_router_001 Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"Embed_mm_interconnect_1_router_001\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router_001:router_001\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "router_001" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_router_001_default_decode Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router_001:router_001\|Embed_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"Embed_mm_interconnect_1_router_001_default_decode\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_router_001:router_001\|Embed_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:mm_clock_crossing_bridge_0_m0_limiter\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_limiter" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_cmd_demux Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Embed_mm_interconnect_1_cmd_demux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "cmd_demux" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_cmd_mux Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Embed_mm_interconnect_1_cmd_mux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "cmd_mux" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635833987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_rsp_demux Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Embed_mm_interconnect_1_rsp_demux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "rsp_demux" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_mm_interconnect_1_rsp_mux Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Embed_mm_interconnect_1_rsp_mux\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "rsp_mux" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" "arb" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Embed:u3\|Embed_mm_interconnect_1:mm_interconnect_1\|Embed_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embed_irq_mapper Embed:u3\|Embed_irq_mapper:irq_mapper " "Elaborating entity \"Embed_irq_mapper\" for hierarchy \"Embed:u3\|Embed_irq_mapper:irq_mapper\"" {  } { { "Embed/synthesis/Embed.v" "irq_mapper" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser Embed:u3\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "Embed/synthesis/Embed.v" "irq_synchronizer" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635834138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635834138 ""}  } { { "Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635834138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"Embed:u3\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Embed:u3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Embed:u3\|altera_reset_controller:rst_controller\"" {  } { { "Embed/synthesis/Embed.v" "rst_controller" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Embed:u3\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Embed:u3\|altera_reset_controller:rst_controller_003\"" {  } { { "Embed/synthesis/Embed.v" "rst_controller_003" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Embed:u3\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Embed:u3\|altera_reset_controller:rst_controller_004\"" {  } { { "Embed/synthesis/Embed.v" "rst_controller_004" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635834234 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3274 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1696635836431 "|DE10_LITE_Golden_Top|Embed:u3|Embed_nios2_gen2_0:nios2_gen2_0|Embed_nios2_gen2_0_cpu:cpu|Embed_nios2_gen2_0_cpu_nios2_oci:the_Embed_nios2_gen2_0_cpu_nios2_oci|Embed_nios2_gen2_0_cpu_nios2_oci_itrace:the_Embed_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696635837320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.06.17:43:59 Progress: Loading sld17a867e6/alt_sld_fab_wrapper_hw.tcl " "2023.10.06.17:43:59 Progress: Loading sld17a867e6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635839970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: Avalon Trace fabric agents which did not specify prefer_traceid were connected to auto " "Alt_sld_fab.alt_sld_fab: Avalon Trace fabric agents which did not specify prefer_traceid were connected to auto" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted. " "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.jtag: Clock rate is less than 20MHz.  This component may not function properly due to clock crossing constraints. " "Alt_sld_fab.alt_sld_fab.host_link_jtag.jtag: Clock rate is less than 20MHz.  This component may not function properly due to clock crossing constraints." {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.: You have exported the interface b2p.out_packets_stream but not its associated reset interface.  Export b2p.clk_reset " "Alt_sld_fab.alt_sld_fab.host_link_jtag.: You have exported the interface b2p.out_packets_stream but not its associated reset interface.  Export b2p.clk_reset" {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.: You have exported the interface p2b.in_packets_stream but not its associated reset interface.  Export the driver(s) of p2b.clk_reset " "Alt_sld_fab.alt_sld_fab.host_link_jtag.: You have exported the interface p2b.in_packets_stream but not its associated reset interface.  Export the driver(s) of p2b.clk_reset" {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.: You have exported the interface jtag.mgmt but not its associated reset interface.  Export jtag.debug_reset " "Alt_sld_fab.alt_sld_fab.host_link_jtag.: You have exported the interface jtag.mgmt but not its associated reset interface.  Export jtag.debug_reset" {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.h2t: Interface must have an associated reset " "Alt_sld_fab.alt_sld_fab.host_link_jtag.h2t: Interface must have an associated reset" {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.t2h: Interface must have an associated reset " "Alt_sld_fab.alt_sld_fab.host_link_jtag.t2h: Interface must have an associated reset" {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848878 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.mgmt: Interface must have an associated reset " "Alt_sld_fab.alt_sld_fab.host_link_jtag.mgmt: Interface must have an associated reset" {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848879 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.h2t: host_link_jtag.h2t does not have an associated reset " "Alt_sld_fab.alt_sld_fab.host_link_jtag.h2t: host_link_jtag.h2t does not have an associated reset" {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848879 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.t2h: host_link_jtag.t2h does not have an associated reset " "Alt_sld_fab.alt_sld_fab.host_link_jtag.t2h: host_link_jtag.t2h does not have an associated reset" {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848879 ""}
{ "Warning" "WSCI_EXT_PROC_WARNING_MSG" "Alt_sld_fab.alt_sld_fab.host_link_jtag.mgmt: host_link_jtag.mgmt does not have an associated reset " "Alt_sld_fab.alt_sld_fab.host_link_jtag.mgmt: host_link_jtag.mgmt does not have an associated reset" {  } {  } 0 11175 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635848879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635849033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635858007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635858065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635858137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635859835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635859835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635859835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635860503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635860504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635860504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635860504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635860504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635860504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0 " "Avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635861155 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trfabric: \"alt_sld_fab\" instantiated altera_trace_fabric \"trfabric\" " "Trfabric: \"alt_sld_fab\" instantiated altera_trace_fabric \"trfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635862826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Host_link_jtag: \"alt_sld_fab\" instantiated altera_jtag_debug_link_internal \"host_link_jtag\" " "Host_link_jtag: \"alt_sld_fab\" instantiated altera_jtag_debug_link_internal \"host_link_jtag\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635863434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Stfabric: \"alt_sld_fab\" instantiated altera_debug_fabric \"stfabric\" " "Stfabric: \"alt_sld_fab\" instantiated altera_debug_fabric \"stfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_pipeline: \"trfabric\" instantiated altera_avalon_st_pipeline_stage \"h2t_pipeline\" " "H2t_pipeline: \"trfabric\" instantiated altera_avalon_st_pipeline_stage \"h2t_pipeline\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Demux: \"trfabric\" instantiated demultiplexer \"demux\" " "Demux: \"trfabric\" instantiated demultiplexer \"demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mux: \"trfabric\" instantiated multiplexer \"mux\" " "Mux: \"trfabric\" instantiated multiplexer \"mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864193 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0: \"trfabric\" instantiated altera_trace_transacto_lite \"trans0\" " "Trans0: \"trfabric\" instantiated altera_trace_transacto_lite \"trans0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom: \"trfabric\" instantiated altera_trace_rom \"rom\" " "Rom: \"trfabric\" instantiated altera_trace_rom \"rom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture: \"trfabric\" instantiated altera_trace_capture_controller \"capture\" " "Capture: \"trfabric\" instantiated altera_trace_capture_controller \"capture\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_width: \"trfabric\" instantiated data_format_adapter \"capture_width\" " "Capture_width: \"trfabric\" instantiated data_format_adapter \"capture_width\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem' " "Mem: Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem:   Generation command is \[exec X:/quartus18.1/quartus/bin64/perl/bin/perl.exe -I X:/quartus18.1/quartus/bin64/perl/lib -I X:/quartus18.1/quartus/sopc_builder/bin/europa -I X:/quartus18.1/quartus/sopc_builder/bin/perl_lib -I X:/quartus18.1/quartus/sopc_builder/bin -I X:/quartus18.1/quartus/../ip/altera/sopc_builder_ip/common -I X:/quartus18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- X:/quartus18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/mattm/AppData/Local/Temp/alt9636_7763581972343784829.dir/0017_mem_gen/ --quartus_dir=X:/quartus18.1/quartus --verilog --config=C:/Users/mattm/AppData/Local/Temp/alt9636_7763581972343784829.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  \] " "Mem:   Generation command is \[exec X:/quartus18.1/quartus/bin64/perl/bin/perl.exe -I X:/quartus18.1/quartus/bin64/perl/lib -I X:/quartus18.1/quartus/sopc_builder/bin/europa -I X:/quartus18.1/quartus/sopc_builder/bin/perl_lib -I X:/quartus18.1/quartus/sopc_builder/bin -I X:/quartus18.1/quartus/../ip/altera/sopc_builder_ip/common -I X:/quartus18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- X:/quartus18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/mattm/AppData/Local/Temp/alt9636_7763581972343784829.dir/0017_mem_gen/ --quartus_dir=X:/quartus18.1/quartus --verilog --config=C:/Users/mattm/AppData/Local/Temp/alt9636_7763581972343784829.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem' " "Mem: Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864429 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: \"trfabric\" instantiated altera_avalon_onchip_memory2 \"mem\" " "Mem: \"trfabric\" instantiated altera_avalon_onchip_memory2 \"mem\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_remap: \"trfabric\" instantiated altera_trace_channel_mapper \"capture_remap\" " "Capture_remap: \"trfabric\" instantiated altera_trace_channel_mapper \"capture_remap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864435 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_mux0: \"trfabric\" instantiated multiplexer \"capture_mux0\" " "Capture_mux0: \"trfabric\" instantiated multiplexer \"capture_mux0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sync0: \"trfabric\" instantiated altera_trace_timestamp_monitor \"sync0\" " "Sync0: \"trfabric\" instantiated altera_trace_timestamp_monitor \"sync0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Bridge_0: \"trfabric\" instantiated altera_avalon_mm_bridge \"bridge_0\" " "Bridge_0: \"trfabric\" instantiated altera_avalon_mm_bridge \"bridge_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635864441 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635866301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635866607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635866912 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635868131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635869037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635869905 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"trfabric\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"trfabric\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870482 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rst_controller: \"trfabric\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"trfabric\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Jtag: \"host_link_jtag\" instantiated altera_jtag_dc_streaming \"jtag\" " "Jtag: \"host_link_jtag\" instantiated altera_jtag_dc_streaming \"jtag\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_base.v " "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870498 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_timing: \"host_link_jtag\" instantiated timing_adapter \"h2t_timing\" " "H2t_timing: \"host_link_jtag\" instantiated timing_adapter \"h2t_timing\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_fifo: \"host_link_jtag\" instantiated altera_avalon_sc_fifo \"h2t_fifo\" " "H2t_fifo: \"host_link_jtag\" instantiated altera_avalon_sc_fifo \"h2t_fifo\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "B2p: \"host_link_jtag\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"host_link_jtag\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "P2b: \"host_link_jtag\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"host_link_jtag\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870505 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Demux: \"stfabric\" instantiated demultiplexer \"demux\" " "Demux: \"stfabric\" instantiated demultiplexer \"demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870509 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mux: \"stfabric\" instantiated multiplexer \"mux\" " "Mux: \"stfabric\" instantiated multiplexer \"mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870513 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_demux: \"stfabric\" instantiated demultiplexer \"mgmt_demux\" " "Mgmt_demux: \"stfabric\" instantiated demultiplexer \"mgmt_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_demux_port_adap: \"stfabric\" instantiated channel_adapter \"mgmt_demux_port_adap\" " "Mgmt_demux_port_adap: \"stfabric\" instantiated channel_adapter \"mgmt_demux_port_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_channel_adap: \"stfabric\" instantiated channel_adapter \"h2t_channel_adap\" " "H2t_channel_adap: \"stfabric\" instantiated channel_adapter \"h2t_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "T2h_channel_adap: \"stfabric\" instantiated channel_adapter \"t2h_channel_adap\" " "T2h_channel_adap: \"stfabric\" instantiated channel_adapter \"t2h_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_channel_adap: \"stfabric\" instantiated channel_adapter \"mgmt_channel_adap\" " "Mgmt_channel_adap: \"stfabric\" instantiated channel_adapter \"mgmt_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870526 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_time_adap: \"stfabric\" instantiated timing_adapter \"mgmt_time_adap\" " "Mgmt_time_adap: \"stfabric\" instantiated timing_adapter \"mgmt_time_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_reset_0: \"stfabric\" instantiated altera_mgmt_reset \"mgmt_reset_0\" " "Mgmt_reset_0: \"stfabric\" instantiated altera_mgmt_reset \"mgmt_reset_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870531 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t0_fifo: \"stfabric\" instantiated altera_avalon_dc_fifo \"h2t0_fifo\" " "H2t0_fifo: \"stfabric\" instantiated altera_avalon_dc_fifo \"h2t0_fifo\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870533 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_std_synchronizer_nocut.v " "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870541 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"trans0_master_translator\" " "Trans0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"trans0_master_translator\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870542 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom_rom_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rom_rom_translator\" " "Rom_rom_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rom_rom_translator\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870543 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"trans0_master_agent\" " "Trans0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"trans0_master_agent\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom_rom_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rom_rom_agent\" " "Rom_rom_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rom_rom_agent\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870546 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"trans0_master_limiter\" " "Trans0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"trans0_master_limiter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870576 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_sc_fifo.v " "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_base.v " "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870619 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870623 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870634 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_arbitrator.sv " "Reusing file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635870641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635871226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Data_format_adapter_0: \"avalon_st_adapter\" instantiated data_format_adapter \"data_format_adapter_0\" " "Data_format_adapter_0: \"avalon_st_adapter\" instantiated data_format_adapter \"data_format_adapter_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635871238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635871241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 55 modules, 83 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 55 modules, 83 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635871242 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1696635872055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld17a867e6/alt_sld_fab.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_host_link_jtag " "Found entity 1: alt_sld_fab_alt_sld_fab_host_link_jtag" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing " "Found entity 1: alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872615 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_demux" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872701 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872729 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mux" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872758 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_mux0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_mux0" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872869 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_remap " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_remap" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_demux" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872932 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mem " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mem" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635872999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635872999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635873026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635873026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_default_decode " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873031 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635873038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696635873038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873044 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001 " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mux" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873119 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_dc_fifo.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_dc_fifo.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_dc_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_mm_bridge.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_sc_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_st_clock_crosser.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_st_idle_inserter.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_st_idle_remover.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_st_jtag_interface.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_st_jtag_interface.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_st_jtag_interface.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_base.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "db/ip/sld17a867e6/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/sld17a867e6/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/sld17a867e6/submodules/altera_jtag_dc_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873313 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/sld17a867e6/submodules/altera_jtag_dc_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873313 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/sld17a867e6/submodules/altera_jtag_dc_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/sld17a867e6/submodules/altera_jtag_sld_node.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/sld17a867e6/submodules/altera_jtag_streaming.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_arbitrator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873355 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_arbitrator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_master_agent.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_master_translator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld17a867e6/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_reorder_memory.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873425 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_reorder_memory.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_slave_agent.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_slave_translator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_traffic_limiter.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_mgmt_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_mgmt_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mgmt_reset " "Found entity 1: altera_mgmt_reset" {  } { { "db/ip/sld17a867e6/submodules/altera_mgmt_reset.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_mgmt_reset.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_reset_controller.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld17a867e6/submodules/altera_reset_controller.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sld17a867e6/submodules/altera_reset_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sld17a867e6/submodules/altera_reset_synchronizer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/sld17a867e6/submodules/altera_std_synchronizer_nocut.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_controller " "Found entity 1: altera_trace_capture_controller" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_capture_header_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_capture_header_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_header_parser " "Found entity 1: altera_trace_capture_header_parser" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_capture_header_parser.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_header_parser.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_rd_control " "Found entity 1: altera_trace_capture_rd_control" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_capture_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_capture_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_regs " "Found entity 1: altera_trace_capture_regs" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_capture_regs.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_regs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_capture_segmentiser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_capture_segmentiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_segmentiser " "Found entity 1: altera_trace_capture_segmentiser" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_capture_segmentiser.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_segmentiser.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_capture_wr_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_capture_wr_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_wr_control " "Found entity 1: altera_trace_capture_wr_control" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_capture_wr_control.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_wr_control.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_rom " "Found entity 1: altera_trace_rom" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_rom.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_rom.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_timestamp_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_timestamp_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_timestamp_monitor " "Found entity 1: altera_trace_timestamp_monitor" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_timestamp_monitor.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_timestamp_monitor.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_transacto_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_transacto_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_transacto_lite " "Found entity 1: altera_trace_transacto_lite" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_transacto_lite.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_transacto_lite.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_ts_req_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_ts_req_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_ts_req_generator " "Found entity 1: altera_trace_ts_req_generator" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_ts_req_generator.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_ts_req_generator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld17a867e6/submodules/altera_trace_wr_control_pl_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld17a867e6/submodules/altera_trace_wr_control_pl_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_wr_control_pl_stage " "Found entity 1: altera_trace_wr_control_pl_stage" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_wr_control_pl_stage.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_wr_control_pl_stage.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635873723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635873723 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_trace_transacto_lite.v(206) " "Verilog HDL Case Statement information at altera_trace_transacto_lite.v(206): all case item expressions in this case statement are onehot" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_transacto_lite.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_transacto_lite.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1696635874961 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_trace_transacto_lite.v(314) " "Verilog HDL Case Statement information at altera_trace_transacto_lite.v(314): all case item expressions in this case statement are onehot" {  } { { "db/ip/sld17a867e6/submodules/altera_trace_transacto_lite.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_transacto_lite.v" 314 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1696635874962 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(92) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(92): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(96) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(96): object \"state_d1\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(98) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(98): object \"in_ready_d1\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(117) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(117): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(123) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(123): object \"mem_readdata0\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(128) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(128): object \"mem_readdata1\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(133) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(133): object \"mem_readdata2\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(140) " "Verilog HDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(140): object state_waitrequest used but never assigned" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 140 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(141) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(141): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(144) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(144): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(147) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(147): object \"out_empty\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(150) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(150): object \"out_error\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635876397 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(285) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(285): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696635876399 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(301) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(301): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696635876399 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(317) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(317): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696635876400 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(334) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(334): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696635876400 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(92) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(92): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635877926 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(137) " "Verilog HDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(137): object state_waitrequest used but never assigned" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1696635877926 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(138) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(138): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635877926 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(141): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635877926 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(147) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(147): object \"out_error\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635877926 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(290) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(290): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696635877928 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(311) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(311): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696635877928 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(334) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(334): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696635877929 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(353) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(353): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696635877929 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv(82) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635878730 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing:h2t_timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv(74) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv(74): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635879025 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap:mgmt_demux_port_adap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv(84) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv(84): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1696635879095 "|DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap:mgmt_time_adap"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884107 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1696635884107 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1696635884107 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 132 0 0 } } { "Embed/synthesis/Embed.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/Embed.v" 333 0 0 } } { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635884709 "|DE10_LITE_Golden_Top|Embed:u3|Embed_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1696635884709 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1696635884709 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Embed/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1696635885436 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1696635885436 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635889560 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696635889560 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696635889560 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635889562 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635889562 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635889562 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696635889562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635889590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Embed:u3\|Embed_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889590 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635889590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635889652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635889652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635889681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889681 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635889681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7c1 " "Found entity 1: altsyncram_c7c1" {  } { { "db/altsyncram_c7c1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_c7c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635889745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635889745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635889777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Embed:u3\|Embed_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 27 " "Parameter \"WIDTH_A\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 27 " "Parameter \"WIDTH_B\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889777 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635889777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o7g1 " "Found entity 1: altsyncram_o7g1" {  } { { "db/altsyncram_o7g1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_o7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635889841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635889841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635889874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Embed:u3\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 27 " "Parameter \"WIDTH_A\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 27 " "Parameter \"WIDTH_B\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635889875 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635889875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iac1 " "Found entity 1: altsyncram_iac1" {  } { { "db/altsyncram_iac1.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/altsyncram_iac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635889939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635889939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635890039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890039 ""}  } { { "altera_mult_add_rtl.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635890039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/mult_9401.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635890101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635890101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635890137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Embed:u3\|Embed_nios2_gen2_0:nios2_gen2_0\|Embed_nios2_gen2_0_cpu:cpu\|Embed_nios2_gen2_0_cpu_mult_cell:the_Embed_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635890137 ""}  } { { "altera_mult_add_rtl.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635890137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/mult_9b01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696635890198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635890198 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:h2t_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:h2t_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:t2h0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:t2h0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1696635893242 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1696635893242 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696635893242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635893268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|altera_avalon_dc_fifo:h2t0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893268 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635893268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635893540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_sc_fifo:t2h_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696635893540 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696635893540 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1696635894071 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1696635894071 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1696635894153 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1696635894153 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1696635894153 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1696635894153 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1696635894153 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696635894182 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDO " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDO\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1696635894408 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1696635894408 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 108 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1696635894408 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1696635894408 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 442 -1 0 } } { "Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_spi_0.v" 244 -1 0 } } { "Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_spi_0.v" 132 -1 0 } } { "Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_spi_0.v" 354 -1 0 } } { "Embed/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 356 -1 0 } } { "Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_spi_0.v" 254 -1 0 } } { "Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7730 -1 0 } } { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 306 -1 0 } } { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 352 -1 0 } } { "Embed/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "Embed/synthesis/submodules/Embed_jtag_uart.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart.v" 398 -1 0 } } { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2670 -1 0 } } { "Embed/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 5982 -1 0 } } { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 7739 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 4103 -1 0 } } { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 5901 -1 0 } } { "Embed/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } } { "Embed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" 96 -1 0 } } { "Embed/synthesis/submodules/Embed_timer_0.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/Embed_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1696635894464 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1696635894465 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDO~synth " "Node \"GSENSOR_SDO~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 109 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635897908 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635897908 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696635897908 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696635897909 "|DE10_LITE_Golden_Top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696635897909 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635898518 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "684 " "684 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696635903168 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_enable_unsync " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_enable_unsync\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_enable_unsync" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 145 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[1\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[1\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[1\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[0\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[0\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[0\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[2\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[2\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[2\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[3\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[3\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[3\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[4\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[4\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[4\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_run_unsync " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_run_unsync\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_run_unsync" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[0\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[0\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[0\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[1\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[1\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[1\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[2\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[2\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[2\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[3\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[3\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[3\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[4\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[4\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[4\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[5\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[5\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[5\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[6\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[6\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[6\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[7\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[7\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[7\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[8\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[8\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[8\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[9\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[9\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[9\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[10\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[10\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[10\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[11\] " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[11\]\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[11\]" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""} { "Info" "ISCL_SCL_CELL_NAME" "Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_unsync " "Logic cell \"Embed:u3\|Embed_modular_adc_0:modular_adc_0\|Embed_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_unsync\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_write_unsync" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635903224 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1696635903224 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635903559 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/sld17a867e6/submodules/altera_merlin_slave_translator.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "x:/quartus18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" 201 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" 172 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" 189 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_reset_synchronizer.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_controller.v" 175 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_header_parser.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_header_parser.v" 93 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" 326 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_wr_control.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_wr_control.sv" 135 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_pipeline_stage.sv" 69 -1 0 } } { "db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" 80 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" 306 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" 305 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_rd_control.v" 209 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_avalon_dc_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_trace_capture_wr_control.sv" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_trace_capture_wr_control.sv" 162 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_avalon_sc_fifo.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/sld17a867e6/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/db/ip/sld17a867e6/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1696635903971 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1696635903971 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635905677 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1696635907904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/output_files/Embed.map.smsg " "Generated suppressed messages file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/output_files/Embed.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635909453 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696635914678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696635914678 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635915834 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635915834 "|DE10_LITE_Golden_Top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635915834 "|DE10_LITE_Golden_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635915834 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project1/DE10liteEmbed/DE10_LITE_Golden_Top.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696635915834 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696635915834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13349 " "Implemented 13349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696635915835 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696635915835 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1696635915835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12596 " "Implemented 12596 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696635915835 ""} { "Info" "ICUT_CUT_TM_RAMS" "553 " "Implemented 553 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1696635915835 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1696635915835 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1696635915835 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1696635915835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696635915835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 231 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 231 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5181 " "Peak virtual memory: 5181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696635916322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 06 17:45:16 2023 " "Processing ended: Fri Oct 06 17:45:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696635916322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696635916322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696635916322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696635916322 ""}
