
*** Running vivado
    with args -log seven_segment.vds -m64 -mode batch -messageDb vivado.pb -notrace -source seven_segment.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source seven_segment.tcl -notrace
Command: synth_design -top seven_segment -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 307.145 ; gain = 99.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seven_segment' [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:49]
INFO: [Synth 8-3491] module 'd_type' declared at 'C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/d_type.vhd:34' bound to instance 'endTurnFF' of component 'd_type' [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:97]
INFO: [Synth 8-638] synthesizing module 'd_type' [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/d_type.vhd:39]
WARNING: [Synth 8-614] signal 'D' is read in the process but is not in the sensitivity list [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/d_type.vhd:45]
WARNING: [Synth 8-614] signal 'Qtemp' is read in the process but is not in the sensitivity list [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/d_type.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'd_type' (1#1) [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/d_type.vhd:39]
INFO: [Synth 8-3491] module 'd_type' declared at 'C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/d_type.vhd:34' bound to instance 'scorerstFF' of component 'd_type' [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:98]
WARNING: [Synth 8-614] signal 'rstLatch' is read in the process but is not in the sensitivity list [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:130]
WARNING: [Synth 8-614] signal 'debounceCount' is read in the process but is not in the sensitivity list [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:130]
WARNING: [Synth 8-614] signal 'currentPlayer' is read in the process but is not in the sensitivity list [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:130]
WARNING: [Synth 8-614] signal 'playerScore' is read in the process but is not in the sensitivity list [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:130]
INFO: [Synth 8-226] default block is never used [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:301]
WARNING: [Synth 8-614] signal 'r_anodes' is read in the process but is not in the sensitivity list [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:297]
WARNING: [Synth 8-614] signal 'sevenSegment' is read in the process but is not in the sensitivity list [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:297]
INFO: [Synth 8-226] default block is never used [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:346]
INFO: [Synth 8-256] done synthesizing module 'seven_segment' (2#1) [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 344.492 ; gain = 137.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 344.492 ; gain = 137.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/constrs_1/imports/snooker/nexys4_ddr.xdc]
Finished Parsing XDC File [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/constrs_1/imports/snooker/nexys4_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/constrs_1/imports/snooker/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seven_segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seven_segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 646.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 646.289 ; gain = 438.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 646.289 ; gain = 438.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 646.289 ; gain = 438.891
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/snooker.vhd:148]
INFO: [Synth 8-5545] ROM "sevenSegment[7]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[6]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[5]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sevenSegment[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ballOn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Qtemp_reg' [C:/Users/wdb15166/Downloads/Snooker_Scoreboard_Nexys4_DDR/Snooker_Scoreboard_Nexys4_DDR.srcs/sources_1/imports/snooker/d_type.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 646.289 ; gain = 438.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	  11 Input      7 Bit        Muxes := 6     
	   9 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_segment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	  11 Input      7 Bit        Muxes := 6     
	   9 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 646.289 ; gain = 438.891
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 646.289 ; gain = 438.891
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 646.289 ; gain = 438.891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ballOn_reg[7]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3886] merging instance 'ballOn_reg[6]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3886] merging instance 'ballOn_reg[5]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3886] merging instance 'ballOn_reg[4]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3886] merging instance 'ballOn_reg[3]' (FDE) to 'ballOn_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ballOn_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ballOn_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ballOn_reg[7]) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (ballOn_reg[6]) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (ballOn_reg[5]) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (ballOn_reg[4]) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (ballOn_reg[3]) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (ballOn_reg[1]) is unused and will be removed from module seven_segment.
WARNING: [Synth 8-3332] Sequential element (ballOn_reg[0]) is unused and will be removed from module seven_segment.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 646.289 ; gain = 438.891
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 646.289 ; gain = 438.891

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 646.289 ; gain = 438.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 646.289 ; gain = 438.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 654.102 ; gain = 446.703
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 654.102 ; gain = 446.703

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 654.102 ; gain = 446.703
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 654.102 ; gain = 446.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 654.102 ; gain = 446.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 654.102 ; gain = 446.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 654.102 ; gain = 446.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 654.102 ; gain = 446.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 654.102 ; gain = 446.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    14|
|3     |LUT1   |    26|
|4     |LUT2   |    32|
|5     |LUT3   |    27|
|6     |LUT4   |    15|
|7     |LUT5   |    39|
|8     |LUT6   |    85|
|9     |FDCE   |    17|
|10    |FDPE   |     1|
|11    |FDRE   |    28|
|12    |LDC    |     3|
|13    |IBUF   |     7|
|14    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   316|
|2     |  endTurnFF  |d_type   |     6|
|3     |  scorerstFF |d_type_0 |     2|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 654.102 ; gain = 446.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 654.102 ; gain = 122.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 654.102 ; gain = 446.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 654.102 ; gain = 426.914
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 654.102 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 19 15:54:11 2018...
