{
  "design": {
    "design_info": {
      "boundary_crc": "0x7513F1C47513F1C4",
      "device": "xck26-sfvc784-2LV-c",
      "gen_directory": "../../../../project_7.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "dds_compiler_0": "",
      "sim_clk_gen_0": "",
      "string_encoder_0": ""
    },
    "ports": {
      "m_axis_data_tdata_0": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "m_axis_data_tvalid_0": {
        "direction": "O"
      }
    },
    "components": {
      "dds_compiler_0": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "23",
        "xci_name": "design_1_dds_compiler_0_0",
        "xci_path": "ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0.xci",
        "inst_hier_path": "dds_compiler_0",
        "parameters": {
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Has_Phase_Out": {
            "value": "true"
          },
          "Has_TREADY": {
            "value": "false"
          },
          "Latency": {
            "value": "6"
          },
          "M_DATA_Has_TUSER": {
            "value": "User_Field"
          },
          "M_PHASE_Has_TUSER": {
            "value": "User_Field"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "OUTPUT_FORM": {
            "value": "Sign_and_Magnitude"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "Phase_Generator_and_SIN_COS_LUT"
          },
          "Phase_Increment": {
            "value": "Streaming"
          },
          "Phase_Width": {
            "value": "16"
          },
          "Phase_offset": {
            "value": "Streaming"
          },
          "S_PHASE_Has_TUSER": {
            "value": "User_Field"
          },
          "S_PHASE_TUSER_Width": {
            "value": "16"
          }
        }
      },
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "ip_revision": "3",
        "xci_name": "design_1_sim_clk_gen_0_1",
        "xci_path": "ip/design_1_sim_clk_gen_0_1/design_1_sim_clk_gen_0_1.xci",
        "inst_hier_path": "sim_clk_gen_0"
      },
      "string_encoder_0": {
        "vlnv": "xilinx.com:module_ref:string_encoder:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_string_encoder_0_0",
        "xci_path": "ip/design_1_string_encoder_0_0/design_1_string_encoder_0_0.xci",
        "inst_hier_path": "string_encoder_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "string_encoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_sim_clk_gen_0_1_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "user_prop"
              }
            }
          },
          "enc_message": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_0/m_axis_data_tdata",
          "m_axis_data_tdata_0"
        ]
      },
      "dds_compiler_0_m_axis_data_tvalid": {
        "ports": [
          "dds_compiler_0/m_axis_data_tvalid",
          "m_axis_data_tvalid_0"
        ]
      },
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "string_encoder_0/clk",
          "dds_compiler_0/aclk"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "string_encoder_0/reset"
        ]
      },
      "string_encoder_0_enc_message": {
        "ports": [
          "string_encoder_0/enc_message",
          "dds_compiler_0/s_axis_phase_tuser"
        ]
      }
    }
  }
}