{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743440184900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743440184900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 11:56:24 2025 " "Processing started: Mon Mar 31 11:56:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743440184900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743440184900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off detectorPiso -c detectorPiso " "Command: quartus_map --read_settings_files=on --write_settings_files=off detectorPiso -c detectorPiso" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743440184900 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1743440185060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/archivosascensor/div_frec/div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/archivosascensor/div_frec/div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-arch_div_frec " "Found design unit 1: div_frec-arch_div_frec" {  } { { "../div_frec/div_frec.vhd" "" { Text "C:/altera/13.1/archivosAscensor/div_frec/div_frec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "../div_frec/div_frec.vhd" "" { Text "C:/altera/13.1/archivosAscensor/div_frec/div_frec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/archivosascensor/contadorgenerico/contadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/archivosascensor/contadorgenerico/contadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorGenerico-arch_contadorGenerico " "Found design unit 1: contadorGenerico-arch_contadorGenerico" {  } { { "../contadorGenerico/contadorGenerico.vhd" "" { Text "C:/altera/13.1/archivosAscensor/contadorGenerico/contadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorGenerico " "Found entity 1: contadorGenerico" {  } { { "../contadorGenerico/contadorGenerico.vhd" "" { Text "C:/altera/13.1/archivosAscensor/contadorGenerico/contadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/archivosascensor/comparadornbits/comparadornbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/archivosascensor/comparadornbits/comparadornbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparadorNbits-arch_comparadorNbits " "Found design unit 1: comparadorNbits-arch_comparadorNbits" {  } { { "../comparadorNbits/comparadorNbits.vhd" "" { Text "C:/altera/13.1/archivosAscensor/comparadorNbits/comparadorNbits.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparadorNbits " "Found entity 1: comparadorNbits" {  } { { "../comparadorNbits/comparadorNbits.vhd" "" { Text "C:/altera/13.1/archivosAscensor/comparadorNbits/comparadorNbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/archivosascensor/actualizarpiso/actualizarpiso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.1/archivosascensor/actualizarpiso/actualizarpiso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 actualizarPiso-arch_actualizarPiso " "Found design unit 1: actualizarPiso-arch_actualizarPiso" {  } { { "../actualizarPiso/actualizarPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/actualizarPiso/actualizarPiso.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""} { "Info" "ISGN_ENTITY_NAME" "1 actualizarPiso " "Found entity 1: actualizarPiso" {  } { { "../actualizarPiso/actualizarPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/actualizarPiso/actualizarPiso.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743440185265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectorpiso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectorpiso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detectorPiso-arch_detectorPiso " "Found design unit 1: detectorPiso-arch_detectorPiso" {  } { { "detectorPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185271 ""} { "Info" "ISGN_ENTITY_NAME" "1 detectorPiso " "Found entity 1: detectorPiso" {  } { { "detectorPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743440185271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743440185271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "detectorPiso " "Elaborating entity \"detectorPiso\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743440185286 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin detectorPiso.vhd(25) " "Verilog HDL or VHDL warning at detectorPiso.vhd(25): object \"sin\" assigned a value but never read" {  } { { "detectorPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743440185286 "|detectorPiso"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin2 detectorPiso.vhd(25) " "Verilog HDL or VHDL warning at detectorPiso.vhd(25): object \"sin2\" assigned a value but never read" {  } { { "detectorPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743440185286 "|detectorPiso"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin3 detectorPiso.vhd(25) " "Verilog HDL or VHDL warning at detectorPiso.vhd(25): object \"sin3\" assigned a value but never read" {  } { { "detectorPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743440185286 "|detectorPiso"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin4 detectorPiso.vhd(25) " "Verilog HDL or VHDL warning at detectorPiso.vhd(25): object \"sin4\" assigned a value but never read" {  } { { "detectorPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743440185286 "|detectorPiso"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin5 detectorPiso.vhd(25) " "Verilog HDL or VHDL warning at detectorPiso.vhd(25): object \"sin5\" assigned a value but never read" {  } { { "detectorPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743440185286 "|detectorPiso"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sin6 detectorPiso.vhd(25) " "Verilog HDL or VHDL warning at detectorPiso.vhd(25): object \"sin6\" assigned a value but never read" {  } { { "detectorPiso.vhd" "" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1743440185286 "|detectorPiso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:U1 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:U1\"" {  } { { "detectorPiso.vhd" "U1" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743440185296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorGenerico contadorGenerico:U2 " "Elaborating entity \"contadorGenerico\" for hierarchy \"contadorGenerico:U2\"" {  } { { "detectorPiso.vhd" "U2" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743440185296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparadorNbits comparadorNbits:U3 " "Elaborating entity \"comparadorNbits\" for hierarchy \"comparadorNbits:U3\"" {  } { { "detectorPiso.vhd" "U3" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743440185296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "actualizarPiso actualizarPiso:U4 " "Elaborating entity \"actualizarPiso\" for hierarchy \"actualizarPiso:U4\"" {  } { { "detectorPiso.vhd" "U4" { Text "C:/altera/13.1/archivosAscensor/detectorPiso/detectorPiso.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743440185296 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1743440185610 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "comparadorNbits:U3\|Equal0 " "Logic cell \"comparadorNbits:U3\|Equal0\"" {  } { { "../comparadorNbits/comparadorNbits.vhd" "Equal0" { Text "C:/altera/13.1/archivosAscensor/comparadorNbits/comparadorNbits.vhd" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743440185671 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1743440185671 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743440185731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743440185731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743440185751 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743440185751 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743440185751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743440185751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743440185831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 11:56:25 2025 " "Processing ended: Mon Mar 31 11:56:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743440185831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743440185831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743440185831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743440185831 ""}
