# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab5_gcd.srcs/sources_1/imports/lab5_gcd/lab5_gcd.vhf"
vhdl xil_defaultlib  "../../../lab5_gcd.srcs/sim_1/imports/lab5_gcd/lab5_gcd_tb.vhd"

# Do not sort compile order
nosort
