****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Sun Feb 23 21:11:35 2025
****************************************


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: O[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  A[2] (in)                               0.000      0.000 r
  U25/ZN (INV_X16)                        0.001      0.001 f
  U24/ZN (NOR2_X4)                        0.003      0.003 r
  U23/ZN (NAND4_X4)                       0.006      0.009 f
  U33/ZN (NAND2_X4)                       0.004      0.013 r
  U36/ZN (NAND2_X4)                       0.002      0.015 f
  U34/ZN (NAND2_X2)                       0.002      0.017 r
  U51/ZN (XNOR2_X1)                       0.006      0.023 r
  O[7] (out)                              0.000      0.023 r
  data arrival time                                  0.023

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  clock reconvergence pessimism           0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  ---------------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -0.023
  ---------------------------------------------------------------
  slack (VIOLATED)                                  -0.023


1
