;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-130
	MOV -1, <-26
	MOV -11, <-20
	DJN -1, @-20
	JMN 270, 5
	JMZ 80, <62
	DJN <124, 126
	DJN 3, 20
	DJN 3, 20
	SLT #4, 40
	ADD #270, <401
	SLT #4, 40
	DJN -127, 100
	CMP @121, 103
	SUB @3, 0
	CMP @121, 103
	SUB @-700, 4
	DJN <121, 103
	SUB @-700, 4
	ADD -1, <-20
	ADD 30, 8
	SUB -12, @10
	ADD 30, 8
	MOV @-4, <-20
	SPL @804, 12
	SUB 20, @12
	SUB 804, 12
	SUB 20, @12
	ADD #4, -40
	JMZ 40, -120
	ADD 30, 8
	ADD 30, 8
	ADD #270, <401
	JMN -30, 3
	JMN 0, <402
	ADD 30, 8
	JMN 0, <402
	ADD 30, 8
	SPL 12, 12
	ADD #4, -40
	JMN 0, <402
	SUB 104, 12
	SPL 0, <336
	DJN -1, @-20
	SLT 20, @12
	DAT <42, <209
	SPL 0, <336
	ADD 30, 8
	SPL 0, <336
	DAT <42, <209
	ADD 30, 8
