<!doctype html>
<html class="no-js" lang="en" data-content_root="">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../../genindex.html" /><link rel="search" title="Search" href="../../search.html" />

    <link rel="shortcut icon" href="../../_static/icon.svg"/><!-- Generated with Sphinx 7.1.2 and Furo 2023.09.10 -->
        <title>Project template - HDL, Analog Devices v0.1 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=a746c00c" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo.css?v=135e06be" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo-extensions.css?v=36a5483c" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=e974aa45" />
    
    


<style>
  body {
    --color-code-background: #f8f8f8;
  --color-code-foreground: black;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
      }
    }
  }
</style></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-half" viewBox="0 0 24 24">
    <title>Auto light/dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-shadow">
      <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
      <circle cx="12" cy="12" r="9" />
      <path d="M13 12h5" />
      <path d="M13 15h4" />
      <path d="M13 18h1" />
      <path d="M13 9h4" />
      <path d="M13 6h1" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../../index.html"><div class="brand">HDL, Analog Devices v0.1 documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../index.html">
  
  
  <span class="sidebar-brand-text">HDL, Analog Devices v0.1 documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <p class="caption" role="heading"><span class="caption-text">User guide</span></p>
<ul>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle navigation of User Guide</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/ip_cores.html">IP cores</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting reference designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guideline.html">HDL coding guideline</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Libraries</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../library/axi_dmac/index.html">High-Speed DMA Controller</a></li>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../library/spi_engine/index.html">SPI Engine</a><input class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle navigation of SPI Engine</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/spi_engine_execution.html">Execution Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/control-interface.html">Control Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/pipeline-delays.html">Pipeline Delays</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../library/spi_engine/tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Projects</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../ad469x_fmc/index.html">AD469X-FMC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ad5766_sdz/index.html">AD5766-SDZ</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ad719x_asdz/index.html">AD719X-ASDZ</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ad738x_fmc/index.html">AD738X-FMC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ad7616_sdz/index.html">AD7616-SDZ</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ad9081_fmca_ebz/index.html">AD9081-FMCA-EBZ/AD9082-FMCA-EBZ</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ad9434_fmc/index.html">AD9434-FMC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ad9783_ebz/index.html">AD9783-EBZ</a></li>
<li class="toctree-l1"><a class="reference internal" href="../adaq7980_sdz/index.html">ADAQ7980-SDZ</a></li>
</ul>

</div>
</div>

      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          
<div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main">
          <section id="project-template">
<span id="template-project"></span><h1>Project template<a class="headerlink" href="#project-template" title="Permalink to this heading">#</a></h1>
<section id="overview">
<h2>Overview<a class="headerlink" href="#overview" title="Permalink to this heading">#</a></h2>
<p><strong>*Some specifications about the board, the chip, etc. Typically the
information found on the</strong> <a class="reference external" href="https://www.analog.com/en/products/">https://www.analog.com/en/products/</a>
<strong>website</strong>*</p>
</section>
<section id="supported-boards">
<h2>Supported boards<a class="headerlink" href="#supported-boards" title="Permalink to this heading">#</a></h2>
<p><strong>*IF IT APPLIES</strong>*</p>
<ul class="simple">
<li><p><a class="reference external" href="https://www.analog.com/EVAL-AD9081">AD9081-FMCA-EBZ</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/EVAL-AD9082">AD9082-FMCA-EBZ</a></p></li>
</ul>
</section>
<section id="supported-devices">
<h2>Supported devices<a class="headerlink" href="#supported-devices" title="Permalink to this heading">#</a></h2>
<p><strong>*EXAMPLES</strong>*</p>
<ul class="simple">
<li><p><a class="reference external" href="https://www.analog.com/AD9081">AD9081</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9177">AD9177</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9209">AD9209</a></p></li>
</ul>
</section>
<section id="supported-carriers">
<h2>Supported carriers<a class="headerlink" href="#supported-carriers" title="Permalink to this heading">#</a></h2>
<p><strong>*At least one. Should be updated each time the project is ported to
another carrier. Take these tables as an example:</strong>*</p>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 35.0%" />
<col style="width: 35.0%" />
<col style="width: 30.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Carrier</p></th>
<th class="head"><p>FMC slot</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference external" href="https://www.analog.com/EVAL-AD9081">AD9081-FMCA-EBZ</a></p></td>
<td><p><a class="reference external" href="https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/arria/10-sx.html">A10SoC</a></p></td>
<td><p>FMCA</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCK190">VCK190</a></p></td>
<td><p>FMC0</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCU118">VCU118</a></p></td>
<td><p>FMC+</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCU128">VCU128</a></p></td>
<td><p>FMC+</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZCU102">ZCU102</a></p></td>
<td><p>FMC HPC0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZC706">ZC706</a></p></td>
<td><p>FMC HPC</p></td>
</tr>
</tbody>
</table>
</div>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 35.0%" />
<col style="width: 35.0%" />
<col style="width: 30.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Carrier</p></th>
<th class="head"><p>FMC slot</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference external" href="https://www.analog.com/EVAL-AD9082">AD9082-FMCA-EBZ</a></p></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCK190">VCK190</a></p></td>
<td><p>FMC0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/VCU118">VCU118</a></p></td>
<td><p>FMC+</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZCU102">ZCU102</a></p></td>
<td><p>FMC HPC0</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p><a class="reference external" href="https://www.xilinx.com/ZC706">ZC706</a></p></td>
<td><p>FMC HPC</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="block-design">
<h2>Block design<a class="headerlink" href="#block-design" title="Permalink to this heading">#</a></h2>
<section id="block-diagram">
<h3>Block diagram<a class="headerlink" href="#block-diagram" title="Permalink to this heading">#</a></h3>
<p>If the project has multiple ways of configuration, then make subsections to
this section and show the default configuration and some other popular modes.</p>
<p>*** KEEP THIS PARAGRAPH ***
The data path and clock domains are depicted in the below diagram:</p>
<a class="reference internal image-reference" href="../../_images/ad9783_zcu102_block_diagram.svg"><img alt="AD9783-EBZ/ZCU102 block diagram" class="align-center" src="../../_images/ad9783_zcu102_block_diagram.svg" width="800" /></a>
<p>** MUST: Use SVG format for the diagram **</p>
<p>** TIP: Block diagrams should contain subtitles only if there are at least two
different diagrams **</p>
</section>
<section id="configuration-modes">
<h3>Configuration modes<a class="headerlink" href="#configuration-modes" title="Permalink to this heading">#</a></h3>
<p>*** MENTION IF ANY MODES ARE AVAILABLE FOR CONFIGURATION ***</p>
<p><strong>EXAMPLES BUT NOT LIMITED TO</strong></p>
<p>The following are the parameters of this project that can be configured:</p>
<ul class="simple">
<li><p>JESD_MODE: used link layer encoder mode</p>
<ul>
<li><p>64B66B - 64b66b link layer defined in JESD204C, uses AMD IP as Physical
Layer</p></li>
<li><p>8B10B  - 8b10b link layer defined in JESD204B, uses ADI IP as Physical
Layer</p></li>
</ul>
</li>
<li><p>RX_LANE_RATE: lane rate of the Rx link (MxFE to FPGA)</p></li>
<li><p>TX_LANE_RATE: lane rate of the Tx link (FPGA to MxFE)</p></li>
<li><p>REF_CLK_RATE: the rate of the reference clock</p></li>
<li><p>[RX/TX]_JESD_M: number of converters per link</p></li>
<li><p>[RX/TX]_JESD_L: number of lanes per link</p></li>
<li><p>[RX/TX]_JESD_S: number of samples per frame</p></li>
<li><p>[RX/TX]_JESD_NP: number of bits per sample</p></li>
<li><p>[RX/TX]_NUM_LINKS: number of links</p></li>
<li><p>[RX/TX]_TPL_WIDTH</p></li>
<li><p>TDD_SUPPORT: set to 1, adds the TDD; enables external synchronization through TDD. Must be set to 1 when SHARED_DEVCLK=1</p></li>
<li><p>SHARED_DEVCLK</p></li>
<li><p>TDD_CHANNEL_CNT</p></li>
<li><p>TDD_SYNC_WIDTH</p></li>
<li><p>TDD_SYNC_INT</p></li>
<li><p>TDD_SYNC_EXT</p></li>
<li><p>TDD_SYNC_EXT_CDC: if enabled, the CDC circuitry for the external sync signal is added</p></li>
<li><p>[RX/TX]_KS_PER_CHANNEL: Number of samples stored in internal buffers in
kilosamples per converter (M)</p></li>
<li><p>[ADC/DAC]_DO_MEM_TYPE</p></li>
<li><p>Check out this guide on more details regarding these parameters:
<a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_tdd">axi_tdd</a></p></li>
</ul>
</section>
<section id="clock-scheme">
<h3>Clock scheme<a class="headerlink" href="#clock-scheme" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p>External clock source
<a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad-synchrona14-ebz">AD-SYNCHRONA14-EBZ</a></p></li>
<li><p>SYSREF clocks are LVDS</p></li>
<li><p>ADCCLK and REFCLK are LVPECL</p></li>
</ul>
<p>** ADD IMAGE IF APPLIES! MUST: Use SVG format **</p>
<p><strong>*DESCRIBE OTHER COMPONENTS FROM THE PROJECT, EX: SYNCHRONA</strong>*</p>
<p>Only the channels presented in the clocking selection are relevant. For
the rest, you can either disable them or just put a divided frequency of
the source clock.</p>
<section id="limitations">
<h4>Limitations<a class="headerlink" href="#limitations" title="Permalink to this heading">#</a></h4>
<p><strong>*EXAMPLE OF CONFIGURATION/LIMITATION. PLEASE WRITE THIS KIND OF
INFORMATION IF IT APPLIES TO THE PROJECT</strong>*</p>
<p>The design has one JESD receive chain with 4 lanes at rate of 13Gbps.
The JESD receive chain consists of a physical layer represented by an
XCVR module, a link layer represented by an RX JESD LINK module and
transport layer represented by a RX JESD TPL module. The link operates
in Subclass 1.</p>
<p>The link is set for full bandwidth mode and operate with the following
parameters:</p>
<p>Deframer paramaters: L=4, M=2, F=1, S=1, NP=16</p>
<div class="line-block">
<div class="line">SYSREF - 5.078125 MHZ</div>
<div class="line">REFCLK - 325MHz (Lane Rate/40)</div>
<div class="line">DEVICECLK - 325 MHz</div>
<div class="line">ADCCLK - 1300MHz</div>
<div class="line">JESD204B Lane Rate - 13Gbps</div>
</div>
<p>The transport layer component presents on its output 128 bits at once on
every clock cycle, representing 4 samples per converter. The two receive
chains are merged together and transferred to the DDR with a single DMA.</p>
</section>
</section>
<section id="cpu-memory-interconnects-addresses">
<h3>CPU/Memory interconnects addresses<a class="headerlink" href="#cpu-memory-interconnects-addresses" title="Permalink to this heading">#</a></h3>
<p>*** KEEP THIS PARAGRAPH ***
The addresses are dependent on the architecture of the FPGA, having an offset
added to the base address from HDL (see more at <a class="reference internal" href="../../user_guide/architecture.html#architecture"><span class="std std-ref">HDL Architecture</span></a>).</p>
<p><strong>If there are any PL SPI connections, they must be added in this table too</strong></p>
<p>*** THIS IS JUST AN EXAMPLE ***</p>
<p>Depending on the values of parameters $INTF_CFG, $ADI_PHY_SEL and $TDD_SUPPORT,
some IPs are instatiated and some are not.</p>
<p>Check-out the table below to find out the conditions.</p>
<p>** MUST: Hexadecimal addresses are written in caps and separated by an underscore. **</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance</p></th>
<th class="head"><p>Depends on parameter</p></th>
<th class="head"><p>Zynq/Microblaze</p></th>
<th class="head"><p>ZynqMP</p></th>
<th class="head"><p>Versal</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>axi_mxfe_rx_xcvr</p></td>
<td><p>$INTF_CFG!=”TX” &amp; $ADI_PHY_SEL==1</p></td>
<td><p>0x44A6_0000</p></td>
<td><p>0x84A6_0000</p></td>
<td><p>0xA4A6_00000</p></td>
</tr>
<tr class="row-odd"><td><p>rx_mxfe_tpl_core</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x44A1_0000</p></td>
<td><p>0x84A1_0000</p></td>
<td><p>0xA4A1_00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_rx_jesd</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x44A9_0000</p></td>
<td><p>0x84A9_0000</p></td>
<td><p>0xA4A9_00000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_rx_dma</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x7C42_0000</p></td>
<td><p>0x9C42_0000</p></td>
<td><p>0xBC42_00000</p></td>
</tr>
<tr class="row-even"><td><p>mxfe_rx_data_offload</p></td>
<td><p>$INTF_CFG!=”TX”</p></td>
<td><p>0x7C45_0000</p></td>
<td><p>0x9C45_0000</p></td>
<td><p>0xBC45_00000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_xcvr</p></td>
<td><p>$INTF_CFG!=”RX” &amp; $ADI_PHY_SEL==1</p></td>
<td><p>0x44B6_0000</p></td>
<td><p>0x84B6_0000</p></td>
<td><p>0xA4B6_00000</p></td>
</tr>
<tr class="row-even"><td><p>tx_mxfe_tpl_core</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x44B1_0000</p></td>
<td><p>0x84B1_0000</p></td>
<td><p>0xA4B1_00000</p></td>
</tr>
<tr class="row-odd"><td><p>axi_mxfe_tx_jesd</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x44B9_0000</p></td>
<td><p>0x84B9_0000</p></td>
<td><p>0xA4B9_00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_mxfe_tx_dma</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x7C43_0000</p></td>
<td><p>0x9C43_0000</p></td>
<td><p>0xBC43_00000</p></td>
</tr>
<tr class="row-odd"><td><p>mxfe_tx_data_offload</p></td>
<td><p>$INTF_CFG!=”RX”</p></td>
<td><p>0x7C44_0000</p></td>
<td><p>0x9C44_0000</p></td>
<td><p>0xBC44_00000</p></td>
</tr>
<tr class="row-even"><td><p>axi_tdd_0</p></td>
<td><p>$TDD_SUPPORT==1</p></td>
<td><p>0x7C46_0000</p></td>
<td><p>0x9C46_0000</p></td>
<td><p>0xBC46_00000</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="i2c-connections">
<h3>I2C connections<a class="headerlink" href="#i2c-connections" title="Permalink to this heading">#</a></h3>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>I2C type</p></th>
<th class="head"><p>I2C manager instance</p></th>
<th class="head"><p>Alias</p></th>
<th class="head"><p>Address</p></th>
<th class="head"><p>I2C subordinate</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="spi-connections">
<h3>SPI connections<a class="headerlink" href="#spi-connections" title="Permalink to this heading">#</a></h3>
<p>THESE ARE JUST EXAMPLES!!!
USE WHICHEVER FITS BEST YOUR CASE</p>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>SPI type</p></th>
<th class="head"><p>SPI manager instance</p></th>
<th class="head"><p>SPI subordinate</p></th>
<th class="head"><p>CS</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PS</p></td>
<td><p>SPI 0</p></td>
<td><p>ADXYZT</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>PS</p></td>
<td><p>SPI 1</p></td>
<td><p>AD0000</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>PL</p></td>
<td><p>axi_spi_bus_1</p></td>
<td><p>AD23456</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="gpios">
<h3>GPIOs<a class="headerlink" href="#gpios" title="Permalink to this heading">#</a></h3>
<p><strong>Add explanation depending on your case</strong></p>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 15.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>GPIO signal</p></th>
<th class="head"><p>Direction</p></th>
<th class="head"><p>HDL GPIO EMIO</p></th>
<th class="head"><p>Software GPIO</p></th>
<th class="head"><p>Software GPIO</p></th>
</tr>
<tr class="row-even"><th class="head"></th>
<th class="head"><p>(from FPGA view)</p></th>
<th class="head"></th>
<th class="head"><p>Zynq-7000</p></th>
<th class="head"><p>Zynq MP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>signal_name[31:0]</p></td>
<td><p>IN/OUT/INOUT</p></td>
<td><p>127:96</p></td>
<td><p>181:150</p></td>
<td><p>205:174</p></td>
</tr>
<tr class="row-even"><td><p>signal_name[31:0]</p></td>
<td><p>IN/OUT/INOUT</p></td>
<td><p>95:64</p></td>
<td><p>149:118</p></td>
<td><p>173:142</p></td>
</tr>
<tr class="row-odd"><td><p>signal_name[31:0]</p></td>
<td><p>IN/OUT/INOUT</p></td>
<td><p>63:32</p></td>
<td><p>117:86</p></td>
<td><p>141:110</p></td>
</tr>
</tbody>
</table>
</div>
<p>** MUST: GPIOs should be listed in descending order and should have the number
of bits specified next to their name **</p>
</section>
<section id="interrupts">
<h3>Interrupts<a class="headerlink" href="#interrupts" title="Permalink to this heading">#</a></h3>
<p>Below are the Programmable Logic interrupts used in this project.</p>
<p>You have many ways of writing this table: as a list-table or really to draw
it. Take a look in the .rst of this page to see how they’re written and
which suits best your case.</p>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 30.0%" />
<col style="width: 10.0%" />
<col style="width: 15.0%" />
<col style="width: 15.0%" />
<col style="width: 15.0%" />
<col style="width: 15.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Instance name</p></th>
<th class="head"><p>HDL</p></th>
<th class="head"><p>Linux Zynq</p></th>
<th class="head"><p>Actual Zynq</p></th>
<th class="head"><p>Linux ZynqMP</p></th>
<th class="head"><p>Actual ZynqMP</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>—</p></td>
<td><p>15</p></td>
<td><p>59</p></td>
<td><p>91</p></td>
<td><p>111</p></td>
<td><p>143</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>14</p></td>
<td><p>58</p></td>
<td><p>90</p></td>
<td><p>110</p></td>
<td><p>142</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>13</p></td>
<td><p>57</p></td>
<td><p>89</p></td>
<td><p>109</p></td>
<td><p>141</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>12</p></td>
<td><p>56</p></td>
<td><p>88</p></td>
<td><p>108</p></td>
<td><p>140</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>11</p></td>
<td><p>55</p></td>
<td><p>87</p></td>
<td><p>107</p></td>
<td><p>139</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>10</p></td>
<td><p>54</p></td>
<td><p>86</p></td>
<td><p>106</p></td>
<td><p>138</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>9</p></td>
<td><p>53</p></td>
<td><p>85</p></td>
<td><p>105</p></td>
<td><p>137</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>8</p></td>
<td><p>52</p></td>
<td><p>84</p></td>
<td><p>104</p></td>
<td><p>136</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>7</p></td>
<td><p>36</p></td>
<td><p>68</p></td>
<td><p>96</p></td>
<td><p>128</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>6</p></td>
<td><p>35</p></td>
<td><p>67</p></td>
<td><p>95</p></td>
<td><p>127</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>5</p></td>
<td><p>34</p></td>
<td><p>66</p></td>
<td><p>94</p></td>
<td><p>126</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>4</p></td>
<td><p>33</p></td>
<td><p>65</p></td>
<td><p>93</p></td>
<td><p>125</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>3</p></td>
<td><p>32</p></td>
<td><p>64</p></td>
<td><p>92</p></td>
<td><p>124</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>2</p></td>
<td><p>31</p></td>
<td><p>63</p></td>
<td><p>91</p></td>
<td><p>123</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>1</p></td>
<td><p>30</p></td>
<td><p>62</p></td>
<td><p>90</p></td>
<td><p>122</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>0</p></td>
<td><p>29</p></td>
<td><p>61</p></td>
<td><p>89</p></td>
<td><p>121</p></td>
</tr>
</tbody>
</table>
</div>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Instance name</p></th>
<th class="head"><p>HDL</p></th>
<th class="head"><p>Linux Zynq</p></th>
<th class="head"><p>Actual Zynq</p></th>
<th class="head"><p>Linux ZynqMP</p></th>
<th class="head"><p>Actual ZynqMP</p></th>
<th class="head"><p>S10SoC</p></th>
<th class="head"><p>Linux Cyclone V</p></th>
<th class="head"><p>Actual Cyclone V</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>—</p></td>
<td><p>15</p></td>
<td><p>59</p></td>
<td><p>91</p></td>
<td><p>111</p></td>
<td><p>143</p></td>
<td><p>32</p></td>
<td><p>55</p></td>
<td><p>87</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>14</p></td>
<td><p>58</p></td>
<td><p>90</p></td>
<td><p>110</p></td>
<td><p>142</p></td>
<td><p>31</p></td>
<td><p>54</p></td>
<td><p>86</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>13</p></td>
<td><p>57</p></td>
<td><p>89</p></td>
<td><p>109</p></td>
<td><p>141</p></td>
<td><p>30</p></td>
<td><p>53</p></td>
<td><p>85</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>12</p></td>
<td><p>56</p></td>
<td><p>88</p></td>
<td><p>108</p></td>
<td><p>140</p></td>
<td><p>29</p></td>
<td><p>52</p></td>
<td><p>84</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>11</p></td>
<td><p>55</p></td>
<td><p>87</p></td>
<td><p>107</p></td>
<td><p>139</p></td>
<td><p>28</p></td>
<td><p>51</p></td>
<td><p>83</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>10</p></td>
<td><p>54</p></td>
<td><p>86</p></td>
<td><p>106</p></td>
<td><p>138</p></td>
<td><p>27</p></td>
<td><p>50</p></td>
<td><p>82</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>9</p></td>
<td><p>53</p></td>
<td><p>85</p></td>
<td><p>105</p></td>
<td><p>137</p></td>
<td><p>26</p></td>
<td><p>49</p></td>
<td><p>81</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>8</p></td>
<td><p>52</p></td>
<td><p>84</p></td>
<td><p>104</p></td>
<td><p>136</p></td>
<td><p>25</p></td>
<td><p>48</p></td>
<td><p>80</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>7</p></td>
<td><p>36</p></td>
<td><p>68</p></td>
<td><p>96</p></td>
<td><p>128</p></td>
<td><p>24</p></td>
<td><p>47</p></td>
<td><p>79</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>6</p></td>
<td><p>35</p></td>
<td><p>67</p></td>
<td><p>95</p></td>
<td><p>127</p></td>
<td><p>23</p></td>
<td><p>46</p></td>
<td><p>78</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>5</p></td>
<td><p>34</p></td>
<td><p>66</p></td>
<td><p>94</p></td>
<td><p>126</p></td>
<td><p>22</p></td>
<td><p>45</p></td>
<td><p>77</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>4</p></td>
<td><p>33</p></td>
<td><p>65</p></td>
<td><p>93</p></td>
<td><p>125</p></td>
<td><p>21</p></td>
<td><p>44</p></td>
<td><p>76</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>3</p></td>
<td><p>32</p></td>
<td><p>64</p></td>
<td><p>92</p></td>
<td><p>124</p></td>
<td><p>20</p></td>
<td><p>43</p></td>
<td><p>75</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>2</p></td>
<td><p>31</p></td>
<td><p>63</p></td>
<td><p>91</p></td>
<td><p>123</p></td>
<td><p>19</p></td>
<td><p>42</p></td>
<td><p>74</p></td>
</tr>
<tr class="row-even"><td><p>—</p></td>
<td><p>1</p></td>
<td><p>30</p></td>
<td><p>62</p></td>
<td><p>90</p></td>
<td><p>122</p></td>
<td><p>18</p></td>
<td><p>41</p></td>
<td><p>73</p></td>
</tr>
<tr class="row-odd"><td><p>—</p></td>
<td><p>0</p></td>
<td><p>29</p></td>
<td><p>61</p></td>
<td><p>89</p></td>
<td><p>121</p></td>
<td><p>17</p></td>
<td><p>40</p></td>
<td><p>72</p></td>
</tr>
</tbody>
</table>
</div>
<p>!!!! These are the project-specific interrupts (usually found in
/project_name/common/Project_name_bd,tcl).
Add the name of the component that uses that interrupt.
Delete the dropdown section when you insert the table in your page</p>
<p>NOTE THAT FOR ULTRASCALE+ DEVICES, THE PS I2C IS NOT SUPPORTED IN LINUX!!
ALWAYS USE PL I2C FOR THESE DESIGNS!!</p>
</section>
</section>
<section id="building-the-hdl-project">
<h2>Building the HDL project<a class="headerlink" href="#building-the-hdl-project" title="Permalink to this heading">#</a></h2>
<p><strong>*YOU CAN KEEP THE FIRST PARAGRAPH SINCE IT IS GENERIC</strong>*</p>
<p>The design is built upon ADI’s generic HDL reference design framework.
ADI does not distribute the bit/elf files of these projects so they
must be built from the sources available <a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/">here</a>. To get
the source you must
<a class="reference external" href="https://git-scm.com/book/en/v2/Git-Basics-Getting-a-Git-Repository">clone</a>
the HDL repository.</p>
<p>Then go to the <strong>*PROJECT LOCATION WITHIN HDL (EX:
projects/ad9695/zcu102)</strong>* location and run the make command by
typing in your command prompt:</p>
<p><strong>Linux/Cygwin/WSL</strong></p>
<p><strong>*Say which is the default configuration that’s built when running
``make``, give examples of running with all parameters and also with
just one. Say that it will create a folder with the name … when
running with the following parameters.</strong>*</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="linenos">1</span>user@analog:~$ cd hdl/projects/ad9081_fmca_ebz/zcu102
<span class="hll"><span class="linenos">2</span>// these are just examples of how to write the *make* command with parameters
</span><span class="linenos">3</span>user@analog:~/hdl/projects/ad9081_fmca_ebz/zcu102$ make parameter1=value parameter2=value
<span class="linenos">4</span>
<span class="linenos">5</span>user@analog:~$ cd hdl/projects/ad9081_fmca_ebz/a10soc
<span class="hll"><span class="linenos">6</span>// these are just examples of how to write the *make* command with parameters
</span><span class="linenos">7</span>user@analog:~/hdl/projects/ad9081_fmca_ebz/a10soc$ make RX_LANE_RATE=2.5 TX_LANE_RATE=2.5 RX_JESD_L=8 RX_JESD_M=4 RX_JESD_S=1 RX_JESD_NP=16 TX_JESD_L=8 TX_JESD_M=4 TX_JESD_S=1 TX_JESD_NP=16
</pre></div>
</div>
<p>The following dropdowns contain tables with the parameters that can be used to
configure this project, depending on the carrier used.
Where a cell contains a — (dash) it means that the parameter doesn’t exist
for that project (ad9081_fmca_ebz/carrier or ad9082_fmca_ebz/carrier).</p>
<div><div class="collapsible docutils container">
<input class="collapsible_input" id="0ac3edf16516bf32c861b8fb1448a489820d45b9" name="0ac3edf16516bf32c861b8fb1448a489820d45b9" type="checkbox"></input><label for="0ac3edf16516bf32c861b8fb1448a489820d45b9"><p>Default values of the ``make`` parameters for AD9082-FMCA-EBZ</p>
<div class="icon"></div></label><div class="collapsible_content docutils container">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head" rowspan="2"><p>Parameter</p></th>
<th class="head" colspan="4"><dl class="simple">
<dt>Default value of the parameters</dt><dd><p>depending on carrier</p>
</dd>
</dl>
</th>
</tr>
<tr class="row-even"><th class="head"><p>VCK190</p></th>
<th class="head"><p>VCU118</p></th>
<th class="head"><p>ZC706</p></th>
<th class="head"><p>ZCU102</p></th>
</tr>
</thead>
<tbody>
<tr class="row-odd"><td><p>JESD_MODE</p></td>
<td><p>64B66B</p></td>
<td><p>8B10B</p></td>
<td><p><span class="red">8B10B*</span></p></td>
<td><p><span class="red">8B10B*</span></p></td>
</tr>
<tr class="row-even"><td><p>RX_LANE_RATE</p></td>
<td><p>24.75</p></td>
<td><p>15</p></td>
<td><p>10</p></td>
<td><p>15</p></td>
</tr>
<tr class="row-odd"><td><p>TX_LANE_RATE</p></td>
<td><p>24.75</p></td>
<td><p>15</p></td>
<td><p>10</p></td>
<td><p>15</p></td>
</tr>
<tr class="row-even"><td><p>REF_CLK_RATE</p></td>
<td><p>375</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_M</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_L</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>RX_JESD_S</p></td>
<td><p>4</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_JESD_NP</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>RX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>RX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_M</p></td>
<td><p>4</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_L</p></td>
<td><p>8</p></td>
<td><p>8</p></td>
<td><p>4</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>TX_JESD_S</p></td>
<td><p>8</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_JESD_NP</p></td>
<td><p>12</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
<td><p>16</p></td>
</tr>
<tr class="row-odd"><td><p>TX_NUM_LINKS</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>TX_TPL_WIDTH</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
<td><p>{}</p></td>
</tr>
<tr class="row-odd"><td><p>RX_KS_PER_CHANNEL</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
<tr class="row-even"><td><p>TX_KS_PER_CHANNEL</p></td>
<td><p>64</p></td>
<td><p>64</p></td>
<td><p>—</p></td>
<td><p>—</p></td>
</tr>
</tbody>
</table>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p><code class="docutils literal notranslate"><span class="pre">*</span></code> — for this carrier only the 8B10B mode is supported</p>
</div>
</div>
</div>
</div><p>The result of the build, if parameters were used, will be in a folder named
by the configuration used:</p>
<p>if the following command was run</p>
<p><code class="docutils literal notranslate"><span class="pre">make</span> <span class="pre">RX_LANE_RATE=2.5</span> <span class="pre">TX_LANE_RATE=2.5</span> <span class="pre">RX_JESD_L=8</span> <span class="pre">RX_JESD_M=4</span> <span class="pre">RX_JESD_S=1</span> <span class="pre">RX_JESD_NP=16</span> <span class="pre">TX_JESD_L=8</span> <span class="pre">TX_JESD_M=4</span> <span class="pre">TX_JESD_S=1</span> <span class="pre">TX_JESD_NP=16</span></code></p>
<p>then the folder name will be:</p>
<p><code class="docutils literal notranslate"><span class="pre">RXRATE2_5_TXRATE2_5_RXL8_RXM4_RXS1_RXNP16_TXL8_TXM4_TXS1_TXNP16</span></code>
because of truncation of some keywords so the name will not exceed the limits
of the Operating System (<code class="docutils literal notranslate"><span class="pre">JESD</span></code>, <code class="docutils literal notranslate"><span class="pre">LANE</span></code>, etc. are removed) of 260
characters.</p>
<p><strong>*KEEP THIS LINE TOO</strong>*
A more comprehensive build guide can be found in the <a class="reference internal" href="../../user_guide/build_hdl.html#build-hdl"><span class="std std-ref">Build an HDL project</span></a> user guide.</p>
</section>
<section id="software-considerations">
<h2>Software considerations<a class="headerlink" href="#software-considerations" title="Permalink to this heading">#</a></h2>
<p>*** MENTION THESE ***</p>
<section id="adc-crossbar-config-this-is-just-an-example">
<h3>ADC - crossbar config *** THIS IS JUST AN EXAMPLE ***<a class="headerlink" href="#adc-crossbar-config-this-is-just-an-example" title="Permalink to this heading">#</a></h3>
<p>Due to physical constraints, Rx lanes are reordered as described in the
following table.</p>
<p>e.g physical lane 2 from ADC connects to logical lane 7
from the FPGA. Therefore the crossbar from the device must be set
accordingly.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>ADC phy Lane</p></th>
<th class="head"><p>FPGA Rx lane / Logical Lane</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>3</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="dac-crossbar-config-this-is-just-an-example">
<h3>DAC - crossbar config *** THIS IS JUST AN EXAMPLE ***<a class="headerlink" href="#dac-crossbar-config-this-is-just-an-example" title="Permalink to this heading">#</a></h3>
<p>Due to physical constraints, Tx lanes are reordered as described in the
following table:</p>
<p>e.g physical lane 2 from DAC connects to logical lane 7
from the FPGA. Therefore the crossbar from the device must be set
accordingly.</p>
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>DAC phy Lane</p></th>
<th class="head"><p>FPGA Tx lane / Logical Lane</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>7</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>6</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>5</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>3</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>
<section id="resources">
<h2>Resources<a class="headerlink" href="#resources" title="Permalink to this heading">#</a></h2>
<section id="systems-related">
<h3>Systems related<a class="headerlink" href="#systems-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p>Links to the Quick start guides, to the pages where the hardware changes are
specified in detail, etc. in the form of a table as the one below</p></li>
</ul>
<p><strong>THIS IS JUST AN EXAMPLE</strong></p>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz">[Wiki] AD9081 &amp; AD9082 &amp; AD9988 &amp; AD9986 Prototyping Platform User Guide</a></p></li>
<li><p>Here you can find all the quick start guides on wiki documentation:dokuwiki:<cite>[Wiki] AD9081 Quick Start Guides &lt;resources/eval/user-guides/ad9081_fmca_ebz/quickstart&gt;</cite></p></li>
</ul>
<p>Here you can find the quick start guides available for these evaluation boards:</p>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 20.0%" />
<col style="width: 10.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 10.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Evaluation board</p></th>
<th class="head"><p>Zynq-7000</p></th>
<th class="head"><p>Zynq UltraScale+ MP</p></th>
<th class="head"><p>Microblaze</p></th>
<th class="head"><p>Versal</p></th>
<th class="head"><p>Arria 10</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AD9081/AD9082-FMCA-EBZ</p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/zynq">ZC706</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/zynqmp">ZCU102</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/microblaze">VCU118</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081_fmca_ebz/quickstart/versal">VCK190/VMK180</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/eval/user-guides/ad9081/quickstart/a10soc">A10SoC</a></p></td>
</tr>
</tbody>
</table>
</div>
<ul class="simple">
<li><p>Other relevant information</p></li>
</ul>
</section>
<section id="hardware-related">
<h3>Hardware related<a class="headerlink" href="#hardware-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p>Product datasheets:</p>
<ul>
<li><p><a class="reference external" href="https://www.analog.com/AD9081">AD9081</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9082">AD9082</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9988">AD9988</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/AD9986">AD9986</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="https://www.analog.com/media/en/technical-documentation/user-guides/ad9081-ad9082-ug-1578.pdf">UG-1578, Device User Guide</a></p></li>
<li><p><a class="reference external" href="https://www.analog.com/media/en/technical-documentation/user-guides/ad9081-fmca-ebz-9082-fmca-ebz-ug-1829.pdf">UG-1829, Evaluation Board User Guide</a></p></li>
</ul>
</section>
<section id="hdl-related">
<h3>HDL related<a class="headerlink" href="#hdl-related" title="Permalink to this heading">#</a></h3>
<ul class="simple">
<li><p>Link to the project source code</p></li>
<li><p>Table like the one below. Must have as first IP (if it exists) the IP that
was created with this project (i.e., axi_ad9783). If there isn’t, then to
be taken in the order they are written in the Makefile of the project,
stating the source code link in a column and the documentation link in
another column</p></li>
<li><p>Other relevant information</p></li>
</ul>
<p><strong>THIS IS JUST AN EXAMPLE</strong></p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/projects/ad9081_fmca_ebz">AD9081_FMCA_EBZ HDL project source code</a></p></li>
<li><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/projects/ad9082_fmca_ebz">AD9082_FMCA_EBZ HDL project source code</a></p></li>
</ul>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 30.0%" />
<col style="width: 35.0%" />
<col style="width: 35.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>IP name</p></th>
<th class="head"><p>Source code link</p></th>
<th class="head"><p>Documentation link</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>AXI_DMAC</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/axi_dmac">library/axi_dmac</a></p></td>
<td><p><a class="reference internal" href="../../library/axi_dmac/index.html#axi-dmac"><span class="std std-ref">here</span></a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_SYSID</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/axi_sysid">library/axi_sysid</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_sysid">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>SYSID_ROM</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/sysid_rom">library/sysid_rom</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_sysid">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_CPACK2</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/util_pack/util_cpack2">library/util_pack/util_cpack2</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/util_cpack">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>UTIL_UPACK2</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/util_pack/util_upack2">library/util_pack/util_upack2</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/util_upack">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>UTIL_ADXCVR for AMD</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/xilinx/util_adxcvr">library/xilinx/util_adxcvr</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/util_xcvr">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_ADXCVR for Intel</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/intel/axi_adxcvr">library/intel/axi_adxcvr</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_adxcvr">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_ADXCVR for AMD</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/xilinx/axi_adxcvr">library/xilinx/axi_adxcvr</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/axi_adxcvr">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>AXI_JESD204_RX</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/jesd204/axi_jesd204_rx">library/jesd204/axi_jesd204_rx</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_rx">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>AXI_JESD204_TX</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/jesd204/axi_jesd204_tx">library/jesd204/axi_jesd204_tx</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/axi_jesd204_tx">[Wiki]</a></p></td>
</tr>
<tr class="row-even"><td><p>JESD204_TPL_ADC</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/jesd204/ad_ip_jesd204_tpl_adc">library/jesd204/ad_ip_jesd204_tpl_adc</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/jesd204_tpl_adc">[Wiki]</a></p></td>
</tr>
<tr class="row-odd"><td><p>JESD204_TPL_DAC</p></td>
<td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/library/jesd204/ad_ip_jesd204_tpl_dac">library/jesd204/ad_ip_jesd204_tpl_dac</a></p></td>
<td><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204/jesd204_tpl_dac">[Wiki]</a></p></td>
</tr>
</tbody>
</table>
</div>
<p>*** MENTION THESE for JESD reference designs ***</p>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/docs/hdl/generic_jesd_bds">[Wiki] Generic JESD204B block designs</a></p></li>
<li><p><a class="reference external" href="https://wiki.analog.com/resources/fpga/peripherals/jesd204">[Wiki] JESD204B High-Speed Serial Interface Support</a></p></li>
</ul>
<p>*** MENTION THIS for SPI Engine reference designs ***</p>
<ul class="simple">
<li><p><a class="reference internal" href="../../library/spi_engine/index.html#spi-engine"><span class="std std-ref">SPI Engine Framework documentation</span></a></p></li>
</ul>
</section>
<section id="software-related">
<h3>Software related<a class="headerlink" href="#software-related" title="Permalink to this heading">#</a></h3>
<p><strong>THIS IS JUST AN EXAMPLE</strong></p>
<ul class="simple">
<li><p><a class="reference external" href="https://wiki.analog.com/resources/tools-software/linux-drivers/iio-mxfe/ad9081">[Wiki] AD9081-FMCA-EBZ Linux driver wiki page</a></p></li>
</ul>
<p>If there is no Linux driver page, then insert a link to the code of the driver
and of the device tree.</p>
<ul class="simple">
<li><p>Python support (THIS IS JUST AN EXAMPLE):</p>
<ul>
<li><p><a class="reference external" href="https://analogdevicesinc.github.io/pyadi-iio/devices/adi.ad9081.html">AD9081 class documentation</a></p></li>
<li><p><a class="reference external" href="https://analogdevicesinc.github.io/pyadi-iio/">PyADI-IIO documentation</a></p></li>
</ul>
</li>
</ul>
</section>
</section>
<section id="more-information">
<h2>More information<a class="headerlink" href="#more-information" title="Permalink to this heading">#</a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../../user_guide/index.html#user-guide"><span class="std std-ref">ADI HDL User guide</span></a></p></li>
</ul>
</section>
<section id="support">
<h2>Support<a class="headerlink" href="#support" title="Permalink to this heading">#</a></h2>
<p><a class="reference external" href="https://www.analog.com/en/index.html">Analog Devices, Inc.</a> will provide <strong>limited</strong> online support for anyone
using the <a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/main/">reference design</a> with <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> components via the
<a class="reference external" href="https://ez.analog.com/fpga">EngineerZone</a> FPGA reference designs forum.</p>
<p>For questions regarding the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> Linux device drivers, device trees, etc.
from our <a class="reference external" href="https://github.com/analogdevicesinc/linux/blob/main/">Linux GitHub repository</a>, the team will offer support
on the <a class="reference external" href="https://ez.analog.com/linux-software-drivers">EngineerZone</a> Linux software drivers forum.</p>
<p>For questions concerning the <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> No-OS drivers, from our
<a class="reference external" href="https://github.com/analogdevicesinc/no-os/blob/main/">No-OS GitHub repository</a>, the team will offer support on the
<a class="reference external" href="https://ez.analog.com/microcontroller-no-os-drivers">EngineerZone</a> microcontroller No-OS drivers forum.</p>
<p>It should be noted, that the older the tools’ versions and release branches
are, the lower the chances to receive support from <a class="reference external" href="https://www.analog.com/en/index.html">ADI</a> engineers.</p>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>
        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          
          
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2023, Analog Devices Inc
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">Project template</a><ul>
<li><a class="reference internal" href="#overview">Overview</a></li>
<li><a class="reference internal" href="#supported-boards">Supported boards</a></li>
<li><a class="reference internal" href="#supported-devices">Supported devices</a></li>
<li><a class="reference internal" href="#supported-carriers">Supported carriers</a></li>
<li><a class="reference internal" href="#block-design">Block design</a><ul>
<li><a class="reference internal" href="#block-diagram">Block diagram</a></li>
<li><a class="reference internal" href="#configuration-modes">Configuration modes</a></li>
<li><a class="reference internal" href="#clock-scheme">Clock scheme</a><ul>
<li><a class="reference internal" href="#limitations">Limitations</a></li>
</ul>
</li>
<li><a class="reference internal" href="#cpu-memory-interconnects-addresses">CPU/Memory interconnects addresses</a></li>
<li><a class="reference internal" href="#i2c-connections">I2C connections</a></li>
<li><a class="reference internal" href="#spi-connections">SPI connections</a></li>
<li><a class="reference internal" href="#gpios">GPIOs</a></li>
<li><a class="reference internal" href="#interrupts">Interrupts</a></li>
</ul>
</li>
<li><a class="reference internal" href="#building-the-hdl-project">Building the HDL project</a></li>
<li><a class="reference internal" href="#software-considerations">Software considerations</a><ul>
<li><a class="reference internal" href="#adc-crossbar-config-this-is-just-an-example">ADC - crossbar config *** THIS IS JUST AN EXAMPLE ***</a></li>
<li><a class="reference internal" href="#dac-crossbar-config-this-is-just-an-example">DAC - crossbar config *** THIS IS JUST AN EXAMPLE ***</a></li>
</ul>
</li>
<li><a class="reference internal" href="#resources">Resources</a><ul>
<li><a class="reference internal" href="#systems-related">Systems related</a></li>
<li><a class="reference internal" href="#hardware-related">Hardware related</a></li>
<li><a class="reference internal" href="#hdl-related">HDL related</a></li>
<li><a class="reference internal" href="#software-related">Software related</a></li>
</ul>
</li>
<li><a class="reference internal" href="#more-information">More information</a></li>
<li><a class="reference internal" href="#support">Support</a></li>
</ul>
</li>
</ul>

          </div>
        </div>
      </div>
      
      
    </aside>
  </div>
</div><script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js?v=4c0d86c8"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=4825356b"></script>
    <script src="../../_static/scripts/furo.js?v=32e29ea5"></script>
    <script src="https://wavedrom.com/skins/default.js"></script>
    <script src="https://wavedrom.com/wavedrom.min.js"></script>
    </body>
</html>