## apb-adv_timer

|S.No	| Test Case	| Required	| Status	| Pass/Fail|
| ---   | ---       | ---       | ---       | ---       |
|1	| timer0_channel0_cmd_start_test	| Yes	    | 	    |       |
|2	| timer0_channel0_cmd_stop_test	| Yes	    | 	    |       |
|3	| timer0_channel0_cmd_update_test	| Yes	    | 	    |       |
|4	| timer0_channel0_cmd_reset_test	| Yes	    | 	    |       |
|5	| timer0_channel0_cmd_arm_test	| Yes	| 	|  |
|6	| timer0_channel1_cmd_start_test	| Yes	| 	|  |
|7	| timer0_channel1_cmd_stop_test	| Yes	    | 	    |       |
|8	| timer0_channel1_cmd_update_test	| Yes	    | 	    |       |
|9	| timer0_channel1_cmd_reset_test	| Yes	    | 	    |       |
|10	| timer0_channel1_cmd_arm_test	| Yes	| 	|  |
|11	| timer0_channel2_cmd_start_test	| Yes	    | 	    |       |
|12	| timer0_channel2_cmd_stop_test	| Yes	    | 	    |       |
|13	| timer0_channel2_cmd_update_test	| Yes	    | 	    |       |
|14	| timer0_channel2_cmd_reset_test	| Yes	    | 	    |       |
|15	| timer0_channel2_cmd_arm_test	| Yes	| 	|  |
|16	| timer0_channel3_cmd_start_test	| Yes	| 	|  |
|17	| timer0_channel3_cmd_stop_test	| Yes	    | 	    |       |
|18	| timer0_channel3_cmd_update_test	| Yes	    | 	    |       |
|19	| timer0_channel3_cmd_reset_test	| Yes	    | 	    |       |
|20	| timer0_channel3_cmd_arm_test	| Yes	| 	|  |
|21	| timer0_channel0_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|22	| timer0_channel1_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|23	| timer0_channel2_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|24	| timer0_channel3_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|25	| timer0_channel0_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|26	| timer0_channel0_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|27	| timer0_channel0_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|28	| timer0_channel0_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|39	| timer0_channel0_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|30	| timer0_channel0_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|31	| timer0_channel0_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|32	| timer0_channel0_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|33	| timer0_channel0_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|34	| timer0_channel0_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|35	| timer0_channel0_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|36	| timer0_channel0_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|37	| timer0_channel0_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|38	| timer0_channel0_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|39	| timer0_channel0_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|40	| timer0_channel0_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|41	| timer0_channel1_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|42	| timer0_channel1_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|43	| timer0_channel1_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|44	| timer0_channel1_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|45	| timer0_channel1_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|46	| timer0_channel1_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|47	| timer0_channel1_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|48	| timer0_channel1_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|49	| timer0_channel1_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|50	| timer0_channel1_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|51	| timer0_channel1_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|52	| timer0_channel1_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|53	| timer0_channel1_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|54	| timer0_channel1_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|55	| timer0_channel1_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|56	| timer0_channel1_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|57	| timer0_channel2_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|58	| timer0_channel2_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|59	| timer0_channel2_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|60	| timer0_channel2_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|61	| timer0_channel2_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|62	| timer0_channel2_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|63	| timer0_channel2_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|64	| timer0_channel2_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|65	| timer0_channel2_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|66	| timer0_channel2_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|67	| timer0_channel2_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|68	| timer0_channel2_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|69	| timer0_channel2_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|70	| timer0_channel2_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|71	| timer0_channel2_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|72	| timer0_channel2_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|73	| timer0_channel3_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|74	| timer0_channel3_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|75	| timer0_channel3_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|76	| timer0_channel3_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|77	| timer0_channel3_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|78	| timer0_channel3_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|79	| timer0_channel3_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|80	| timer0_channel3_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|81	| timer0_channel3_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|82	| timer0_channel3_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|83	| timer0_channel3_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|84	| timer0_channel3_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|85	| timer0_channel3_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|86	| timer0_channel3_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|87	| timer0_channel3_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|88	| timer0_channel3_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|89	| timer0_counter_status_read_test	    		| Yes	    | 	    |       |
|90	| timer0_channel0_event0_src_test	    		| Yes	    | 	    |       |
|91	| timer0_channel0_event1_src_test	    		| Yes	    | 	    |       |
|92	| timer0_channel0_event2_src_test	    		| Yes	    | 	    |       |
|93	| timer0_channel0_event3_src_test	    		| Yes	    | 	    |       |
|94	| timer0_channel1_event0_src_test	    		| Yes	    | 	    |       |
|95	| timer0_channel1_event1_src_test	    		| Yes	    | 	    |       |
|96	| timer0_channel1_event2_src_test	    		| Yes	    | 	    |       |
|97	| timer0_channel1_event3_src_test	    		| Yes	    | 	    |       |
|98	| timer0_channel2_event0_src_test	    		| Yes	    | 	    |       |
|99	| timer0_channel2_event1_src_test	    		| Yes	    | 	    |       |
|100	| timer0_channel2_event2_src_test	    		| Yes	    | 	    |       |
|101	| timer0_channel2_event3_src_test	    		| Yes	    | 	    |       |
|102	| timer0_channel3_event0_src_test	    		| Yes	    | 	    |       |
|103	| timer0_channel3_event1_src_test	    		| Yes	    | 	    |       |
|104	| timer0_channel3_event2_src_test	    		| Yes	    | 	    |       |
|105	| timer0_channel3_event3_src_test	    		| Yes	    | 	    |       |
|106	| timer1_channel0_cmd_start_test	| Yes	    | 	    |       |
|107	| timer1_channel0_cmd_stop_test	| Yes	    | 	    |       |
|108	| timer1_channel0_cmd_update_test	| Yes	    | 	    |       |
|109	| timer1_channel0_cmd_reset_test	| Yes	    | 	    |       |
|110	| timer1_channel0_cmd_arm_test	| Yes	| 	|  |
|111	| timer1_channel1_cmd_start_test	| Yes	| 	|  |
|112	| timer1_channel1_cmd_stop_test	| Yes	    | 	    |       |
|113	| timer1_channel1_cmd_update_test	| Yes	    | 	    |       |
|114	| timer1_channel1_cmd_reset_test	| Yes	    | 	    |       |
|115	| timer1_channel1_cmd_arm_test	| Yes	| 	|  |
|116	| timer1_channel2_cmd_start_test	| Yes	    | 	    |       |
|117	| timer1_channel2_cmd_stop_test	| Yes	    | 	    |       |
|118	| timer1_channel2_cmd_update_test	| Yes	    | 	    |       |
|119	| timer1_channel2_cmd_reset_test	| Yes	    | 	    |       |
|120	| timer1_channel2_cmd_arm_test	| Yes	| 	|  |
|121	| timer1_channel3_cmd_start_test	| Yes	| 	|  |
|122	| timer1_channel3_cmd_stop_test	| Yes	    | 	    |       |
|123	| timer1_channel3_cmd_update_test	| Yes	    | 	    |       |
|124	| timer1_channel3_cmd_reset_test	| Yes	    | 	    |       |
|125	| timer1_channel3_cmd_arm_test	| Yes	| 	|  |
|126	| timer1_channel0_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|127	| timer1_channel1_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|128	| timer1_channel2_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|129	| timer1_channel3_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|130	| timer1_channel0_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|131	| timer1_channel0_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|132	| timer1_channel0_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|133	| timer1_channel0_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|134	| timer1_channel0_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|135	| timer1_channel0_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|136	| timer1_channel0_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|137	| timer1_channel0_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|138	| timer1_channel0_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|139	| timer1_channel0_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|140	| timer1_channel0_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|141	| timer1_channel0_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|142	| timer1_channel0_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|143	| timer1_channel0_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|145	| timer1_channel0_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|146	| timer1_channel0_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|147	| timer1_channel1_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|148	| timer1_channel1_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|149	| timer1_channel1_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|149	| timer1_channel1_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|150	| timer1_channel1_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|151	| timer1_channel1_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|152	| timer1_channel1_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|153	| timer1_channel1_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|154	| timer1_channel1_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|155	| timer1_channel1_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|156	| timer1_channel1_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|157	| timer1_channel1_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|158	| timer1_channel1_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|159	| timer1_channel1_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|160	| timer1_channel1_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|161	| timer1_channel1_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|162	| timer1_channel2_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|163	| timer1_channel2_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|164	| timer1_channel2_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|165	| timer1_channel2_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|166	| timer1_channel2_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|167	| timer1_channel2_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|168	| timer1_channel2_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|169	| timer1_channel2_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|170	| timer1_channel2_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|171	| timer1_channel2_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|172	| timer1_channel2_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|173	| timer1_channel2_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|174	| timer1_channel2_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|175	| timer1_channel2_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|176	| timer1_channel2_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|177	| timer1_channel2_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|178	| timer1_channel3_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|179	| timer1_channel3_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|180	| timer1_channel3_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|181	| timer1_channel3_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|182	| timer1_channel3_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|183	| timer1_channel3_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|184	| timer1_channel3_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|185	| timer1_channel3_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|186	| timer1_channel3_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|187	| timer1_channel3_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|188	| timer1_channel3_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|189	| timer1_channel3_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|190	| timer1_channel3_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|191	| timer1_channel3_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|192	| timer1_channel3_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|193	| timer1_channel3_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|194	| timer1_counter_status_read_test	    		| Yes	    | 	    |       |
|195	| timer1_channel0_event0_src_test	    		| Yes	    | 	    |       |
|196	| timer1_channel0_event1_src_test	    		| Yes	    | 	    |       |
|197	| timer1_channel0_event2_src_test	    		| Yes	    | 	    |       |
|198	| timer1_channel0_event3_src_test	    		| Yes	    | 	    |       |
|199	| timer1_channel1_event0_src_test	    		| Yes	    | 	    |       |
|200	| timer1_channel1_event1_src_test	    		| Yes	    | 	    |       |
|201	| timer1_channel1_event2_src_test	    		| Yes	    | 	    |       |
|202	| timer1_channel1_event3_src_test	    		| Yes	    | 	    |       |
|203	| timer1_channel2_event0_src_test	    		| Yes	    | 	    |       |
|204	| timer1_channel2_event1_src_test	    		| Yes	    | 	    |       |
|205	| timer1_channel2_event2_src_test	    		| Yes	    | 	    |       |
|206	| timer1_channel2_event3_src_test	    		| Yes	    | 	    |       |
|207	| timer1_channel3_event0_src_test	    		| Yes	    | 	    |       |
|208	| timer1_channel3_event1_src_test	    		| Yes	    | 	    |       |
|209	| timer1_channel3_event2_src_test	    		| Yes	    | 	    |       |
|210	| timer1_channel3_event3_src_test	    		| Yes	    | 	    |       |
|211	| timer2_channel0_cmd_start_test	| Yes	    | 	    |       |
|212	| timer2_channel0_cmd_stop_test	| Yes	    | 	    |       |
|213	| timer2_channel0_cmd_update_test	| Yes	    | 	    |       |
|214	| timer2_channel0_cmd_reset_test	| Yes	    | 	    |       |
|215	| timer2_channel0_cmd_arm_test	| Yes	| 	|  |
|216	| timer2_channel1_cmd_start_test	| Yes	| 	|  |
|217	| timer2_channel1_cmd_stop_test	| Yes	    | 	    |       |
|218	| timer2_channel1_cmd_update_test	| Yes	    | 	    |       |
|219	| timer2_channel1_cmd_reset_test	| Yes	    | 	    |       |
|220	| timer2_channel1_cmd_arm_test	| Yes	| 	|  |
|221	| timer2_channel2_cmd_start_test	| Yes	    | 	    |       |
|222	| timer2_channel2_cmd_stop_test	| Yes	    | 	    |       |
|223	| timer2_channel2_cmd_update_test	| Yes	    | 	    |       |
|224	| timer2_channel2_cmd_reset_test	| Yes	    | 	    |       |
|225	| timer2_channel2_cmd_arm_test	| Yes	| 	|  |
|226	| timer2_channel3_cmd_start_test	| Yes	| 	|  |
|227	| timer2_channel3_cmd_stop_test	| Yes	    | 	    |       |
|228	| timer2_channel3_cmd_update_test	| Yes	    | 	    |       |
|229	| timer2_channel3_cmd_reset_test	| Yes	    | 	    |       |
|230	| timer2_channel3_cmd_arm_test	| Yes	| 	|  |
|231	| timer2_channel0_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|232	| timer2_channel1_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|233	| timer2_channel2_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|234	| timer2_channel3_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|235	| timer2_channel0_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|236	| timer2_channel0_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|237	| timer2_channel0_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|238	| timer2_channel0_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|239	| timer2_channel0_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|240	| timer2_channel0_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|241	| timer2_channel0_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|242	| timer2_channel0_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|243	| timer2_channel0_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|244	| timer2_channel0_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|245	| timer2_channel0_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|246	| timer2_channel0_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|247	| timer2_channel0_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|248	| timer2_channel0_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|249	| timer2_channel0_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|250	| timer2_channel0_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|251	| timer2_channel1_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|252	| timer2_channel1_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|253	| timer2_channel1_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|254	| timer2_channel1_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|255	| timer2_channel1_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|256	| timer2_channel1_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|257	| timer2_channel1_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|258	| timer2_channel1_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|259	| timer2_channel1_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|260	| timer2_channel1_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|261	| timer2_channel1_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|262	| timer2_channel1_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|263	| timer2_channel1_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|264	| timer2_channel1_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|265	| timer2_channel1_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|266	| timer2_channel1_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|267	| timer2_channel2_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|268	| timer2_channel2_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|269	| timer2_channel2_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|270	| timer2_channel2_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|271	| timer2_channel2_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|272	| timer2_channel2_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|273	| timer2_channel2_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|274	| timer2_channel2_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|275	| timer2_channel2_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|276	| timer2_channel2_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|277	| timer2_channel2_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|278	| timer2_channel2_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|279	| timer2_channel2_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|280	| timer2_channel2_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|281	| timer2_channel2_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|282	| timer2_channel2_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|283	| timer2_channel3_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|284	| timer2_channel3_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|285	| timer2_channel3_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|286	| timer2_channel3_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|287	| timer2_channel3_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|288	| timer2_channel3_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|289	| timer2_channel3_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|290	| timer2_channel3_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|291	| timer2_channel3_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|292	| timer2_channel3_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|293	| timer2_channel3_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|294	| timer2_channel3_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|295	| timer2_channel3_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|296	| timer2_channel3_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|297	| timer2_channel3_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|298	| timer2_channel3_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|299	| timer2_counter_status_read_test	    		| Yes	    | 	    |       |
|300	| timer2_channel0_event0_src_test	    		| Yes	    | 	    |       |
|301	| timer2_channel0_event1_src_test	    		| Yes	    | 	    |       |
|302	| timer2_channel0_event2_src_test	    		| Yes	    | 	    |       |
|303	| timer2_channel0_event3_src_test	    		| Yes	    | 	    |       |
|304	| timer2_channel1_event0_src_test	    		| Yes	    | 	    |       |
|305	| timer2_channel1_event1_src_test	    		| Yes	    | 	    |       |
|306	| timer2_channel1_event2_src_test	    		| Yes	    | 	    |       |
|307	| timer2_channel1_event3_src_test	    		| Yes	    | 	    |       |
|308	| timer2_channel2_event0_src_test	    		| Yes	    | 	    |       |
|309	| timer2_channel2_event1_src_test	    		| Yes	    | 	    |       |
|310	| timer2_channel2_event2_src_test	    		| Yes	    | 	    |       |
|311	| timer2_channel2_event3_src_test	    		| Yes	    | 	    |       |
|312	| timer2_channel3_event0_src_test	    		| Yes	    | 	    |       |
|313	| timer2_channel3_event1_src_test	    		| Yes	    | 	    |       |
|314	| timer2_channel3_event2_src_test	    		| Yes	    | 	    |       |
|315	| timer2_channel3_event3_src_test	    		| Yes	    | 	    |       |
|316	| timer3_channel0_cmd_start_test	| Yes	    | 	    |       |
|317	| timer3_channel0_cmd_stop_test	| Yes	    | 	    |       |
|318	| timer3_channel0_cmd_update_test	| Yes	    | 	    |       |
|319	| timer3_channel0_cmd_reset_test	| Yes	    | 	    |       |
|320	| timer3_channel0_cmd_arm_test	| Yes	| 	|  |
|321	| timer3_channel1_cmd_start_test	| Yes	| 	|  |
|322	| timer3_channel1_cmd_stop_test	| Yes	    | 	    |       |
|323	| timer3_channel1_cmd_update_test	| Yes	    | 	    |       |
|324	| timer3_channel1_cmd_reset_test	| Yes	    | 	    |       |
|325	| timer3_channel1_cmd_arm_test	| Yes	| 	|  |
|326	| timer3_channel2_cmd_start_test	| Yes	    | 	    |       |
|327	| timer3_channel2_cmd_stop_test	| Yes	    | 	    |       |
|328	| timer3_channel2_cmd_update_test	| Yes	    | 	    |       |
|329	| timer3_channel2_cmd_reset_test	| Yes	    | 	    |       |
|330	| timer3_channel2_cmd_arm_test	| Yes	| 	|  |
|331	| timer3_channel3_cmd_start_test	| Yes	| 	|  |
|332	| timer3_channel3_cmd_stop_test	| Yes	    | 	    |       |
|333	| timer3_channel3_cmd_update_test	| Yes	    | 	    |       |
|334	| timer3_channel3_cmd_reset_test	| Yes	    | 	    |       |
|335	| timer3_channel3_cmd_arm_test	| Yes	| 	|  |
|336	| timer3_channel0_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|337	| timer3_channel1_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|338	| timer3_channel2_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|339	| timer3_channel3_updown_prescalar_clock_threshold_test	| Yes	    | 	    |       |
|340	| timer3_channel0_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|341	| timer3_channel0_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|342	| timer3_channel0_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|343	| timer3_channel0_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|344	| timer3_channel0_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|345	| timer3_channel0_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|346	| timer3_channel0_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|347	| timer3_channel0_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|348	| timer3_channel0_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|349	| timer3_channel0_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|350	| timer3_channel0_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|351	| timer3_channel0_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|352	| timer3_channel0_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|353	| timer3_channel0_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|354	| timer3_channel0_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|355	| timer3_channel0_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|356	| timer3_channel1_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|357	| timer3_channel1_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|358	| timer3_channel1_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|359	| timer3_channel1_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|360	| timer3_channel1_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|361	| timer3_channel1_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|362	| timer3_channel1_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|363	| timer3_channel1_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|364	| timer3_channel1_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|365	| timer3_channel1_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|366	| timer3_channel1_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|367	| timer3_channel1_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|368	| timer3_channel1_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|369	| timer3_channel1_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|370	| timer3_channel1_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|371	| timer3_channel1_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|372	| timer3_channel2_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|373	| timer3_channel2_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|374	| timer3_channel2_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|375	| timer3_channel2_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|376	| timer3_channel2_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|377	| timer3_channel2_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|378	| timer3_channel2_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|379	| timer3_channel2_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|380	| timer3_channel2_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|381	| timer3_channel2_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|382	| timer3_channel2_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|383	| timer3_channel2_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|384	| timer3_channel2_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|385	| timer3_channel2_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|386	| timer3_channel2_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|387	| timer3_channel2_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|388	| timer3_channel3_timer0_channel0_inpu_src_test	    | Yes	| 	|  |
|389	| timer3_channel3_timer0_channel1_inpu_src_test	    | Yes	| 	|  |
|390	| timer3_channel3_timer0_channel2_inpu_src_test	| Yes	    | 	    |       |
|391	| timer3_channel3_timer0_channel3_inpu_src_test	    | Yes	    | 	    |       |
|392	| timer3_channel3_timer1_channel0_inpu_src_test	    | Yes	| 	|  |
|393	| timer3_channel3_timer1_channel1_inpu_src_test	    | Yes	| 	|  |
|394	| timer3_channel3_timer1_channel2_inpu_src_test	| Yes	    | 	    |       |
|395	| timer3_channel3_timer1_channel3_inpu_src_test	    | Yes	    | 	    |       |
|396	| timer3_channel3_timer2_channel0_inpu_src_test	    | Yes	| 	|  |
|397	| timer3_channel3_timer2_channel1_inpu_src_test	    | Yes	| 	|  |
|398	| timer3_channel3_timer2_channel2_inpu_src_test	| Yes	    | 	    |       |
|399	| timer3_channel3_timer2_channel3_inpu_src_test	    | Yes	    | 	    |       |
|400	| timer3_channel3_timer3_channel0_inpu_src_test	    | Yes	| 	|  |
|401	| timer3_channel3_timer3_channel1_inpu_src_test	    | Yes	| 	|  |
|402	| timer3_channel3_timer3_channel2_inpu_src_test	| Yes	    | 	    |       |
|403	| timer3_channel3_timer3_channel3_inpu_src_test	    | Yes	    | 	    |       |
|404	| timer3_counter_status_read_test	    		| Yes	    | 	    |       |
|405	| timer3_channel0_event0_src_test	    		| Yes	    | 	    |       |
|406	| timer3_channel0_event1_src_test	    		| Yes	    | 	    |       |
|407	| timer3_channel0_event2_src_test	    		| Yes	    | 	    |       |
|408	| timer3_channel0_event3_src_test	    		| Yes	    | 	    |       |
|409	| timer3_channel1_event0_src_test	    		| Yes	    | 	    |       |
|410	| timer3_channel1_event1_src_test	    		| Yes	    | 	    |       |
|411	| timer3_channel1_event2_src_test	    		| Yes	    | 	    |       |
|412	| timer3_channel1_event3_src_test	    		| Yes	    | 	    |       |
|413	| timer3_channel2_event0_src_test	    		| Yes	    | 	    |       |
|414	| timer3_channel2_event1_src_test	    		| Yes	    | 	    |       |
|415	| timer3_channel2_event2_src_test	    		| Yes	    | 	    |       |
|416	| timer3_channel2_event3_src_test	    		| Yes	    | 	    |       |
|417	| timer3_channel3_event0_src_test	    		| Yes	    | 	    |       |
|418	| timer3_channel3_event1_src_test	    		| Yes	    | 	    |       |
|419	| timer3_channel3_event2_src_test	    		| Yes	    | 	    |       |
|420	| timer3_channel3_event3_src_test	    		| Yes	    | 	    |       |












