// Seed: 1437511409
module module_0;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  tri1  id_3
);
  assign id_0 = id_3;
  always @(id_1 - id_2 or posedge 1 == 1) begin : LABEL_0
    id_0 = id_2;
  end
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    .id_16(id_2),
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  module_0 modCall_1 ();
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_17;
endmodule
