# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISV.gen/sources_1/ip/CLK_PLL" \
"../../../../RISV.gen/sources_1/ip/fpd_cmp/fpd_cmp_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/fpd_add/fpd_add_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/fpd_div/fpd_div_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/fpd_mul/fpd_mul_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/FIFO/FIFO_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/FIFO_FWFT/FIFO_FWFT_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/DRAM/sim/DRAM.v" \
"../../../../RISV.gen/sources_1/ip/Divideru/Divideru_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/Dividers/Dividers_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/signed_unsigned_mulh/signed_unsigned_mulh_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/unsigned_mulh/unsigned_mulh_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/signed_mulh/signed_mulh_sim_netlist.v" \
"../../../../RISV.gen/sources_1/ip/signed_mul/signed_mul_sim_netlist.v" \
"../../../../RISV.srcs/sources_1/new/IO.v" \
"../../../../RISV.srcs/sources_1/new/RISCV.v" \
"../../../../RISV.srcs/sources_1/new/mem.v" \
"../../../../RISV.srcs/sources_1/new/util.v" \
"../../../../RISV.srcs/sim_1/new/tb_mul.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
