/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*166 cases */, 51|128,85/*10931*/,  TARGET_VAL(ISD::ADD),// ->10936
/*5*/       OPC_Scope, 83, /*->90*/ // 61 children in Scope
/*7*/         OPC_RecordChild0, // #0 = $acc
/*8*/         OPC_MoveChild, 1,
/*10*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/        OPC_MoveChild, 0,
/*15*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/        OPC_MoveChild, 0,
/*20*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/        OPC_RecordChild0, // #1 = $a
/*24*/        OPC_MoveChild, 1,
/*26*/        OPC_CheckInteger, 16, 
/*28*/        OPC_CheckType, MVT::i32,
/*30*/        OPC_MoveParent,
/*31*/        OPC_MoveParent,
/*32*/        OPC_MoveChild, 1,
/*34*/        OPC_CheckInteger, 16, 
/*36*/        OPC_CheckType, MVT::i32,
/*38*/        OPC_MoveParent,
/*39*/        OPC_MoveParent,
/*40*/        OPC_MoveChild, 1,
/*42*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*45*/        OPC_MoveChild, 0,
/*47*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/        OPC_RecordChild0, // #2 = $b
/*51*/        OPC_MoveChild, 1,
/*53*/        OPC_CheckInteger, 16, 
/*55*/        OPC_CheckType, MVT::i32,
/*57*/        OPC_MoveParent,
/*58*/        OPC_MoveParent,
/*59*/        OPC_MoveChild, 1,
/*61*/        OPC_CheckInteger, 16, 
/*63*/        OPC_CheckType, MVT::i32,
/*65*/        OPC_MoveParent,
/*66*/        OPC_MoveParent,
/*67*/        OPC_MoveParent,
/*68*/        OPC_CheckType, MVT::i32,
/*70*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*72*/        OPC_EmitInteger, MVT::i32, 14, 
/*75*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*90*/      /*Scope*/ 83, /*->174*/
/*91*/        OPC_MoveChild, 0,
/*93*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*96*/        OPC_MoveChild, 0,
/*98*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*101*/       OPC_MoveChild, 0,
/*103*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*106*/       OPC_RecordChild0, // #0 = $a
/*107*/       OPC_MoveChild, 1,
/*109*/       OPC_CheckInteger, 16, 
/*111*/       OPC_CheckType, MVT::i32,
/*113*/       OPC_MoveParent,
/*114*/       OPC_MoveParent,
/*115*/       OPC_MoveChild, 1,
/*117*/       OPC_CheckInteger, 16, 
/*119*/       OPC_CheckType, MVT::i32,
/*121*/       OPC_MoveParent,
/*122*/       OPC_MoveParent,
/*123*/       OPC_MoveChild, 1,
/*125*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*128*/       OPC_MoveChild, 0,
/*130*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*133*/       OPC_RecordChild0, // #1 = $b
/*134*/       OPC_MoveChild, 1,
/*136*/       OPC_CheckInteger, 16, 
/*138*/       OPC_CheckType, MVT::i32,
/*140*/       OPC_MoveParent,
/*141*/       OPC_MoveParent,
/*142*/       OPC_MoveChild, 1,
/*144*/       OPC_CheckInteger, 16, 
/*146*/       OPC_CheckType, MVT::i32,
/*148*/       OPC_MoveParent,
/*149*/       OPC_MoveParent,
/*150*/       OPC_MoveParent,
/*151*/       OPC_RecordChild1, // #2 = $acc
/*152*/       OPC_CheckType, MVT::i32,
/*154*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*156*/       OPC_EmitInteger, MVT::i32, 14, 
/*159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*174*/     /*Scope*/ 79|128,1/*207*/, /*->383*/
/*176*/       OPC_RecordChild0, // #0 = $Rn
/*177*/       OPC_MoveChild, 1,
/*179*/       OPC_Scope, 49, /*->230*/ // 4 children in Scope
/*181*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*184*/         OPC_MoveChild, 0,
/*186*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*189*/         OPC_RecordChild0, // #1 = $Rm
/*190*/         OPC_RecordChild1, // #2 = $rot
/*191*/         OPC_MoveChild, 1,
/*193*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*196*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*198*/         OPC_CheckType, MVT::i32,
/*200*/         OPC_MoveParent,
/*201*/         OPC_MoveParent,
/*202*/         OPC_MoveParent,
/*203*/         OPC_CheckType, MVT::i32,
/*205*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*207*/         OPC_EmitConvertToTarget, 2,
/*209*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*212*/         OPC_EmitInteger, MVT::i32, 14, 
/*215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*230*/       /*Scope*/ 50, /*->281*/
/*231*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*235*/         OPC_MoveChild, 0,
/*237*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*240*/         OPC_RecordChild0, // #1 = $Rm
/*241*/         OPC_RecordChild1, // #2 = $rot
/*242*/         OPC_MoveChild, 1,
/*244*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*247*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*249*/         OPC_CheckType, MVT::i32,
/*251*/         OPC_MoveParent,
/*252*/         OPC_MoveParent,
/*253*/         OPC_MoveParent,
/*254*/         OPC_CheckType, MVT::i32,
/*256*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*258*/         OPC_EmitConvertToTarget, 2,
/*260*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*263*/         OPC_EmitInteger, MVT::i32, 14, 
/*266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*281*/       /*Scope*/ 49, /*->331*/
/*282*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*285*/         OPC_MoveChild, 0,
/*287*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*290*/         OPC_RecordChild0, // #1 = $Rm
/*291*/         OPC_RecordChild1, // #2 = $rot
/*292*/         OPC_MoveChild, 1,
/*294*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*297*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*299*/         OPC_CheckType, MVT::i32,
/*301*/         OPC_MoveParent,
/*302*/         OPC_MoveParent,
/*303*/         OPC_MoveParent,
/*304*/         OPC_CheckType, MVT::i32,
/*306*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*308*/         OPC_EmitConvertToTarget, 2,
/*310*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*313*/         OPC_EmitInteger, MVT::i32, 14, 
/*316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*331*/       /*Scope*/ 50, /*->382*/
/*332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*336*/         OPC_MoveChild, 0,
/*338*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*341*/         OPC_RecordChild0, // #1 = $Rm
/*342*/         OPC_RecordChild1, // #2 = $rot
/*343*/         OPC_MoveChild, 1,
/*345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*348*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*350*/         OPC_CheckType, MVT::i32,
/*352*/         OPC_MoveParent,
/*353*/         OPC_MoveParent,
/*354*/         OPC_MoveParent,
/*355*/         OPC_CheckType, MVT::i32,
/*357*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*359*/         OPC_EmitConvertToTarget, 2,
/*361*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*364*/         OPC_EmitInteger, MVT::i32, 14, 
/*367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*382*/       0, /*End of Scope*/
/*383*/     /*Scope*/ 82|128,1/*210*/, /*->595*/
/*385*/       OPC_MoveChild, 0,
/*387*/       OPC_Scope, 50, /*->439*/ // 4 children in Scope
/*389*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*392*/         OPC_MoveChild, 0,
/*394*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*397*/         OPC_RecordChild0, // #0 = $Rm
/*398*/         OPC_RecordChild1, // #1 = $rot
/*399*/         OPC_MoveChild, 1,
/*401*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*404*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*406*/         OPC_CheckType, MVT::i32,
/*408*/         OPC_MoveParent,
/*409*/         OPC_MoveParent,
/*410*/         OPC_MoveParent,
/*411*/         OPC_RecordChild1, // #2 = $Rn
/*412*/         OPC_CheckType, MVT::i32,
/*414*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*416*/         OPC_EmitConvertToTarget, 1,
/*418*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*421*/         OPC_EmitInteger, MVT::i32, 14, 
/*424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*439*/       /*Scope*/ 51, /*->491*/
/*440*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*444*/         OPC_MoveChild, 0,
/*446*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*449*/         OPC_RecordChild0, // #0 = $Rm
/*450*/         OPC_RecordChild1, // #1 = $rot
/*451*/         OPC_MoveChild, 1,
/*453*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*456*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*458*/         OPC_CheckType, MVT::i32,
/*460*/         OPC_MoveParent,
/*461*/         OPC_MoveParent,
/*462*/         OPC_MoveParent,
/*463*/         OPC_RecordChild1, // #2 = $Rn
/*464*/         OPC_CheckType, MVT::i32,
/*466*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*468*/         OPC_EmitConvertToTarget, 1,
/*470*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*473*/         OPC_EmitInteger, MVT::i32, 14, 
/*476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*491*/       /*Scope*/ 50, /*->542*/
/*492*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*495*/         OPC_MoveChild, 0,
/*497*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*500*/         OPC_RecordChild0, // #0 = $Rm
/*501*/         OPC_RecordChild1, // #1 = $rot
/*502*/         OPC_MoveChild, 1,
/*504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*507*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*509*/         OPC_CheckType, MVT::i32,
/*511*/         OPC_MoveParent,
/*512*/         OPC_MoveParent,
/*513*/         OPC_MoveParent,
/*514*/         OPC_RecordChild1, // #2 = $Rn
/*515*/         OPC_CheckType, MVT::i32,
/*517*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*519*/         OPC_EmitConvertToTarget, 1,
/*521*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*524*/         OPC_EmitInteger, MVT::i32, 14, 
/*527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*530*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*542*/       /*Scope*/ 51, /*->594*/
/*543*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*547*/         OPC_MoveChild, 0,
/*549*/         OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*552*/         OPC_RecordChild0, // #0 = $Rm
/*553*/         OPC_RecordChild1, // #1 = $rot
/*554*/         OPC_MoveChild, 1,
/*556*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*559*/         OPC_CheckPredicate, 0, // Predicate_rot_imm
/*561*/         OPC_CheckType, MVT::i32,
/*563*/         OPC_MoveParent,
/*564*/         OPC_MoveParent,
/*565*/         OPC_MoveParent,
/*566*/         OPC_RecordChild1, // #2 = $Rn
/*567*/         OPC_CheckType, MVT::i32,
/*569*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*571*/         OPC_EmitConvertToTarget, 1,
/*573*/         OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*576*/         OPC_EmitInteger, MVT::i32, 14, 
/*579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*594*/       0, /*End of Scope*/
/*595*/     /*Scope*/ 74|128,1/*202*/, /*->799*/
/*597*/       OPC_RecordChild0, // #0 = $acc
/*598*/       OPC_MoveChild, 1,
/*600*/       OPC_SwitchOpcode /*2 cases */, 127,  TARGET_VAL(ISD::MUL),// ->731
/*604*/         OPC_MoveChild, 0,
/*606*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*609*/         OPC_Scope, 59, /*->670*/ // 2 children in Scope
/*611*/           OPC_MoveChild, 0,
/*613*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*616*/           OPC_RecordChild0, // #1 = $a
/*617*/           OPC_MoveChild, 1,
/*619*/           OPC_CheckInteger, 16, 
/*621*/           OPC_CheckType, MVT::i32,
/*623*/           OPC_MoveParent,
/*624*/           OPC_MoveParent,
/*625*/           OPC_MoveChild, 1,
/*627*/           OPC_CheckInteger, 16, 
/*629*/           OPC_CheckType, MVT::i32,
/*631*/           OPC_MoveParent,
/*632*/           OPC_MoveParent,
/*633*/           OPC_MoveChild, 1,
/*635*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*638*/           OPC_RecordChild0, // #2 = $b
/*639*/           OPC_MoveChild, 1,
/*641*/           OPC_CheckInteger, 16, 
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_CheckType, MVT::i32,
/*650*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*652*/           OPC_EmitInteger, MVT::i32, 14, 
/*655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*670*/         /*Scope*/ 59, /*->730*/
/*671*/           OPC_RecordChild0, // #1 = $a
/*672*/           OPC_MoveChild, 1,
/*674*/           OPC_CheckInteger, 16, 
/*676*/           OPC_CheckType, MVT::i32,
/*678*/           OPC_MoveParent,
/*679*/           OPC_MoveParent,
/*680*/           OPC_MoveChild, 1,
/*682*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*685*/           OPC_MoveChild, 0,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*690*/           OPC_RecordChild0, // #2 = $b
/*691*/           OPC_MoveChild, 1,
/*693*/           OPC_CheckInteger, 16, 
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_MoveParent,
/*698*/           OPC_MoveParent,
/*699*/           OPC_MoveChild, 1,
/*701*/           OPC_CheckInteger, 16, 
/*703*/           OPC_CheckType, MVT::i32,
/*705*/           OPC_MoveParent,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveParent,
/*708*/           OPC_CheckType, MVT::i32,
/*710*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*712*/           OPC_EmitInteger, MVT::i32, 14, 
/*715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*718*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*730*/         0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->798
/*734*/         OPC_MoveChild, 0,
/*736*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*739*/         OPC_RecordChild0, // #1 = $a
/*740*/         OPC_MoveChild, 1,
/*742*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*745*/         OPC_MoveChild, 0,
/*747*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*750*/         OPC_RecordChild0, // #2 = $b
/*751*/         OPC_MoveChild, 1,
/*753*/         OPC_CheckInteger, 16, 
/*755*/         OPC_CheckType, MVT::i32,
/*757*/         OPC_MoveParent,
/*758*/         OPC_MoveParent,
/*759*/         OPC_MoveChild, 1,
/*761*/         OPC_CheckInteger, 16, 
/*763*/         OPC_CheckType, MVT::i32,
/*765*/         OPC_MoveParent,
/*766*/         OPC_MoveParent,
/*767*/         OPC_MoveParent,
/*768*/         OPC_MoveChild, 1,
/*770*/         OPC_CheckInteger, 16, 
/*772*/         OPC_CheckType, MVT::i32,
/*774*/         OPC_MoveParent,
/*775*/         OPC_MoveParent,
/*776*/         OPC_CheckType, MVT::i32,
/*778*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*780*/         OPC_EmitInteger, MVT::i32, 14, 
/*783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*799*/     /*Scope*/ 6|128,1/*134*/, /*->935*/
/*801*/       OPC_MoveChild, 0,
/*803*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*806*/       OPC_MoveChild, 0,
/*808*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*811*/       OPC_Scope, 60, /*->873*/ // 2 children in Scope
/*813*/         OPC_MoveChild, 0,
/*815*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*818*/         OPC_RecordChild0, // #0 = $a
/*819*/         OPC_MoveChild, 1,
/*821*/         OPC_CheckInteger, 16, 
/*823*/         OPC_CheckType, MVT::i32,
/*825*/         OPC_MoveParent,
/*826*/         OPC_MoveParent,
/*827*/         OPC_MoveChild, 1,
/*829*/         OPC_CheckInteger, 16, 
/*831*/         OPC_CheckType, MVT::i32,
/*833*/         OPC_MoveParent,
/*834*/         OPC_MoveParent,
/*835*/         OPC_MoveChild, 1,
/*837*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*840*/         OPC_RecordChild0, // #1 = $b
/*841*/         OPC_MoveChild, 1,
/*843*/         OPC_CheckInteger, 16, 
/*845*/         OPC_CheckType, MVT::i32,
/*847*/         OPC_MoveParent,
/*848*/         OPC_MoveParent,
/*849*/         OPC_MoveParent,
/*850*/         OPC_RecordChild1, // #2 = $acc
/*851*/         OPC_CheckType, MVT::i32,
/*853*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*855*/         OPC_EmitInteger, MVT::i32, 14, 
/*858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*873*/       /*Scope*/ 60, /*->934*/
/*874*/         OPC_RecordChild0, // #0 = $b
/*875*/         OPC_MoveChild, 1,
/*877*/         OPC_CheckInteger, 16, 
/*879*/         OPC_CheckType, MVT::i32,
/*881*/         OPC_MoveParent,
/*882*/         OPC_MoveParent,
/*883*/         OPC_MoveChild, 1,
/*885*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*888*/         OPC_MoveChild, 0,
/*890*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*893*/         OPC_RecordChild0, // #1 = $a
/*894*/         OPC_MoveChild, 1,
/*896*/         OPC_CheckInteger, 16, 
/*898*/         OPC_CheckType, MVT::i32,
/*900*/         OPC_MoveParent,
/*901*/         OPC_MoveParent,
/*902*/         OPC_MoveChild, 1,
/*904*/         OPC_CheckInteger, 16, 
/*906*/         OPC_CheckType, MVT::i32,
/*908*/         OPC_MoveParent,
/*909*/         OPC_MoveParent,
/*910*/         OPC_MoveParent,
/*911*/         OPC_RecordChild1, // #2 = $acc
/*912*/         OPC_CheckType, MVT::i32,
/*914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*916*/         OPC_EmitInteger, MVT::i32, 14, 
/*919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*934*/       0, /*End of Scope*/
/*935*/     /*Scope*/ 70, /*->1006*/
/*936*/       OPC_RecordChild0, // #0 = $acc
/*937*/       OPC_MoveChild, 1,
/*939*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*942*/       OPC_MoveChild, 0,
/*944*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*947*/       OPC_MoveChild, 0,
/*949*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*952*/       OPC_MoveChild, 0,
/*954*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*957*/       OPC_RecordChild0, // #1 = $b
/*958*/       OPC_MoveChild, 1,
/*960*/       OPC_CheckInteger, 16, 
/*962*/       OPC_CheckType, MVT::i32,
/*964*/       OPC_MoveParent,
/*965*/       OPC_MoveParent,
/*966*/       OPC_MoveChild, 1,
/*968*/       OPC_CheckInteger, 16, 
/*970*/       OPC_CheckType, MVT::i32,
/*972*/       OPC_MoveParent,
/*973*/       OPC_MoveParent,
/*974*/       OPC_RecordChild1, // #2 = $a
/*975*/       OPC_MoveParent,
/*976*/       OPC_MoveChild, 1,
/*978*/       OPC_CheckInteger, 16, 
/*980*/       OPC_CheckType, MVT::i32,
/*982*/       OPC_MoveParent,
/*983*/       OPC_MoveParent,
/*984*/       OPC_CheckType, MVT::i32,
/*986*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*988*/       OPC_EmitInteger, MVT::i32, 14, 
/*991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1006*/    /*Scope*/ 6|128,1/*134*/, /*->1142*/
/*1008*/      OPC_MoveChild, 0,
/*1010*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1013*/      OPC_MoveChild, 0,
/*1015*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1018*/      OPC_Scope, 60, /*->1080*/ // 2 children in Scope
/*1020*/        OPC_RecordChild0, // #0 = $a
/*1021*/        OPC_MoveChild, 1,
/*1023*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1026*/        OPC_MoveChild, 0,
/*1028*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1031*/        OPC_RecordChild0, // #1 = $b
/*1032*/        OPC_MoveChild, 1,
/*1034*/        OPC_CheckInteger, 16, 
/*1036*/        OPC_CheckType, MVT::i32,
/*1038*/        OPC_MoveParent,
/*1039*/        OPC_MoveParent,
/*1040*/        OPC_MoveChild, 1,
/*1042*/        OPC_CheckInteger, 16, 
/*1044*/        OPC_CheckType, MVT::i32,
/*1046*/        OPC_MoveParent,
/*1047*/        OPC_MoveParent,
/*1048*/        OPC_MoveParent,
/*1049*/        OPC_MoveChild, 1,
/*1051*/        OPC_CheckInteger, 16, 
/*1053*/        OPC_CheckType, MVT::i32,
/*1055*/        OPC_MoveParent,
/*1056*/        OPC_MoveParent,
/*1057*/        OPC_RecordChild1, // #2 = $acc
/*1058*/        OPC_CheckType, MVT::i32,
/*1060*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1062*/        OPC_EmitInteger, MVT::i32, 14, 
/*1065*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1068*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1080*/      /*Scope*/ 60, /*->1141*/
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #0 = $b
/*1092*/        OPC_MoveChild, 1,
/*1094*/        OPC_CheckInteger, 16, 
/*1096*/        OPC_CheckType, MVT::i32,
/*1098*/        OPC_MoveParent,
/*1099*/        OPC_MoveParent,
/*1100*/        OPC_MoveChild, 1,
/*1102*/        OPC_CheckInteger, 16, 
/*1104*/        OPC_CheckType, MVT::i32,
/*1106*/        OPC_MoveParent,
/*1107*/        OPC_MoveParent,
/*1108*/        OPC_RecordChild1, // #1 = $a
/*1109*/        OPC_MoveParent,
/*1110*/        OPC_MoveChild, 1,
/*1112*/        OPC_CheckInteger, 16, 
/*1114*/        OPC_CheckType, MVT::i32,
/*1116*/        OPC_MoveParent,
/*1117*/        OPC_MoveParent,
/*1118*/        OPC_RecordChild1, // #2 = $acc
/*1119*/        OPC_CheckType, MVT::i32,
/*1121*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1123*/        OPC_EmitInteger, MVT::i32, 14, 
/*1126*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1129*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1141*/      0, /*End of Scope*/
/*1142*/    /*Scope*/ 3|128,1/*131*/, /*->1275*/
/*1144*/      OPC_RecordChild0, // #0 = $Rn
/*1145*/      OPC_MoveChild, 1,
/*1147*/      OPC_Scope, 30, /*->1179*/ // 4 children in Scope
/*1149*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1152*/        OPC_RecordChild0, // #1 = $Rm
/*1153*/        OPC_MoveParent,
/*1154*/        OPC_CheckType, MVT::i32,
/*1156*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1158*/        OPC_EmitInteger, MVT::i32, 0, 
/*1161*/        OPC_EmitInteger, MVT::i32, 14, 
/*1164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1179*/      /*Scope*/ 31, /*->1211*/
/*1180*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1184*/        OPC_RecordChild0, // #1 = $Rm
/*1185*/        OPC_MoveParent,
/*1186*/        OPC_CheckType, MVT::i32,
/*1188*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1190*/        OPC_EmitInteger, MVT::i32, 0, 
/*1193*/        OPC_EmitInteger, MVT::i32, 14, 
/*1196*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1199*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1211*/      /*Scope*/ 30, /*->1242*/
/*1212*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1215*/        OPC_RecordChild0, // #1 = $Rm
/*1216*/        OPC_MoveParent,
/*1217*/        OPC_CheckType, MVT::i32,
/*1219*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1221*/        OPC_EmitInteger, MVT::i32, 0, 
/*1224*/        OPC_EmitInteger, MVT::i32, 14, 
/*1227*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1230*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1242*/      /*Scope*/ 31, /*->1274*/
/*1243*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1247*/        OPC_RecordChild0, // #1 = $Rm
/*1248*/        OPC_MoveParent,
/*1249*/        OPC_CheckType, MVT::i32,
/*1251*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1253*/        OPC_EmitInteger, MVT::i32, 0, 
/*1256*/        OPC_EmitInteger, MVT::i32, 14, 
/*1259*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1262*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1274*/      0, /*End of Scope*/
/*1275*/    /*Scope*/ 6|128,1/*134*/, /*->1411*/
/*1277*/      OPC_MoveChild, 0,
/*1279*/      OPC_Scope, 31, /*->1312*/ // 4 children in Scope
/*1281*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1284*/        OPC_RecordChild0, // #0 = $Rm
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_RecordChild1, // #1 = $Rn
/*1287*/        OPC_CheckType, MVT::i32,
/*1289*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1291*/        OPC_EmitInteger, MVT::i32, 0, 
/*1294*/        OPC_EmitInteger, MVT::i32, 14, 
/*1297*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1300*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1312*/      /*Scope*/ 32, /*->1345*/
/*1313*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1317*/        OPC_RecordChild0, // #0 = $Rm
/*1318*/        OPC_MoveParent,
/*1319*/        OPC_RecordChild1, // #1 = $Rn
/*1320*/        OPC_CheckType, MVT::i32,
/*1322*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1324*/        OPC_EmitInteger, MVT::i32, 0, 
/*1327*/        OPC_EmitInteger, MVT::i32, 14, 
/*1330*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1333*/        OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1345*/      /*Scope*/ 31, /*->1377*/
/*1346*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*1349*/        OPC_RecordChild0, // #0 = $Rm
/*1350*/        OPC_MoveParent,
/*1351*/        OPC_RecordChild1, // #1 = $Rn
/*1352*/        OPC_CheckType, MVT::i32,
/*1354*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1356*/        OPC_EmitInteger, MVT::i32, 0, 
/*1359*/        OPC_EmitInteger, MVT::i32, 14, 
/*1362*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1365*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1377*/      /*Scope*/ 32, /*->1410*/
/*1378*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1382*/        OPC_RecordChild0, // #0 = $Rm
/*1383*/        OPC_MoveParent,
/*1384*/        OPC_RecordChild1, // #1 = $Rn
/*1385*/        OPC_CheckType, MVT::i32,
/*1387*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1389*/        OPC_EmitInteger, MVT::i32, 0, 
/*1392*/        OPC_EmitInteger, MVT::i32, 14, 
/*1395*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1398*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1410*/      0, /*End of Scope*/
/*1411*/    /*Scope*/ 33|128,1/*161*/, /*->1574*/
/*1413*/      OPC_RecordChild0, // #0 = $Ra
/*1414*/      OPC_MoveChild, 1,
/*1416*/      OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->1495
/*1420*/        OPC_MoveChild, 0,
/*1422*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1425*/        OPC_RecordChild0, // #1 = $Rn
/*1426*/        OPC_MoveChild, 1,
/*1428*/        OPC_CheckInteger, 16, 
/*1430*/        OPC_CheckType, MVT::i32,
/*1432*/        OPC_MoveParent,
/*1433*/        OPC_MoveParent,
/*1434*/        OPC_MoveChild, 1,
/*1436*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1439*/        OPC_RecordChild0, // #2 = $Rm
/*1440*/        OPC_MoveChild, 1,
/*1442*/        OPC_CheckInteger, 16, 
/*1444*/        OPC_CheckType, MVT::i32,
/*1446*/        OPC_MoveParent,
/*1447*/        OPC_MoveParent,
/*1448*/        OPC_MoveParent,
/*1449*/        OPC_CheckType, MVT::i32,
/*1451*/        OPC_Scope, 20, /*->1473*/ // 2 children in Scope
/*1453*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1455*/          OPC_EmitInteger, MVT::i32, 14, 
/*1458*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1461*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1473*/        /*Scope*/ 20, /*->1494*/
/*1474*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1476*/          OPC_EmitInteger, MVT::i32, 14, 
/*1479*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1482*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1494*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->1573
/*1498*/        OPC_MoveChild, 0,
/*1500*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1503*/        OPC_RecordChild0, // #1 = $Rn
/*1504*/        OPC_MoveChild, 1,
/*1506*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1509*/        OPC_RecordChild0, // #2 = $Rm
/*1510*/        OPC_MoveChild, 1,
/*1512*/        OPC_CheckInteger, 16, 
/*1514*/        OPC_CheckType, MVT::i32,
/*1516*/        OPC_MoveParent,
/*1517*/        OPC_MoveParent,
/*1518*/        OPC_MoveParent,
/*1519*/        OPC_MoveChild, 1,
/*1521*/        OPC_CheckInteger, 16, 
/*1523*/        OPC_CheckType, MVT::i32,
/*1525*/        OPC_MoveParent,
/*1526*/        OPC_MoveParent,
/*1527*/        OPC_CheckType, MVT::i32,
/*1529*/        OPC_Scope, 20, /*->1551*/ // 2 children in Scope
/*1531*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1533*/          OPC_EmitInteger, MVT::i32, 14, 
/*1536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1539*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1551*/        /*Scope*/ 20, /*->1572*/
/*1552*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1554*/          OPC_EmitInteger, MVT::i32, 14, 
/*1557*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1560*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1572*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*1574*/    /*Scope*/ 57, /*->1632*/
/*1575*/      OPC_MoveChild, 0,
/*1577*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1580*/      OPC_MoveChild, 0,
/*1582*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1585*/      OPC_RecordChild0, // #0 = $Rn
/*1586*/      OPC_MoveChild, 1,
/*1588*/      OPC_CheckInteger, 16, 
/*1590*/      OPC_CheckType, MVT::i32,
/*1592*/      OPC_MoveParent,
/*1593*/      OPC_MoveParent,
/*1594*/      OPC_MoveChild, 1,
/*1596*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1599*/      OPC_RecordChild0, // #1 = $Rm
/*1600*/      OPC_MoveChild, 1,
/*1602*/      OPC_CheckInteger, 16, 
/*1604*/      OPC_CheckType, MVT::i32,
/*1606*/      OPC_MoveParent,
/*1607*/      OPC_MoveParent,
/*1608*/      OPC_MoveParent,
/*1609*/      OPC_RecordChild1, // #2 = $Ra
/*1610*/      OPC_CheckType, MVT::i32,
/*1612*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1614*/      OPC_EmitInteger, MVT::i32, 14, 
/*1617*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1620*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
              // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1632*/    /*Scope*/ 57, /*->1690*/
/*1633*/      OPC_RecordChild0, // #0 = $Ra
/*1634*/      OPC_MoveChild, 1,
/*1636*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1639*/      OPC_MoveChild, 0,
/*1641*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1644*/      OPC_MoveChild, 0,
/*1646*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1649*/      OPC_RecordChild0, // #1 = $Rm
/*1650*/      OPC_MoveChild, 1,
/*1652*/      OPC_CheckInteger, 16, 
/*1654*/      OPC_CheckType, MVT::i32,
/*1656*/      OPC_MoveParent,
/*1657*/      OPC_MoveParent,
/*1658*/      OPC_RecordChild1, // #2 = $Rn
/*1659*/      OPC_MoveParent,
/*1660*/      OPC_MoveChild, 1,
/*1662*/      OPC_CheckInteger, 16, 
/*1664*/      OPC_CheckType, MVT::i32,
/*1666*/      OPC_MoveParent,
/*1667*/      OPC_MoveParent,
/*1668*/      OPC_CheckType, MVT::i32,
/*1670*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1672*/      OPC_EmitInteger, MVT::i32, 14, 
/*1675*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1678*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1690*/    /*Scope*/ 37|128,1/*165*/, /*->1857*/
/*1692*/      OPC_MoveChild, 0,
/*1694*/      OPC_SwitchOpcode /*2 cases */, 103,  TARGET_VAL(ISD::SRA),// ->1801
/*1698*/        OPC_MoveChild, 0,
/*1700*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1703*/        OPC_Scope, 47, /*->1752*/ // 2 children in Scope
/*1705*/          OPC_RecordChild0, // #0 = $Rn
/*1706*/          OPC_MoveChild, 1,
/*1708*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1711*/          OPC_RecordChild0, // #1 = $Rm
/*1712*/          OPC_MoveChild, 1,
/*1714*/          OPC_CheckInteger, 16, 
/*1716*/          OPC_CheckType, MVT::i32,
/*1718*/          OPC_MoveParent,
/*1719*/          OPC_MoveParent,
/*1720*/          OPC_MoveParent,
/*1721*/          OPC_MoveChild, 1,
/*1723*/          OPC_CheckInteger, 16, 
/*1725*/          OPC_CheckType, MVT::i32,
/*1727*/          OPC_MoveParent,
/*1728*/          OPC_MoveParent,
/*1729*/          OPC_RecordChild1, // #2 = $Ra
/*1730*/          OPC_CheckType, MVT::i32,
/*1732*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1734*/          OPC_EmitInteger, MVT::i32, 14, 
/*1737*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1740*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1752*/        /*Scope*/ 47, /*->1800*/
/*1753*/          OPC_MoveChild, 0,
/*1755*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1758*/          OPC_RecordChild0, // #0 = $Rm
/*1759*/          OPC_MoveChild, 1,
/*1761*/          OPC_CheckInteger, 16, 
/*1763*/          OPC_CheckType, MVT::i32,
/*1765*/          OPC_MoveParent,
/*1766*/          OPC_MoveParent,
/*1767*/          OPC_RecordChild1, // #1 = $Rn
/*1768*/          OPC_MoveParent,
/*1769*/          OPC_MoveChild, 1,
/*1771*/          OPC_CheckInteger, 16, 
/*1773*/          OPC_CheckType, MVT::i32,
/*1775*/          OPC_MoveParent,
/*1776*/          OPC_MoveParent,
/*1777*/          OPC_RecordChild1, // #2 = $Ra
/*1778*/          OPC_CheckType, MVT::i32,
/*1780*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1782*/          OPC_EmitInteger, MVT::i32, 14, 
/*1785*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1788*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1800*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::MUL),// ->1856
/*1804*/        OPC_MoveChild, 0,
/*1806*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1809*/        OPC_RecordChild0, // #0 = $Rn
/*1810*/        OPC_MoveChild, 1,
/*1812*/        OPC_CheckInteger, 16, 
/*1814*/        OPC_CheckType, MVT::i32,
/*1816*/        OPC_MoveParent,
/*1817*/        OPC_MoveParent,
/*1818*/        OPC_MoveChild, 1,
/*1820*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1823*/        OPC_RecordChild0, // #1 = $Rm
/*1824*/        OPC_MoveChild, 1,
/*1826*/        OPC_CheckInteger, 16, 
/*1828*/        OPC_CheckType, MVT::i32,
/*1830*/        OPC_MoveParent,
/*1831*/        OPC_MoveParent,
/*1832*/        OPC_MoveParent,
/*1833*/        OPC_RecordChild1, // #2 = $Ra
/*1834*/        OPC_CheckType, MVT::i32,
/*1836*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1838*/        OPC_EmitInteger, MVT::i32, 14, 
/*1841*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1844*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*1857*/    /*Scope*/ 57, /*->1915*/
/*1858*/      OPC_RecordChild0, // #0 = $Ra
/*1859*/      OPC_MoveChild, 1,
/*1861*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1864*/      OPC_MoveChild, 0,
/*1866*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1869*/      OPC_MoveChild, 0,
/*1871*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1874*/      OPC_RecordChild0, // #1 = $Rm
/*1875*/      OPC_MoveChild, 1,
/*1877*/      OPC_CheckInteger, 16, 
/*1879*/      OPC_CheckType, MVT::i32,
/*1881*/      OPC_MoveParent,
/*1882*/      OPC_MoveParent,
/*1883*/      OPC_RecordChild1, // #2 = $Rn
/*1884*/      OPC_MoveParent,
/*1885*/      OPC_MoveChild, 1,
/*1887*/      OPC_CheckInteger, 16, 
/*1889*/      OPC_CheckType, MVT::i32,
/*1891*/      OPC_MoveParent,
/*1892*/      OPC_MoveParent,
/*1893*/      OPC_CheckType, MVT::i32,
/*1895*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1897*/      OPC_EmitInteger, MVT::i32, 14, 
/*1900*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1903*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1915*/    /*Scope*/ 108, /*->2024*/
/*1916*/      OPC_MoveChild, 0,
/*1918*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1921*/      OPC_MoveChild, 0,
/*1923*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1926*/      OPC_Scope, 47, /*->1975*/ // 2 children in Scope
/*1928*/        OPC_RecordChild0, // #0 = $Rn
/*1929*/        OPC_MoveChild, 1,
/*1931*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1934*/        OPC_RecordChild0, // #1 = $Rm
/*1935*/        OPC_MoveChild, 1,
/*1937*/        OPC_CheckInteger, 16, 
/*1939*/        OPC_CheckType, MVT::i32,
/*1941*/        OPC_MoveParent,
/*1942*/        OPC_MoveParent,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_MoveChild, 1,
/*1946*/        OPC_CheckInteger, 16, 
/*1948*/        OPC_CheckType, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_MoveParent,
/*1952*/        OPC_RecordChild1, // #2 = $Ra
/*1953*/        OPC_CheckType, MVT::i32,
/*1955*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1957*/        OPC_EmitInteger, MVT::i32, 14, 
/*1960*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1963*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1975*/      /*Scope*/ 47, /*->2023*/
/*1976*/        OPC_MoveChild, 0,
/*1978*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1981*/        OPC_RecordChild0, // #0 = $Rm
/*1982*/        OPC_MoveChild, 1,
/*1984*/        OPC_CheckInteger, 16, 
/*1986*/        OPC_CheckType, MVT::i32,
/*1988*/        OPC_MoveParent,
/*1989*/        OPC_MoveParent,
/*1990*/        OPC_RecordChild1, // #1 = $Rn
/*1991*/        OPC_MoveParent,
/*1992*/        OPC_MoveChild, 1,
/*1994*/        OPC_CheckInteger, 16, 
/*1996*/        OPC_CheckType, MVT::i32,
/*1998*/        OPC_MoveParent,
/*1999*/        OPC_MoveParent,
/*2000*/        OPC_RecordChild1, // #2 = $Ra
/*2001*/        OPC_CheckType, MVT::i32,
/*2003*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2005*/        OPC_EmitInteger, MVT::i32, 14, 
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2023*/      0, /*End of Scope*/
/*2024*/    /*Scope*/ 97|128,1/*225*/, /*->2251*/
/*2026*/      OPC_RecordChild0, // #0 = $Ra
/*2027*/      OPC_MoveChild, 1,
/*2029*/      OPC_SwitchOpcode /*2 cases */, 14|128,1/*142*/,  TARGET_VAL(ISD::MUL),// ->2176
/*2034*/        OPC_MoveChild, 0,
/*2036*/        OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2106
/*2040*/          OPC_RecordChild0, // #1 = $Rn
/*2041*/          OPC_MoveChild, 1,
/*2043*/          OPC_CheckValueType, MVT::i16,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_MoveParent,
/*2047*/          OPC_MoveChild, 1,
/*2049*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2052*/          OPC_RecordChild0, // #2 = $Rm
/*2053*/          OPC_MoveChild, 1,
/*2055*/          OPC_CheckInteger, 16, 
/*2057*/          OPC_CheckType, MVT::i32,
/*2059*/          OPC_MoveParent,
/*2060*/          OPC_MoveParent,
/*2061*/          OPC_MoveParent,
/*2062*/          OPC_Scope, 20, /*->2084*/ // 2 children in Scope
/*2064*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2066*/            OPC_EmitInteger, MVT::i32, 14, 
/*2069*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2072*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2084*/          /*Scope*/ 20, /*->2105*/
/*2085*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2087*/            OPC_EmitInteger, MVT::i32, 14, 
/*2090*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2093*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2105*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 66,  TARGET_VAL(ISD::SRA),// ->2175
/*2109*/          OPC_RecordChild0, // #1 = $Rn
/*2110*/          OPC_MoveChild, 1,
/*2112*/          OPC_CheckInteger, 16, 
/*2114*/          OPC_CheckType, MVT::i32,
/*2116*/          OPC_MoveParent,
/*2117*/          OPC_MoveParent,
/*2118*/          OPC_MoveChild, 1,
/*2120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2123*/          OPC_RecordChild0, // #2 = $Rm
/*2124*/          OPC_MoveChild, 1,
/*2126*/          OPC_CheckValueType, MVT::i16,
/*2128*/          OPC_MoveParent,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_Scope, 20, /*->2153*/ // 2 children in Scope
/*2133*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2135*/            OPC_EmitInteger, MVT::i32, 14, 
/*2138*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2141*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2153*/          /*Scope*/ 20, /*->2174*/
/*2154*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2156*/            OPC_EmitInteger, MVT::i32, 14, 
/*2159*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2162*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2174*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->2250
/*2179*/        OPC_MoveChild, 0,
/*2181*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2184*/        OPC_RecordChild0, // #1 = $Rn
/*2185*/        OPC_MoveChild, 1,
/*2187*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2190*/        OPC_RecordChild0, // #2 = $Rm
/*2191*/        OPC_MoveChild, 1,
/*2193*/        OPC_CheckValueType, MVT::i16,
/*2195*/        OPC_MoveParent,
/*2196*/        OPC_MoveParent,
/*2197*/        OPC_MoveParent,
/*2198*/        OPC_MoveChild, 1,
/*2200*/        OPC_CheckInteger, 16, 
/*2202*/        OPC_CheckType, MVT::i32,
/*2204*/        OPC_MoveParent,
/*2205*/        OPC_MoveParent,
/*2206*/        OPC_Scope, 20, /*->2228*/ // 2 children in Scope
/*2208*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2210*/          OPC_EmitInteger, MVT::i32, 14, 
/*2213*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2216*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2228*/        /*Scope*/ 20, /*->2249*/
/*2229*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2231*/          OPC_EmitInteger, MVT::i32, 14, 
/*2234*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2237*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2249*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*2251*/    /*Scope*/ 101, /*->2353*/
/*2252*/      OPC_MoveChild, 0,
/*2254*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2257*/      OPC_MoveChild, 0,
/*2259*/      OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2306
/*2263*/        OPC_RecordChild0, // #0 = $Rn
/*2264*/        OPC_MoveChild, 1,
/*2266*/        OPC_CheckValueType, MVT::i16,
/*2268*/        OPC_MoveParent,
/*2269*/        OPC_MoveParent,
/*2270*/        OPC_MoveChild, 1,
/*2272*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2275*/        OPC_RecordChild0, // #1 = $Rm
/*2276*/        OPC_MoveChild, 1,
/*2278*/        OPC_CheckInteger, 16, 
/*2280*/        OPC_CheckType, MVT::i32,
/*2282*/        OPC_MoveParent,
/*2283*/        OPC_MoveParent,
/*2284*/        OPC_MoveParent,
/*2285*/        OPC_RecordChild1, // #2 = $Ra
/*2286*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2288*/        OPC_EmitInteger, MVT::i32, 14, 
/*2291*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2294*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2352
/*2309*/        OPC_RecordChild0, // #0 = $Rm
/*2310*/        OPC_MoveChild, 1,
/*2312*/        OPC_CheckInteger, 16, 
/*2314*/        OPC_CheckType, MVT::i32,
/*2316*/        OPC_MoveParent,
/*2317*/        OPC_MoveParent,
/*2318*/        OPC_MoveChild, 1,
/*2320*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2323*/        OPC_RecordChild0, // #1 = $Rn
/*2324*/        OPC_MoveChild, 1,
/*2326*/        OPC_CheckValueType, MVT::i16,
/*2328*/        OPC_MoveParent,
/*2329*/        OPC_MoveParent,
/*2330*/        OPC_MoveParent,
/*2331*/        OPC_RecordChild1, // #2 = $Ra
/*2332*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2334*/        OPC_EmitInteger, MVT::i32, 14, 
/*2337*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2340*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*2353*/    /*Scope*/ 53, /*->2407*/
/*2354*/      OPC_RecordChild0, // #0 = $Ra
/*2355*/      OPC_MoveChild, 1,
/*2357*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2360*/      OPC_MoveChild, 0,
/*2362*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2365*/      OPC_MoveChild, 0,
/*2367*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2370*/      OPC_RecordChild0, // #1 = $Rm
/*2371*/      OPC_MoveChild, 1,
/*2373*/      OPC_CheckValueType, MVT::i16,
/*2375*/      OPC_MoveParent,
/*2376*/      OPC_MoveParent,
/*2377*/      OPC_RecordChild1, // #2 = $Rn
/*2378*/      OPC_MoveParent,
/*2379*/      OPC_MoveChild, 1,
/*2381*/      OPC_CheckInteger, 16, 
/*2383*/      OPC_CheckType, MVT::i32,
/*2385*/      OPC_MoveParent,
/*2386*/      OPC_MoveParent,
/*2387*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2389*/      OPC_EmitInteger, MVT::i32, 14, 
/*2392*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2395*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2407*/    /*Scope*/ 73|128,1/*201*/, /*->2610*/
/*2409*/      OPC_MoveChild, 0,
/*2411*/      OPC_SwitchOpcode /*2 cases */, 95,  TARGET_VAL(ISD::SRA),// ->2510
/*2415*/        OPC_MoveChild, 0,
/*2417*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2420*/        OPC_Scope, 43, /*->2465*/ // 2 children in Scope
/*2422*/          OPC_RecordChild0, // #0 = $Rn
/*2423*/          OPC_MoveChild, 1,
/*2425*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2428*/          OPC_RecordChild0, // #1 = $Rm
/*2429*/          OPC_MoveChild, 1,
/*2431*/          OPC_CheckValueType, MVT::i16,
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveParent,
/*2435*/          OPC_MoveParent,
/*2436*/          OPC_MoveChild, 1,
/*2438*/          OPC_CheckInteger, 16, 
/*2440*/          OPC_CheckType, MVT::i32,
/*2442*/          OPC_MoveParent,
/*2443*/          OPC_MoveParent,
/*2444*/          OPC_RecordChild1, // #2 = $Ra
/*2445*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2447*/          OPC_EmitInteger, MVT::i32, 14, 
/*2450*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2453*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2465*/        /*Scope*/ 43, /*->2509*/
/*2466*/          OPC_MoveChild, 0,
/*2468*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2471*/          OPC_RecordChild0, // #0 = $Rm
/*2472*/          OPC_MoveChild, 1,
/*2474*/          OPC_CheckValueType, MVT::i16,
/*2476*/          OPC_MoveParent,
/*2477*/          OPC_MoveParent,
/*2478*/          OPC_RecordChild1, // #1 = $Rn
/*2479*/          OPC_MoveParent,
/*2480*/          OPC_MoveChild, 1,
/*2482*/          OPC_CheckInteger, 16, 
/*2484*/          OPC_CheckType, MVT::i32,
/*2486*/          OPC_MoveParent,
/*2487*/          OPC_MoveParent,
/*2488*/          OPC_RecordChild1, // #2 = $Ra
/*2489*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2491*/          OPC_EmitInteger, MVT::i32, 14, 
/*2494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2509*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 96,  TARGET_VAL(ISD::MUL),// ->2609
/*2513*/        OPC_MoveChild, 0,
/*2515*/        OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2562
/*2519*/          OPC_RecordChild0, // #0 = $Rn
/*2520*/          OPC_MoveChild, 1,
/*2522*/          OPC_CheckValueType, MVT::i16,
/*2524*/          OPC_MoveParent,
/*2525*/          OPC_MoveParent,
/*2526*/          OPC_MoveChild, 1,
/*2528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2531*/          OPC_RecordChild0, // #1 = $Rm
/*2532*/          OPC_MoveChild, 1,
/*2534*/          OPC_CheckInteger, 16, 
/*2536*/          OPC_CheckType, MVT::i32,
/*2538*/          OPC_MoveParent,
/*2539*/          OPC_MoveParent,
/*2540*/          OPC_MoveParent,
/*2541*/          OPC_RecordChild1, // #2 = $Ra
/*2542*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2544*/          OPC_EmitInteger, MVT::i32, 14, 
/*2547*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2608
/*2565*/          OPC_RecordChild0, // #0 = $Rm
/*2566*/          OPC_MoveChild, 1,
/*2568*/          OPC_CheckInteger, 16, 
/*2570*/          OPC_CheckType, MVT::i32,
/*2572*/          OPC_MoveParent,
/*2573*/          OPC_MoveParent,
/*2574*/          OPC_MoveChild, 1,
/*2576*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2579*/          OPC_RecordChild0, // #1 = $Rn
/*2580*/          OPC_MoveChild, 1,
/*2582*/          OPC_CheckValueType, MVT::i16,
/*2584*/          OPC_MoveParent,
/*2585*/          OPC_MoveParent,
/*2586*/          OPC_MoveParent,
/*2587*/          OPC_RecordChild1, // #2 = $Ra
/*2588*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2590*/          OPC_EmitInteger, MVT::i32, 14, 
/*2593*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
              0, // EndSwitchOpcode
/*2610*/    /*Scope*/ 53, /*->2664*/
/*2611*/      OPC_RecordChild0, // #0 = $Ra
/*2612*/      OPC_MoveChild, 1,
/*2614*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2617*/      OPC_MoveChild, 0,
/*2619*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2622*/      OPC_MoveChild, 0,
/*2624*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2627*/      OPC_RecordChild0, // #1 = $Rm
/*2628*/      OPC_MoveChild, 1,
/*2630*/      OPC_CheckValueType, MVT::i16,
/*2632*/      OPC_MoveParent,
/*2633*/      OPC_MoveParent,
/*2634*/      OPC_RecordChild1, // #2 = $Rn
/*2635*/      OPC_MoveParent,
/*2636*/      OPC_MoveChild, 1,
/*2638*/      OPC_CheckInteger, 16, 
/*2640*/      OPC_CheckType, MVT::i32,
/*2642*/      OPC_MoveParent,
/*2643*/      OPC_MoveParent,
/*2644*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2646*/      OPC_EmitInteger, MVT::i32, 14, 
/*2649*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2652*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2664*/    /*Scope*/ 100, /*->2765*/
/*2665*/      OPC_MoveChild, 0,
/*2667*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2670*/      OPC_MoveChild, 0,
/*2672*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2675*/      OPC_Scope, 43, /*->2720*/ // 2 children in Scope
/*2677*/        OPC_RecordChild0, // #0 = $Rn
/*2678*/        OPC_MoveChild, 1,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2683*/        OPC_RecordChild0, // #1 = $Rm
/*2684*/        OPC_MoveChild, 1,
/*2686*/        OPC_CheckValueType, MVT::i16,
/*2688*/        OPC_MoveParent,
/*2689*/        OPC_MoveParent,
/*2690*/        OPC_MoveParent,
/*2691*/        OPC_MoveChild, 1,
/*2693*/        OPC_CheckInteger, 16, 
/*2695*/        OPC_CheckType, MVT::i32,
/*2697*/        OPC_MoveParent,
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_RecordChild1, // #2 = $Ra
/*2700*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2702*/        OPC_EmitInteger, MVT::i32, 14, 
/*2705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2720*/      /*Scope*/ 43, /*->2764*/
/*2721*/        OPC_MoveChild, 0,
/*2723*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2726*/        OPC_RecordChild0, // #0 = $Rm
/*2727*/        OPC_MoveChild, 1,
/*2729*/        OPC_CheckValueType, MVT::i16,
/*2731*/        OPC_MoveParent,
/*2732*/        OPC_MoveParent,
/*2733*/        OPC_RecordChild1, // #1 = $Rn
/*2734*/        OPC_MoveParent,
/*2735*/        OPC_MoveChild, 1,
/*2737*/        OPC_CheckInteger, 16, 
/*2739*/        OPC_CheckType, MVT::i32,
/*2741*/        OPC_MoveParent,
/*2742*/        OPC_MoveParent,
/*2743*/        OPC_RecordChild1, // #2 = $Ra
/*2744*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2746*/        OPC_EmitInteger, MVT::i32, 14, 
/*2749*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2752*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2764*/      0, /*End of Scope*/
/*2765*/    /*Scope*/ 84|128,1/*212*/, /*->2979*/
/*2767*/      OPC_RecordChild0, // #0 = $Rn
/*2768*/      OPC_Scope, 31, /*->2801*/ // 3 children in Scope
/*2770*/        OPC_RecordChild1, // #1 = $shift
/*2771*/        OPC_CheckType, MVT::i32,
/*2773*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2775*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2778*/        OPC_EmitInteger, MVT::i32, 14, 
/*2781*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2784*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2787*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2801*/      /*Scope*/ 15|128,1/*143*/, /*->2946*/
/*2803*/        OPC_MoveChild, 1,
/*2805*/        OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->2899
/*2809*/          OPC_Scope, 43, /*->2854*/ // 2 children in Scope
/*2811*/            OPC_RecordChild0, // #1 = $a
/*2812*/            OPC_MoveChild, 0,
/*2814*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2816*/            OPC_MoveParent,
/*2817*/            OPC_MoveChild, 1,
/*2819*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2822*/            OPC_RecordChild0, // #2 = $b
/*2823*/            OPC_MoveChild, 1,
/*2825*/            OPC_CheckInteger, 16, 
/*2827*/            OPC_CheckType, MVT::i32,
/*2829*/            OPC_MoveParent,
/*2830*/            OPC_MoveParent,
/*2831*/            OPC_MoveParent,
/*2832*/            OPC_CheckType, MVT::i32,
/*2834*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2836*/            OPC_EmitInteger, MVT::i32, 14, 
/*2839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2842*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2854*/          /*Scope*/ 43, /*->2898*/
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2860*/            OPC_RecordChild0, // #1 = $a
/*2861*/            OPC_MoveChild, 1,
/*2863*/            OPC_CheckInteger, 16, 
/*2865*/            OPC_CheckType, MVT::i32,
/*2867*/            OPC_MoveParent,
/*2868*/            OPC_MoveParent,
/*2869*/            OPC_RecordChild1, // #2 = $b
/*2870*/            OPC_MoveChild, 1,
/*2872*/            OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_MoveParent,
/*2876*/            OPC_CheckType, MVT::i32,
/*2878*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2880*/            OPC_EmitInteger, MVT::i32, 14, 
/*2883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2898*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->2945
/*2902*/          OPC_MoveChild, 0,
/*2904*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2907*/          OPC_RecordChild0, // #1 = $a
/*2908*/          OPC_RecordChild1, // #2 = $b
/*2909*/          OPC_MoveChild, 1,
/*2911*/          OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2913*/          OPC_MoveParent,
/*2914*/          OPC_MoveParent,
/*2915*/          OPC_MoveChild, 1,
/*2917*/          OPC_CheckInteger, 16, 
/*2919*/          OPC_CheckType, MVT::i32,
/*2921*/          OPC_MoveParent,
/*2922*/          OPC_MoveParent,
/*2923*/          OPC_CheckType, MVT::i32,
/*2925*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2927*/          OPC_EmitInteger, MVT::i32, 14, 
/*2930*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2933*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*2946*/      /*Scope*/ 31, /*->2978*/
/*2947*/        OPC_RecordChild1, // #1 = $Rn
/*2948*/        OPC_CheckType, MVT::i32,
/*2950*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2952*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2955*/        OPC_EmitInteger, MVT::i32, 14, 
/*2958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2961*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2964*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2978*/      0, /*End of Scope*/
/*2979*/    /*Scope*/ 97, /*->3077*/
/*2980*/      OPC_MoveChild, 0,
/*2982*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2985*/      OPC_Scope, 44, /*->3031*/ // 2 children in Scope
/*2987*/        OPC_RecordChild0, // #0 = $a
/*2988*/        OPC_MoveChild, 0,
/*2990*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*2992*/        OPC_MoveParent,
/*2993*/        OPC_MoveChild, 1,
/*2995*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2998*/        OPC_RecordChild0, // #1 = $b
/*2999*/        OPC_MoveChild, 1,
/*3001*/        OPC_CheckInteger, 16, 
/*3003*/        OPC_CheckType, MVT::i32,
/*3005*/        OPC_MoveParent,
/*3006*/        OPC_MoveParent,
/*3007*/        OPC_MoveParent,
/*3008*/        OPC_RecordChild1, // #2 = $acc
/*3009*/        OPC_CheckType, MVT::i32,
/*3011*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3013*/        OPC_EmitInteger, MVT::i32, 14, 
/*3016*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3019*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3031*/      /*Scope*/ 44, /*->3076*/
/*3032*/        OPC_MoveChild, 0,
/*3034*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3037*/        OPC_RecordChild0, // #0 = $b
/*3038*/        OPC_MoveChild, 1,
/*3040*/        OPC_CheckInteger, 16, 
/*3042*/        OPC_CheckType, MVT::i32,
/*3044*/        OPC_MoveParent,
/*3045*/        OPC_MoveParent,
/*3046*/        OPC_RecordChild1, // #1 = $a
/*3047*/        OPC_MoveChild, 1,
/*3049*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3051*/        OPC_MoveParent,
/*3052*/        OPC_MoveParent,
/*3053*/        OPC_RecordChild1, // #2 = $acc
/*3054*/        OPC_CheckType, MVT::i32,
/*3056*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3058*/        OPC_EmitInteger, MVT::i32, 14, 
/*3061*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3064*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3076*/      0, /*End of Scope*/
/*3077*/    /*Scope*/ 49, /*->3127*/
/*3078*/      OPC_RecordChild0, // #0 = $acc
/*3079*/      OPC_MoveChild, 1,
/*3081*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3084*/      OPC_MoveChild, 0,
/*3086*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3089*/      OPC_RecordChild0, // #1 = $b
/*3090*/      OPC_MoveChild, 0,
/*3092*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3094*/      OPC_MoveParent,
/*3095*/      OPC_RecordChild1, // #2 = $a
/*3096*/      OPC_MoveParent,
/*3097*/      OPC_MoveChild, 1,
/*3099*/      OPC_CheckInteger, 16, 
/*3101*/      OPC_CheckType, MVT::i32,
/*3103*/      OPC_MoveParent,
/*3104*/      OPC_MoveParent,
/*3105*/      OPC_CheckType, MVT::i32,
/*3107*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3109*/      OPC_EmitInteger, MVT::i32, 14, 
/*3112*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3115*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3127*/    /*Scope*/ 91, /*->3219*/
/*3128*/      OPC_MoveChild, 0,
/*3130*/      OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3133*/      OPC_MoveChild, 0,
/*3135*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3138*/      OPC_RecordChild0, // #0 = $a
/*3139*/      OPC_Scope, 38, /*->3179*/ // 2 children in Scope
/*3141*/        OPC_RecordChild1, // #1 = $b
/*3142*/        OPC_MoveChild, 1,
/*3144*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3146*/        OPC_MoveParent,
/*3147*/        OPC_MoveParent,
/*3148*/        OPC_MoveChild, 1,
/*3150*/        OPC_CheckInteger, 16, 
/*3152*/        OPC_CheckType, MVT::i32,
/*3154*/        OPC_MoveParent,
/*3155*/        OPC_MoveParent,
/*3156*/        OPC_RecordChild1, // #2 = $acc
/*3157*/        OPC_CheckType, MVT::i32,
/*3159*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3161*/        OPC_EmitInteger, MVT::i32, 14, 
/*3164*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3167*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3179*/      /*Scope*/ 38, /*->3218*/
/*3180*/        OPC_MoveChild, 0,
/*3182*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*3184*/        OPC_MoveParent,
/*3185*/        OPC_RecordChild1, // #1 = $a
/*3186*/        OPC_MoveParent,
/*3187*/        OPC_MoveChild, 1,
/*3189*/        OPC_CheckInteger, 16, 
/*3191*/        OPC_CheckType, MVT::i32,
/*3193*/        OPC_MoveParent,
/*3194*/        OPC_MoveParent,
/*3195*/        OPC_RecordChild1, // #2 = $acc
/*3196*/        OPC_CheckType, MVT::i32,
/*3198*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3200*/        OPC_EmitInteger, MVT::i32, 14, 
/*3203*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3206*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3218*/      0, /*End of Scope*/
/*3219*/    /*Scope*/ 18|128,1/*146*/, /*->3367*/
/*3221*/      OPC_RecordChild0, // #0 = $Rn
/*3222*/      OPC_MoveChild, 1,
/*3224*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3227*/      OPC_MoveChild, 0,
/*3229*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3232*/      OPC_RecordChild0, // #1 = $Rm
/*3233*/      OPC_RecordChild1, // #2 = $rot
/*3234*/      OPC_MoveChild, 1,
/*3236*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3239*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3241*/      OPC_CheckType, MVT::i32,
/*3243*/      OPC_MoveParent,
/*3244*/      OPC_MoveParent,
/*3245*/      OPC_MoveChild, 1,
/*3247*/      OPC_Scope, 58, /*->3307*/ // 2 children in Scope
/*3249*/        OPC_CheckValueType, MVT::i8,
/*3251*/        OPC_MoveParent,
/*3252*/        OPC_MoveParent,
/*3253*/        OPC_Scope, 25, /*->3280*/ // 2 children in Scope
/*3255*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3257*/          OPC_EmitConvertToTarget, 2,
/*3259*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3262*/          OPC_EmitInteger, MVT::i32, 14, 
/*3265*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3268*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3280*/        /*Scope*/ 25, /*->3306*/
/*3281*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3283*/          OPC_EmitConvertToTarget, 2,
/*3285*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3288*/          OPC_EmitInteger, MVT::i32, 14, 
/*3291*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3294*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3306*/        0, /*End of Scope*/
/*3307*/      /*Scope*/ 58, /*->3366*/
/*3308*/        OPC_CheckValueType, MVT::i16,
/*3310*/        OPC_MoveParent,
/*3311*/        OPC_MoveParent,
/*3312*/        OPC_Scope, 25, /*->3339*/ // 2 children in Scope
/*3314*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3316*/          OPC_EmitConvertToTarget, 2,
/*3318*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3321*/          OPC_EmitInteger, MVT::i32, 14, 
/*3324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3327*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3339*/        /*Scope*/ 25, /*->3365*/
/*3340*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3342*/          OPC_EmitConvertToTarget, 2,
/*3344*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3347*/          OPC_EmitInteger, MVT::i32, 14, 
/*3350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3365*/        0, /*End of Scope*/
/*3366*/      0, /*End of Scope*/
/*3367*/    /*Scope*/ 19|128,1/*147*/, /*->3516*/
/*3369*/      OPC_MoveChild, 0,
/*3371*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3374*/      OPC_MoveChild, 0,
/*3376*/      OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*3379*/      OPC_RecordChild0, // #0 = $Rm
/*3380*/      OPC_RecordChild1, // #1 = $rot
/*3381*/      OPC_MoveChild, 1,
/*3383*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3386*/      OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3388*/      OPC_CheckType, MVT::i32,
/*3390*/      OPC_MoveParent,
/*3391*/      OPC_MoveParent,
/*3392*/      OPC_MoveChild, 1,
/*3394*/      OPC_Scope, 59, /*->3455*/ // 2 children in Scope
/*3396*/        OPC_CheckValueType, MVT::i8,
/*3398*/        OPC_MoveParent,
/*3399*/        OPC_MoveParent,
/*3400*/        OPC_RecordChild1, // #2 = $Rn
/*3401*/        OPC_Scope, 25, /*->3428*/ // 2 children in Scope
/*3403*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3405*/          OPC_EmitConvertToTarget, 1,
/*3407*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3410*/          OPC_EmitInteger, MVT::i32, 14, 
/*3413*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3416*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3428*/        /*Scope*/ 25, /*->3454*/
/*3429*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3431*/          OPC_EmitConvertToTarget, 1,
/*3433*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3436*/          OPC_EmitInteger, MVT::i32, 14, 
/*3439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3442*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3454*/        0, /*End of Scope*/
/*3455*/      /*Scope*/ 59, /*->3515*/
/*3456*/        OPC_CheckValueType, MVT::i16,
/*3458*/        OPC_MoveParent,
/*3459*/        OPC_MoveParent,
/*3460*/        OPC_RecordChild1, // #2 = $Rn
/*3461*/        OPC_Scope, 25, /*->3488*/ // 2 children in Scope
/*3463*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3465*/          OPC_EmitConvertToTarget, 1,
/*3467*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3470*/          OPC_EmitInteger, MVT::i32, 14, 
/*3473*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3476*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3488*/        /*Scope*/ 25, /*->3514*/
/*3489*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3491*/          OPC_EmitConvertToTarget, 1,
/*3493*/          OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3496*/          OPC_EmitInteger, MVT::i32, 14, 
/*3499*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3502*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3514*/        0, /*End of Scope*/
/*3515*/      0, /*End of Scope*/
/*3516*/    /*Scope*/ 70|128,1/*198*/, /*->3716*/
/*3518*/      OPC_RecordChild0, // #0 = $Rn
/*3519*/      OPC_Scope, 30, /*->3551*/ // 5 children in Scope
/*3521*/        OPC_RecordChild1, // #1 = $shift
/*3522*/        OPC_CheckType, MVT::i32,
/*3524*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3526*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3529*/        OPC_EmitInteger, MVT::i32, 14, 
/*3532*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3535*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3538*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3551*/      /*Scope*/ 50, /*->3602*/
/*3552*/        OPC_MoveChild, 1,
/*3554*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3557*/        OPC_MoveChild, 0,
/*3559*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3562*/        OPC_RecordChild0, // #1 = $Rn
/*3563*/        OPC_MoveChild, 1,
/*3565*/        OPC_CheckValueType, MVT::i16,
/*3567*/        OPC_MoveParent,
/*3568*/        OPC_MoveParent,
/*3569*/        OPC_MoveChild, 1,
/*3571*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3574*/        OPC_RecordChild0, // #2 = $Rm
/*3575*/        OPC_MoveChild, 1,
/*3577*/        OPC_CheckValueType, MVT::i16,
/*3579*/        OPC_MoveParent,
/*3580*/        OPC_MoveParent,
/*3581*/        OPC_MoveParent,
/*3582*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3584*/        OPC_EmitInteger, MVT::i32, 14, 
/*3587*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3590*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3602*/      /*Scope*/ 30, /*->3633*/
/*3603*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*3604*/        OPC_CheckType, MVT::i32,
/*3606*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3608*/        OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3611*/        OPC_EmitInteger, MVT::i32, 14, 
/*3614*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3617*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3620*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3633*/      /*Scope*/ 50, /*->3684*/
/*3634*/        OPC_MoveChild, 1,
/*3636*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3639*/        OPC_MoveChild, 0,
/*3641*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3644*/        OPC_RecordChild0, // #1 = $Rn
/*3645*/        OPC_MoveChild, 1,
/*3647*/        OPC_CheckValueType, MVT::i16,
/*3649*/        OPC_MoveParent,
/*3650*/        OPC_MoveParent,
/*3651*/        OPC_MoveChild, 1,
/*3653*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3656*/        OPC_RecordChild0, // #2 = $Rm
/*3657*/        OPC_MoveChild, 1,
/*3659*/        OPC_CheckValueType, MVT::i16,
/*3661*/        OPC_MoveParent,
/*3662*/        OPC_MoveParent,
/*3663*/        OPC_MoveParent,
/*3664*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3666*/        OPC_EmitInteger, MVT::i32, 14, 
/*3669*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3672*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3684*/      /*Scope*/ 30, /*->3715*/
/*3685*/        OPC_RecordChild1, // #1 = $Rn
/*3686*/        OPC_CheckType, MVT::i32,
/*3688*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3690*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3693*/        OPC_EmitInteger, MVT::i32, 14, 
/*3696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3699*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3702*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3715*/      0, /*End of Scope*/
/*3716*/    /*Scope*/ 51, /*->3768*/
/*3717*/      OPC_MoveChild, 0,
/*3719*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3722*/      OPC_MoveChild, 0,
/*3724*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3727*/      OPC_RecordChild0, // #0 = $Rn
/*3728*/      OPC_MoveChild, 1,
/*3730*/      OPC_CheckValueType, MVT::i16,
/*3732*/      OPC_MoveParent,
/*3733*/      OPC_MoveParent,
/*3734*/      OPC_MoveChild, 1,
/*3736*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3739*/      OPC_RecordChild0, // #1 = $Rm
/*3740*/      OPC_MoveChild, 1,
/*3742*/      OPC_CheckValueType, MVT::i16,
/*3744*/      OPC_MoveParent,
/*3745*/      OPC_MoveParent,
/*3746*/      OPC_MoveParent,
/*3747*/      OPC_RecordChild1, // #2 = $Ra
/*3748*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3750*/      OPC_EmitInteger, MVT::i32, 14, 
/*3753*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3756*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3768*/    /*Scope*/ 31, /*->3800*/
/*3769*/      OPC_RecordChild0, // #0 = $ShiftedRm
/*3770*/      OPC_RecordChild1, // #1 = $Rn
/*3771*/      OPC_CheckType, MVT::i32,
/*3773*/      OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3775*/      OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3778*/      OPC_EmitInteger, MVT::i32, 14, 
/*3781*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3784*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3787*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3800*/    /*Scope*/ 51, /*->3852*/
/*3801*/      OPC_MoveChild, 0,
/*3803*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3806*/      OPC_MoveChild, 0,
/*3808*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3811*/      OPC_RecordChild0, // #0 = $Rn
/*3812*/      OPC_MoveChild, 1,
/*3814*/      OPC_CheckValueType, MVT::i16,
/*3816*/      OPC_MoveParent,
/*3817*/      OPC_MoveParent,
/*3818*/      OPC_MoveChild, 1,
/*3820*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3823*/      OPC_RecordChild0, // #1 = $Rm
/*3824*/      OPC_MoveChild, 1,
/*3826*/      OPC_CheckValueType, MVT::i16,
/*3828*/      OPC_MoveParent,
/*3829*/      OPC_MoveParent,
/*3830*/      OPC_MoveParent,
/*3831*/      OPC_RecordChild1, // #2 = $Ra
/*3832*/      OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3834*/      OPC_EmitInteger, MVT::i32, 14, 
/*3837*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3840*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3852*/    /*Scope*/ 87|128,1/*215*/, /*->4069*/
/*3854*/      OPC_RecordChild0, // #0 = $src1
/*3855*/      OPC_MoveChild, 1,
/*3857*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3860*/      OPC_MoveChild, 0,
/*3862*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3865*/      OPC_MoveChild, 0,
/*3867*/      OPC_Scope, 99, /*->3968*/ // 2 children in Scope
/*3869*/        OPC_CheckInteger, 22, 
/*3871*/        OPC_MoveParent,
/*3872*/        OPC_RecordChild1, // #1 = $Vn
/*3873*/        OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->3905
/*3876*/          OPC_CheckChild1Type, MVT::v8i8,
/*3878*/          OPC_RecordChild2, // #2 = $Vm
/*3879*/          OPC_CheckChild2Type, MVT::v8i8,
/*3881*/          OPC_MoveParent,
/*3882*/          OPC_MoveParent,
/*3883*/          OPC_CheckType, MVT::v8i16,
/*3885*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3887*/          OPC_EmitInteger, MVT::i32, 14, 
/*3890*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3893*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->3936
/*3907*/          OPC_CheckChild1Type, MVT::v4i16,
/*3909*/          OPC_RecordChild2, // #2 = $Vm
/*3910*/          OPC_CheckChild2Type, MVT::v4i16,
/*3912*/          OPC_MoveParent,
/*3913*/          OPC_MoveParent,
/*3914*/          OPC_CheckType, MVT::v4i32,
/*3916*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3918*/          OPC_EmitInteger, MVT::i32, 14, 
/*3921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3924*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->3967
/*3938*/          OPC_CheckChild1Type, MVT::v2i32,
/*3940*/          OPC_RecordChild2, // #2 = $Vm
/*3941*/          OPC_CheckChild2Type, MVT::v2i32,
/*3943*/          OPC_MoveParent,
/*3944*/          OPC_MoveParent,
/*3945*/          OPC_CheckType, MVT::v2i64,
/*3947*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3949*/          OPC_EmitInteger, MVT::i32, 14, 
/*3952*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3955*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*3968*/      /*Scope*/ 99, /*->4068*/
/*3969*/        OPC_CheckInteger, 23, 
/*3971*/        OPC_MoveParent,
/*3972*/        OPC_RecordChild1, // #1 = $Vn
/*3973*/        OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->4005
/*3976*/          OPC_CheckChild1Type, MVT::v8i8,
/*3978*/          OPC_RecordChild2, // #2 = $Vm
/*3979*/          OPC_CheckChild2Type, MVT::v8i8,
/*3981*/          OPC_MoveParent,
/*3982*/          OPC_MoveParent,
/*3983*/          OPC_CheckType, MVT::v8i16,
/*3985*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*3987*/          OPC_EmitInteger, MVT::i32, 14, 
/*3990*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3993*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->4036
/*4007*/          OPC_CheckChild1Type, MVT::v4i16,
/*4009*/          OPC_RecordChild2, // #2 = $Vm
/*4010*/          OPC_CheckChild2Type, MVT::v4i16,
/*4012*/          OPC_MoveParent,
/*4013*/          OPC_MoveParent,
/*4014*/          OPC_CheckType, MVT::v4i32,
/*4016*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4018*/          OPC_EmitInteger, MVT::i32, 14, 
/*4021*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4024*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->4067
/*4038*/          OPC_CheckChild1Type, MVT::v2i32,
/*4040*/          OPC_RecordChild2, // #2 = $Vm
/*4041*/          OPC_CheckChild2Type, MVT::v2i32,
/*4043*/          OPC_MoveParent,
/*4044*/          OPC_MoveParent,
/*4045*/          OPC_CheckType, MVT::v2i64,
/*4047*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4049*/          OPC_EmitInteger, MVT::i32, 14, 
/*4052*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4055*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4068*/      0, /*End of Scope*/
/*4069*/    /*Scope*/ 92|128,1/*220*/, /*->4291*/
/*4071*/      OPC_MoveChild, 0,
/*4073*/      OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*4076*/      OPC_MoveChild, 0,
/*4078*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*4081*/      OPC_MoveChild, 0,
/*4083*/      OPC_Scope, 102, /*->4187*/ // 2 children in Scope
/*4085*/        OPC_CheckInteger, 22, 
/*4087*/        OPC_MoveParent,
/*4088*/        OPC_RecordChild1, // #0 = $Vn
/*4089*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->4122
/*4092*/          OPC_CheckChild1Type, MVT::v8i8,
/*4094*/          OPC_RecordChild2, // #1 = $Vm
/*4095*/          OPC_CheckChild2Type, MVT::v8i8,
/*4097*/          OPC_MoveParent,
/*4098*/          OPC_MoveParent,
/*4099*/          OPC_RecordChild1, // #2 = $src1
/*4100*/          OPC_CheckType, MVT::v8i16,
/*4102*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4104*/          OPC_EmitInteger, MVT::i32, 14, 
/*4107*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4110*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->4154
/*4124*/          OPC_CheckChild1Type, MVT::v4i16,
/*4126*/          OPC_RecordChild2, // #1 = $Vm
/*4127*/          OPC_CheckChild2Type, MVT::v4i16,
/*4129*/          OPC_MoveParent,
/*4130*/          OPC_MoveParent,
/*4131*/          OPC_RecordChild1, // #2 = $src1
/*4132*/          OPC_CheckType, MVT::v4i32,
/*4134*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4136*/          OPC_EmitInteger, MVT::i32, 14, 
/*4139*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4142*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->4186
/*4156*/          OPC_CheckChild1Type, MVT::v2i32,
/*4158*/          OPC_RecordChild2, // #1 = $Vm
/*4159*/          OPC_CheckChild2Type, MVT::v2i32,
/*4161*/          OPC_MoveParent,
/*4162*/          OPC_MoveParent,
/*4163*/          OPC_RecordChild1, // #2 = $src1
/*4164*/          OPC_CheckType, MVT::v2i64,
/*4166*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4168*/          OPC_EmitInteger, MVT::i32, 14, 
/*4171*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4174*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4187*/      /*Scope*/ 102, /*->4290*/
/*4188*/        OPC_CheckInteger, 23, 
/*4190*/        OPC_MoveParent,
/*4191*/        OPC_RecordChild1, // #0 = $Vn
/*4192*/        OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->4225
/*4195*/          OPC_CheckChild1Type, MVT::v8i8,
/*4197*/          OPC_RecordChild2, // #1 = $Vm
/*4198*/          OPC_CheckChild2Type, MVT::v8i8,
/*4200*/          OPC_MoveParent,
/*4201*/          OPC_MoveParent,
/*4202*/          OPC_RecordChild1, // #2 = $src1
/*4203*/          OPC_CheckType, MVT::v8i16,
/*4205*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4207*/          OPC_EmitInteger, MVT::i32, 14, 
/*4210*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4213*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->4257
/*4227*/          OPC_CheckChild1Type, MVT::v4i16,
/*4229*/          OPC_RecordChild2, // #1 = $Vm
/*4230*/          OPC_CheckChild2Type, MVT::v4i16,
/*4232*/          OPC_MoveParent,
/*4233*/          OPC_MoveParent,
/*4234*/          OPC_RecordChild1, // #2 = $src1
/*4235*/          OPC_CheckType, MVT::v4i32,
/*4237*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4239*/          OPC_EmitInteger, MVT::i32, 14, 
/*4242*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4245*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->4289
/*4259*/          OPC_CheckChild1Type, MVT::v2i32,
/*4261*/          OPC_RecordChild2, // #1 = $Vm
/*4262*/          OPC_CheckChild2Type, MVT::v2i32,
/*4264*/          OPC_MoveParent,
/*4265*/          OPC_MoveParent,
/*4266*/          OPC_RecordChild1, // #2 = $src1
/*4267*/          OPC_CheckType, MVT::v2i64,
/*4269*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4271*/          OPC_EmitInteger, MVT::i32, 14, 
/*4274*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4277*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*4290*/      0, /*End of Scope*/
/*4291*/    /*Scope*/ 2|128,3/*386*/, /*->4679*/
/*4293*/      OPC_RecordChild0, // #0 = $src1
/*4294*/      OPC_MoveChild, 1,
/*4296*/      OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->4486
/*4301*/        OPC_Scope, 9|128,1/*137*/, /*->4441*/ // 2 children in Scope
/*4304*/          OPC_RecordChild0, // #1 = $Vn
/*4305*/          OPC_MoveChild, 1,
/*4307*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4310*/          OPC_RecordChild0, // #2 = $Vm
/*4311*/          OPC_Scope, 63, /*->4376*/ // 2 children in Scope
/*4313*/            OPC_CheckChild0Type, MVT::v4i16,
/*4315*/            OPC_RecordChild1, // #3 = $lane
/*4316*/            OPC_MoveChild, 1,
/*4318*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4321*/            OPC_MoveParent,
/*4322*/            OPC_MoveParent,
/*4323*/            OPC_MoveParent,
/*4324*/            OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->4350
/*4327*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4329*/              OPC_EmitConvertToTarget, 3,
/*4331*/              OPC_EmitInteger, MVT::i32, 14, 
/*4334*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4337*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->4375
/*4352*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4354*/              OPC_EmitConvertToTarget, 3,
/*4356*/              OPC_EmitInteger, MVT::i32, 14, 
/*4359*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4362*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*4376*/          /*Scope*/ 63, /*->4440*/
/*4377*/            OPC_CheckChild0Type, MVT::v2i32,
/*4379*/            OPC_RecordChild1, // #3 = $lane
/*4380*/            OPC_MoveChild, 1,
/*4382*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4385*/            OPC_MoveParent,
/*4386*/            OPC_MoveParent,
/*4387*/            OPC_MoveParent,
/*4388*/            OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->4414
/*4391*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4393*/              OPC_EmitConvertToTarget, 3,
/*4395*/              OPC_EmitInteger, MVT::i32, 14, 
/*4398*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4401*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->4439
/*4416*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4418*/              OPC_EmitConvertToTarget, 3,
/*4420*/              OPC_EmitInteger, MVT::i32, 14, 
/*4423*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4426*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*4440*/          0, /*End of Scope*/
/*4441*/        /*Scope*/ 43, /*->4485*/
/*4442*/          OPC_MoveChild, 0,
/*4444*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4447*/          OPC_RecordChild0, // #1 = $Vm
/*4448*/          OPC_CheckChild0Type, MVT::v4i16,
/*4450*/          OPC_RecordChild1, // #2 = $lane
/*4451*/          OPC_MoveChild, 1,
/*4453*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4456*/          OPC_MoveParent,
/*4457*/          OPC_MoveParent,
/*4458*/          OPC_RecordChild1, // #3 = $Vn
/*4459*/          OPC_MoveParent,
/*4460*/          OPC_CheckType, MVT::v4i16,
/*4462*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4464*/          OPC_EmitConvertToTarget, 2,
/*4466*/          OPC_EmitInteger, MVT::i32, 14, 
/*4469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4472*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4485*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->4582
/*4489*/        OPC_RecordChild0, // #1 = $Vn
/*4490*/        OPC_Scope, 44, /*->4536*/ // 2 children in Scope
/*4492*/          OPC_CheckChild0Type, MVT::v4i16,
/*4494*/          OPC_MoveChild, 1,
/*4496*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4499*/          OPC_RecordChild0, // #2 = $Vm
/*4500*/          OPC_CheckChild0Type, MVT::v4i16,
/*4502*/          OPC_RecordChild1, // #3 = $lane
/*4503*/          OPC_MoveChild, 1,
/*4505*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4508*/          OPC_MoveParent,
/*4509*/          OPC_MoveParent,
/*4510*/          OPC_MoveParent,
/*4511*/          OPC_CheckType, MVT::v4i32,
/*4513*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4515*/          OPC_EmitConvertToTarget, 3,
/*4517*/          OPC_EmitInteger, MVT::i32, 14, 
/*4520*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4523*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4536*/        /*Scope*/ 44, /*->4581*/
/*4537*/          OPC_CheckChild0Type, MVT::v2i32,
/*4539*/          OPC_MoveChild, 1,
/*4541*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4544*/          OPC_RecordChild0, // #2 = $Vm
/*4545*/          OPC_CheckChild0Type, MVT::v2i32,
/*4547*/          OPC_RecordChild1, // #3 = $lane
/*4548*/          OPC_MoveChild, 1,
/*4550*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4553*/          OPC_MoveParent,
/*4554*/          OPC_MoveParent,
/*4555*/          OPC_MoveParent,
/*4556*/          OPC_CheckType, MVT::v2i64,
/*4558*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4560*/          OPC_EmitConvertToTarget, 3,
/*4562*/          OPC_EmitInteger, MVT::i32, 14, 
/*4565*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4568*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4581*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->4678
/*4585*/        OPC_RecordChild0, // #1 = $Vn
/*4586*/        OPC_Scope, 44, /*->4632*/ // 2 children in Scope
/*4588*/          OPC_CheckChild0Type, MVT::v4i16,
/*4590*/          OPC_MoveChild, 1,
/*4592*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4595*/          OPC_RecordChild0, // #2 = $Vm
/*4596*/          OPC_CheckChild0Type, MVT::v4i16,
/*4598*/          OPC_RecordChild1, // #3 = $lane
/*4599*/          OPC_MoveChild, 1,
/*4601*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4604*/          OPC_MoveParent,
/*4605*/          OPC_MoveParent,
/*4606*/          OPC_MoveParent,
/*4607*/          OPC_CheckType, MVT::v4i32,
/*4609*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4611*/          OPC_EmitConvertToTarget, 3,
/*4613*/          OPC_EmitInteger, MVT::i32, 14, 
/*4616*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4619*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4632*/        /*Scope*/ 44, /*->4677*/
/*4633*/          OPC_CheckChild0Type, MVT::v2i32,
/*4635*/          OPC_MoveChild, 1,
/*4637*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4640*/          OPC_RecordChild0, // #2 = $Vm
/*4641*/          OPC_CheckChild0Type, MVT::v2i32,
/*4643*/          OPC_RecordChild1, // #3 = $lane
/*4644*/          OPC_MoveChild, 1,
/*4646*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4649*/          OPC_MoveParent,
/*4650*/          OPC_MoveParent,
/*4651*/          OPC_MoveParent,
/*4652*/          OPC_CheckType, MVT::v2i64,
/*4654*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4656*/          OPC_EmitConvertToTarget, 3,
/*4658*/          OPC_EmitInteger, MVT::i32, 14, 
/*4661*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4664*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4677*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*4679*/    /*Scope*/ 97, /*->4777*/
/*4680*/      OPC_MoveChild, 0,
/*4682*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4685*/      OPC_Scope, 44, /*->4731*/ // 2 children in Scope
/*4687*/        OPC_RecordChild0, // #0 = $Vn
/*4688*/        OPC_MoveChild, 1,
/*4690*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4693*/        OPC_RecordChild0, // #1 = $Vm
/*4694*/        OPC_CheckChild0Type, MVT::v4i16,
/*4696*/        OPC_RecordChild1, // #2 = $lane
/*4697*/        OPC_MoveChild, 1,
/*4699*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4702*/        OPC_MoveParent,
/*4703*/        OPC_MoveParent,
/*4704*/        OPC_MoveParent,
/*4705*/        OPC_RecordChild1, // #3 = $src1
/*4706*/        OPC_CheckType, MVT::v4i16,
/*4708*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4710*/        OPC_EmitConvertToTarget, 2,
/*4712*/        OPC_EmitInteger, MVT::i32, 14, 
/*4715*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4718*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4731*/      /*Scope*/ 44, /*->4776*/
/*4732*/        OPC_MoveChild, 0,
/*4734*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4737*/        OPC_RecordChild0, // #0 = $Vm
/*4738*/        OPC_CheckChild0Type, MVT::v4i16,
/*4740*/        OPC_RecordChild1, // #1 = $lane
/*4741*/        OPC_MoveChild, 1,
/*4743*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4746*/        OPC_MoveParent,
/*4747*/        OPC_MoveParent,
/*4748*/        OPC_RecordChild1, // #2 = $Vn
/*4749*/        OPC_MoveParent,
/*4750*/        OPC_RecordChild1, // #3 = $src1
/*4751*/        OPC_CheckType, MVT::v4i16,
/*4753*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4755*/        OPC_EmitConvertToTarget, 1,
/*4757*/        OPC_EmitInteger, MVT::i32, 14, 
/*4760*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4763*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4776*/      0, /*End of Scope*/
/*4777*/    /*Scope*/ 49, /*->4827*/
/*4778*/      OPC_RecordChild0, // #0 = $src1
/*4779*/      OPC_MoveChild, 1,
/*4781*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4784*/      OPC_MoveChild, 0,
/*4786*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4789*/      OPC_RecordChild0, // #1 = $Vm
/*4790*/      OPC_CheckChild0Type, MVT::v2i32,
/*4792*/      OPC_RecordChild1, // #2 = $lane
/*4793*/      OPC_MoveChild, 1,
/*4795*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4798*/      OPC_MoveParent,
/*4799*/      OPC_MoveParent,
/*4800*/      OPC_RecordChild1, // #3 = $Vn
/*4801*/      OPC_MoveParent,
/*4802*/      OPC_CheckType, MVT::v2i32,
/*4804*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4806*/      OPC_EmitConvertToTarget, 2,
/*4808*/      OPC_EmitInteger, MVT::i32, 14, 
/*4811*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4814*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4827*/    /*Scope*/ 97, /*->4925*/
/*4828*/      OPC_MoveChild, 0,
/*4830*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4833*/      OPC_Scope, 44, /*->4879*/ // 2 children in Scope
/*4835*/        OPC_RecordChild0, // #0 = $Vn
/*4836*/        OPC_MoveChild, 1,
/*4838*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4841*/        OPC_RecordChild0, // #1 = $Vm
/*4842*/        OPC_CheckChild0Type, MVT::v2i32,
/*4844*/        OPC_RecordChild1, // #2 = $lane
/*4845*/        OPC_MoveChild, 1,
/*4847*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4850*/        OPC_MoveParent,
/*4851*/        OPC_MoveParent,
/*4852*/        OPC_MoveParent,
/*4853*/        OPC_RecordChild1, // #3 = $src1
/*4854*/        OPC_CheckType, MVT::v2i32,
/*4856*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4858*/        OPC_EmitConvertToTarget, 2,
/*4860*/        OPC_EmitInteger, MVT::i32, 14, 
/*4863*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4866*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4879*/      /*Scope*/ 44, /*->4924*/
/*4880*/        OPC_MoveChild, 0,
/*4882*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4885*/        OPC_RecordChild0, // #0 = $Vm
/*4886*/        OPC_CheckChild0Type, MVT::v2i32,
/*4888*/        OPC_RecordChild1, // #1 = $lane
/*4889*/        OPC_MoveChild, 1,
/*4891*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4894*/        OPC_MoveParent,
/*4895*/        OPC_MoveParent,
/*4896*/        OPC_RecordChild1, // #2 = $Vn
/*4897*/        OPC_MoveParent,
/*4898*/        OPC_RecordChild1, // #3 = $src1
/*4899*/        OPC_CheckType, MVT::v2i32,
/*4901*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4903*/        OPC_EmitConvertToTarget, 1,
/*4905*/        OPC_EmitInteger, MVT::i32, 14, 
/*4908*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4911*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4924*/      0, /*End of Scope*/
/*4925*/    /*Scope*/ 49, /*->4975*/
/*4926*/      OPC_RecordChild0, // #0 = $src1
/*4927*/      OPC_MoveChild, 1,
/*4929*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4932*/      OPC_MoveChild, 0,
/*4934*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4937*/      OPC_RecordChild0, // #1 = $Vm
/*4938*/      OPC_CheckChild0Type, MVT::v4i16,
/*4940*/      OPC_RecordChild1, // #2 = $lane
/*4941*/      OPC_MoveChild, 1,
/*4943*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4946*/      OPC_MoveParent,
/*4947*/      OPC_MoveParent,
/*4948*/      OPC_RecordChild1, // #3 = $Vn
/*4949*/      OPC_MoveParent,
/*4950*/      OPC_CheckType, MVT::v8i16,
/*4952*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*4954*/      OPC_EmitConvertToTarget, 2,
/*4956*/      OPC_EmitInteger, MVT::i32, 14, 
/*4959*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4962*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4975*/    /*Scope*/ 97, /*->5073*/
/*4976*/      OPC_MoveChild, 0,
/*4978*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4981*/      OPC_Scope, 44, /*->5027*/ // 2 children in Scope
/*4983*/        OPC_RecordChild0, // #0 = $Vn
/*4984*/        OPC_MoveChild, 1,
/*4986*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4989*/        OPC_RecordChild0, // #1 = $Vm
/*4990*/        OPC_CheckChild0Type, MVT::v4i16,
/*4992*/        OPC_RecordChild1, // #2 = $lane
/*4993*/        OPC_MoveChild, 1,
/*4995*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4998*/        OPC_MoveParent,
/*4999*/        OPC_MoveParent,
/*5000*/        OPC_MoveParent,
/*5001*/        OPC_RecordChild1, // #3 = $src1
/*5002*/        OPC_CheckType, MVT::v8i16,
/*5004*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5006*/        OPC_EmitConvertToTarget, 2,
/*5008*/        OPC_EmitInteger, MVT::i32, 14, 
/*5011*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5014*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5027*/      /*Scope*/ 44, /*->5072*/
/*5028*/        OPC_MoveChild, 0,
/*5030*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5033*/        OPC_RecordChild0, // #0 = $Vm
/*5034*/        OPC_CheckChild0Type, MVT::v4i16,
/*5036*/        OPC_RecordChild1, // #1 = $lane
/*5037*/        OPC_MoveChild, 1,
/*5039*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5042*/        OPC_MoveParent,
/*5043*/        OPC_MoveParent,
/*5044*/        OPC_RecordChild1, // #2 = $Vn
/*5045*/        OPC_MoveParent,
/*5046*/        OPC_RecordChild1, // #3 = $src1
/*5047*/        OPC_CheckType, MVT::v8i16,
/*5049*/        OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5051*/        OPC_EmitConvertToTarget, 1,
/*5053*/        OPC_EmitInteger, MVT::i32, 14, 
/*5056*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5059*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5072*/      0, /*End of Scope*/
/*5073*/    /*Scope*/ 49, /*->5123*/
/*5074*/      OPC_RecordChild0, // #0 = $src1
/*5075*/      OPC_MoveChild, 1,
/*5077*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5080*/      OPC_MoveChild, 0,
/*5082*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5085*/      OPC_RecordChild0, // #1 = $Vm
/*5086*/      OPC_CheckChild0Type, MVT::v2i32,
/*5088*/      OPC_RecordChild1, // #2 = $lane
/*5089*/      OPC_MoveChild, 1,
/*5091*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5094*/      OPC_MoveParent,
/*5095*/      OPC_MoveParent,
/*5096*/      OPC_RecordChild1, // #3 = $Vn
/*5097*/      OPC_MoveParent,
/*5098*/      OPC_CheckType, MVT::v4i32,
/*5100*/      OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5102*/      OPC_EmitConvertToTarget, 2,
/*5104*/      OPC_EmitInteger, MVT::i32, 14, 
/*5107*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5110*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5123*/    /*Scope*/ 39|128,2/*295*/, /*->5420*/
/*5125*/      OPC_MoveChild, 0,
/*5127*/      OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->5223
/*5131*/        OPC_Scope, 44, /*->5177*/ // 2 children in Scope
/*5133*/          OPC_RecordChild0, // #0 = $Vn
/*5134*/          OPC_MoveChild, 1,
/*5136*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5139*/          OPC_RecordChild0, // #1 = $Vm
/*5140*/          OPC_CheckChild0Type, MVT::v2i32,
/*5142*/          OPC_RecordChild1, // #2 = $lane
/*5143*/          OPC_MoveChild, 1,
/*5145*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5148*/          OPC_MoveParent,
/*5149*/          OPC_MoveParent,
/*5150*/          OPC_MoveParent,
/*5151*/          OPC_RecordChild1, // #3 = $src1
/*5152*/          OPC_CheckType, MVT::v4i32,
/*5154*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5156*/          OPC_EmitConvertToTarget, 2,
/*5158*/          OPC_EmitInteger, MVT::i32, 14, 
/*5161*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5164*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5177*/        /*Scope*/ 44, /*->5222*/
/*5178*/          OPC_MoveChild, 0,
/*5180*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5183*/          OPC_RecordChild0, // #0 = $Vm
/*5184*/          OPC_CheckChild0Type, MVT::v2i32,
/*5186*/          OPC_RecordChild1, // #1 = $lane
/*5187*/          OPC_MoveChild, 1,
/*5189*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5192*/          OPC_MoveParent,
/*5193*/          OPC_MoveParent,
/*5194*/          OPC_RecordChild1, // #2 = $Vn
/*5195*/          OPC_MoveParent,
/*5196*/          OPC_RecordChild1, // #3 = $src1
/*5197*/          OPC_CheckType, MVT::v4i32,
/*5199*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5201*/          OPC_EmitConvertToTarget, 1,
/*5203*/          OPC_EmitInteger, MVT::i32, 14, 
/*5206*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5209*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5222*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->5321
/*5226*/        OPC_RecordChild0, // #0 = $Vn
/*5227*/        OPC_Scope, 45, /*->5274*/ // 2 children in Scope
/*5229*/          OPC_CheckChild0Type, MVT::v4i16,
/*5231*/          OPC_MoveChild, 1,
/*5233*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5236*/          OPC_RecordChild0, // #1 = $Vm
/*5237*/          OPC_CheckChild0Type, MVT::v4i16,
/*5239*/          OPC_RecordChild1, // #2 = $lane
/*5240*/          OPC_MoveChild, 1,
/*5242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5245*/          OPC_MoveParent,
/*5246*/          OPC_MoveParent,
/*5247*/          OPC_MoveParent,
/*5248*/          OPC_RecordChild1, // #3 = $src1
/*5249*/          OPC_CheckType, MVT::v4i32,
/*5251*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5253*/          OPC_EmitConvertToTarget, 2,
/*5255*/          OPC_EmitInteger, MVT::i32, 14, 
/*5258*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5261*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5274*/        /*Scope*/ 45, /*->5320*/
/*5275*/          OPC_CheckChild0Type, MVT::v2i32,
/*5277*/          OPC_MoveChild, 1,
/*5279*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5282*/          OPC_RecordChild0, // #1 = $Vm
/*5283*/          OPC_CheckChild0Type, MVT::v2i32,
/*5285*/          OPC_RecordChild1, // #2 = $lane
/*5286*/          OPC_MoveChild, 1,
/*5288*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5291*/          OPC_MoveParent,
/*5292*/          OPC_MoveParent,
/*5293*/          OPC_MoveParent,
/*5294*/          OPC_RecordChild1, // #3 = $src1
/*5295*/          OPC_CheckType, MVT::v2i64,
/*5297*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5299*/          OPC_EmitConvertToTarget, 2,
/*5301*/          OPC_EmitInteger, MVT::i32, 14, 
/*5304*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5307*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5320*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->5419
/*5324*/        OPC_RecordChild0, // #0 = $Vn
/*5325*/        OPC_Scope, 45, /*->5372*/ // 2 children in Scope
/*5327*/          OPC_CheckChild0Type, MVT::v4i16,
/*5329*/          OPC_MoveChild, 1,
/*5331*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5334*/          OPC_RecordChild0, // #1 = $Vm
/*5335*/          OPC_CheckChild0Type, MVT::v4i16,
/*5337*/          OPC_RecordChild1, // #2 = $lane
/*5338*/          OPC_MoveChild, 1,
/*5340*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5343*/          OPC_MoveParent,
/*5344*/          OPC_MoveParent,
/*5345*/          OPC_MoveParent,
/*5346*/          OPC_RecordChild1, // #3 = $src1
/*5347*/          OPC_CheckType, MVT::v4i32,
/*5349*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5351*/          OPC_EmitConvertToTarget, 2,
/*5353*/          OPC_EmitInteger, MVT::i32, 14, 
/*5356*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5359*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5372*/        /*Scope*/ 45, /*->5418*/
/*5373*/          OPC_CheckChild0Type, MVT::v2i32,
/*5375*/          OPC_MoveChild, 1,
/*5377*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5380*/          OPC_RecordChild0, // #1 = $Vm
/*5381*/          OPC_CheckChild0Type, MVT::v2i32,
/*5383*/          OPC_RecordChild1, // #2 = $lane
/*5384*/          OPC_MoveChild, 1,
/*5386*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5389*/          OPC_MoveParent,
/*5390*/          OPC_MoveParent,
/*5391*/          OPC_MoveParent,
/*5392*/          OPC_RecordChild1, // #3 = $src1
/*5393*/          OPC_CheckType, MVT::v2i64,
/*5395*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5397*/          OPC_EmitConvertToTarget, 2,
/*5399*/          OPC_EmitInteger, MVT::i32, 14, 
/*5402*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5405*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5418*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*5420*/    /*Scope*/ 53|128,1/*181*/, /*->5603*/
/*5422*/      OPC_RecordChild0, // #0 = $src1
/*5423*/      OPC_MoveChild, 1,
/*5425*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5428*/      OPC_Scope, 113, /*->5543*/ // 2 children in Scope
/*5430*/        OPC_RecordChild0, // #1 = $src2
/*5431*/        OPC_MoveChild, 1,
/*5433*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5436*/        OPC_RecordChild0, // #2 = $src3
/*5437*/        OPC_Scope, 51, /*->5490*/ // 2 children in Scope
/*5439*/          OPC_CheckChild0Type, MVT::v8i16,
/*5441*/          OPC_RecordChild1, // #3 = $lane
/*5442*/          OPC_MoveChild, 1,
/*5444*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5447*/          OPC_MoveParent,
/*5448*/          OPC_MoveParent,
/*5449*/          OPC_MoveParent,
/*5450*/          OPC_CheckType, MVT::v8i16,
/*5452*/          OPC_EmitConvertToTarget, 3,
/*5454*/          OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5457*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5466*/          OPC_EmitConvertToTarget, 3,
/*5468*/          OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5471*/          OPC_EmitInteger, MVT::i32, 14, 
/*5474*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5477*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5490*/        /*Scope*/ 51, /*->5542*/
/*5491*/          OPC_CheckChild0Type, MVT::v4i32,
/*5493*/          OPC_RecordChild1, // #3 = $lane
/*5494*/          OPC_MoveChild, 1,
/*5496*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5499*/          OPC_MoveParent,
/*5500*/          OPC_MoveParent,
/*5501*/          OPC_MoveParent,
/*5502*/          OPC_CheckType, MVT::v4i32,
/*5504*/          OPC_EmitConvertToTarget, 3,
/*5506*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5509*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5518*/          OPC_EmitConvertToTarget, 3,
/*5520*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5523*/          OPC_EmitInteger, MVT::i32, 14, 
/*5526*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5529*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5542*/        0, /*End of Scope*/
/*5543*/      /*Scope*/ 58, /*->5602*/
/*5544*/        OPC_MoveChild, 0,
/*5546*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5549*/        OPC_RecordChild0, // #1 = $src3
/*5550*/        OPC_CheckChild0Type, MVT::v8i16,
/*5552*/        OPC_RecordChild1, // #2 = $lane
/*5553*/        OPC_MoveChild, 1,
/*5555*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5558*/        OPC_MoveParent,
/*5559*/        OPC_MoveParent,
/*5560*/        OPC_RecordChild1, // #3 = $src2
/*5561*/        OPC_MoveParent,
/*5562*/        OPC_CheckType, MVT::v8i16,
/*5564*/        OPC_EmitConvertToTarget, 2,
/*5566*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5569*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5578*/        OPC_EmitConvertToTarget, 2,
/*5580*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5583*/        OPC_EmitInteger, MVT::i32, 14, 
/*5586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5602*/      0, /*End of Scope*/
/*5603*/    /*Scope*/ 127, /*->5731*/
/*5604*/      OPC_MoveChild, 0,
/*5606*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5609*/      OPC_Scope, 59, /*->5670*/ // 2 children in Scope
/*5611*/        OPC_RecordChild0, // #0 = $src2
/*5612*/        OPC_MoveChild, 1,
/*5614*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5617*/        OPC_RecordChild0, // #1 = $src3
/*5618*/        OPC_CheckChild0Type, MVT::v8i16,
/*5620*/        OPC_RecordChild1, // #2 = $lane
/*5621*/        OPC_MoveChild, 1,
/*5623*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5626*/        OPC_MoveParent,
/*5627*/        OPC_MoveParent,
/*5628*/        OPC_MoveParent,
/*5629*/        OPC_RecordChild1, // #3 = $src1
/*5630*/        OPC_CheckType, MVT::v8i16,
/*5632*/        OPC_EmitConvertToTarget, 2,
/*5634*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5637*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5646*/        OPC_EmitConvertToTarget, 2,
/*5648*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5651*/        OPC_EmitInteger, MVT::i32, 14, 
/*5654*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5657*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5670*/      /*Scope*/ 59, /*->5730*/
/*5671*/        OPC_MoveChild, 0,
/*5673*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5676*/        OPC_RecordChild0, // #0 = $src3
/*5677*/        OPC_CheckChild0Type, MVT::v8i16,
/*5679*/        OPC_RecordChild1, // #1 = $lane
/*5680*/        OPC_MoveChild, 1,
/*5682*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5685*/        OPC_MoveParent,
/*5686*/        OPC_MoveParent,
/*5687*/        OPC_RecordChild1, // #2 = $src2
/*5688*/        OPC_MoveParent,
/*5689*/        OPC_RecordChild1, // #3 = $src1
/*5690*/        OPC_CheckType, MVT::v8i16,
/*5692*/        OPC_EmitConvertToTarget, 1,
/*5694*/        OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*5697*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5706*/        OPC_EmitConvertToTarget, 1,
/*5708*/        OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*5711*/        OPC_EmitInteger, MVT::i32, 14, 
/*5714*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5717*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5730*/      0, /*End of Scope*/
/*5731*/    /*Scope*/ 64, /*->5796*/
/*5732*/      OPC_RecordChild0, // #0 = $src1
/*5733*/      OPC_MoveChild, 1,
/*5735*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5738*/      OPC_MoveChild, 0,
/*5740*/      OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5743*/      OPC_RecordChild0, // #1 = $src3
/*5744*/      OPC_CheckChild0Type, MVT::v4i32,
/*5746*/      OPC_RecordChild1, // #2 = $lane
/*5747*/      OPC_MoveChild, 1,
/*5749*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5752*/      OPC_MoveParent,
/*5753*/      OPC_MoveParent,
/*5754*/      OPC_RecordChild1, // #3 = $src2
/*5755*/      OPC_MoveParent,
/*5756*/      OPC_CheckType, MVT::v4i32,
/*5758*/      OPC_EmitConvertToTarget, 2,
/*5760*/      OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5763*/      OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5772*/      OPC_EmitConvertToTarget, 2,
/*5774*/      OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5777*/      OPC_EmitInteger, MVT::i32, 14, 
/*5780*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5783*/      OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5796*/    /*Scope*/ 127, /*->5924*/
/*5797*/      OPC_MoveChild, 0,
/*5799*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5802*/      OPC_Scope, 59, /*->5863*/ // 2 children in Scope
/*5804*/        OPC_RecordChild0, // #0 = $src2
/*5805*/        OPC_MoveChild, 1,
/*5807*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5810*/        OPC_RecordChild0, // #1 = $src3
/*5811*/        OPC_CheckChild0Type, MVT::v4i32,
/*5813*/        OPC_RecordChild1, // #2 = $lane
/*5814*/        OPC_MoveChild, 1,
/*5816*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5819*/        OPC_MoveParent,
/*5820*/        OPC_MoveParent,
/*5821*/        OPC_MoveParent,
/*5822*/        OPC_RecordChild1, // #3 = $src1
/*5823*/        OPC_CheckType, MVT::v4i32,
/*5825*/        OPC_EmitConvertToTarget, 2,
/*5827*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5830*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5839*/        OPC_EmitConvertToTarget, 2,
/*5841*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5844*/        OPC_EmitInteger, MVT::i32, 14, 
/*5847*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5850*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5863*/      /*Scope*/ 59, /*->5923*/
/*5864*/        OPC_MoveChild, 0,
/*5866*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5869*/        OPC_RecordChild0, // #0 = $src3
/*5870*/        OPC_CheckChild0Type, MVT::v4i32,
/*5872*/        OPC_RecordChild1, // #1 = $lane
/*5873*/        OPC_MoveChild, 1,
/*5875*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5878*/        OPC_MoveParent,
/*5879*/        OPC_MoveParent,
/*5880*/        OPC_RecordChild1, // #2 = $src2
/*5881*/        OPC_MoveParent,
/*5882*/        OPC_RecordChild1, // #3 = $src1
/*5883*/        OPC_CheckType, MVT::v4i32,
/*5885*/        OPC_EmitConvertToTarget, 1,
/*5887*/        OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*5890*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*5899*/        OPC_EmitConvertToTarget, 1,
/*5901*/        OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*5904*/        OPC_EmitInteger, MVT::i32, 14, 
/*5907*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5910*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5923*/      0, /*End of Scope*/
/*5924*/    /*Scope*/ 118|128,2/*374*/, /*->6300*/
/*5926*/      OPC_RecordChild0, // #0 = $src1
/*5927*/      OPC_MoveChild, 1,
/*5929*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5932*/      OPC_MoveChild, 0,
/*5934*/      OPC_Scope, 52|128,1/*180*/, /*->6117*/ // 2 children in Scope
/*5937*/        OPC_CheckInteger, 22, 
/*5939*/        OPC_MoveParent,
/*5940*/        OPC_RecordChild1, // #1 = $Vn
/*5941*/        OPC_Scope, 28, /*->5971*/ // 6 children in Scope
/*5943*/          OPC_CheckChild1Type, MVT::v8i8,
/*5945*/          OPC_RecordChild2, // #2 = $Vm
/*5946*/          OPC_CheckChild2Type, MVT::v8i8,
/*5948*/          OPC_MoveParent,
/*5949*/          OPC_CheckType, MVT::v8i8,
/*5951*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5953*/          OPC_EmitInteger, MVT::i32, 14, 
/*5956*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5959*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5971*/        /*Scope*/ 28, /*->6000*/
/*5972*/          OPC_CheckChild1Type, MVT::v4i16,
/*5974*/          OPC_RecordChild2, // #2 = $Vm
/*5975*/          OPC_CheckChild2Type, MVT::v4i16,
/*5977*/          OPC_MoveParent,
/*5978*/          OPC_CheckType, MVT::v4i16,
/*5980*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*5982*/          OPC_EmitInteger, MVT::i32, 14, 
/*5985*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5988*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6000*/        /*Scope*/ 28, /*->6029*/
/*6001*/          OPC_CheckChild1Type, MVT::v2i32,
/*6003*/          OPC_RecordChild2, // #2 = $Vm
/*6004*/          OPC_CheckChild2Type, MVT::v2i32,
/*6006*/          OPC_MoveParent,
/*6007*/          OPC_CheckType, MVT::v2i32,
/*6009*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6011*/          OPC_EmitInteger, MVT::i32, 14, 
/*6014*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6017*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6029*/        /*Scope*/ 28, /*->6058*/
/*6030*/          OPC_CheckChild1Type, MVT::v16i8,
/*6032*/          OPC_RecordChild2, // #2 = $Vm
/*6033*/          OPC_CheckChild2Type, MVT::v16i8,
/*6035*/          OPC_MoveParent,
/*6036*/          OPC_CheckType, MVT::v16i8,
/*6038*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6040*/          OPC_EmitInteger, MVT::i32, 14, 
/*6043*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6046*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6058*/        /*Scope*/ 28, /*->6087*/
/*6059*/          OPC_CheckChild1Type, MVT::v8i16,
/*6061*/          OPC_RecordChild2, // #2 = $Vm
/*6062*/          OPC_CheckChild2Type, MVT::v8i16,
/*6064*/          OPC_MoveParent,
/*6065*/          OPC_CheckType, MVT::v8i16,
/*6067*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6069*/          OPC_EmitInteger, MVT::i32, 14, 
/*6072*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6075*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6087*/        /*Scope*/ 28, /*->6116*/
/*6088*/          OPC_CheckChild1Type, MVT::v4i32,
/*6090*/          OPC_RecordChild2, // #2 = $Vm
/*6091*/          OPC_CheckChild2Type, MVT::v4i32,
/*6093*/          OPC_MoveParent,
/*6094*/          OPC_CheckType, MVT::v4i32,
/*6096*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6098*/          OPC_EmitInteger, MVT::i32, 14, 
/*6101*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6104*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6116*/        0, /*End of Scope*/
/*6117*/      /*Scope*/ 52|128,1/*180*/, /*->6299*/
/*6119*/        OPC_CheckInteger, 23, 
/*6121*/        OPC_MoveParent,
/*6122*/        OPC_RecordChild1, // #1 = $Vn
/*6123*/        OPC_Scope, 28, /*->6153*/ // 6 children in Scope
/*6125*/          OPC_CheckChild1Type, MVT::v8i8,
/*6127*/          OPC_RecordChild2, // #2 = $Vm
/*6128*/          OPC_CheckChild2Type, MVT::v8i8,
/*6130*/          OPC_MoveParent,
/*6131*/          OPC_CheckType, MVT::v8i8,
/*6133*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6135*/          OPC_EmitInteger, MVT::i32, 14, 
/*6138*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6141*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6153*/        /*Scope*/ 28, /*->6182*/
/*6154*/          OPC_CheckChild1Type, MVT::v4i16,
/*6156*/          OPC_RecordChild2, // #2 = $Vm
/*6157*/          OPC_CheckChild2Type, MVT::v4i16,
/*6159*/          OPC_MoveParent,
/*6160*/          OPC_CheckType, MVT::v4i16,
/*6162*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6164*/          OPC_EmitInteger, MVT::i32, 14, 
/*6167*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6170*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6182*/        /*Scope*/ 28, /*->6211*/
/*6183*/          OPC_CheckChild1Type, MVT::v2i32,
/*6185*/          OPC_RecordChild2, // #2 = $Vm
/*6186*/          OPC_CheckChild2Type, MVT::v2i32,
/*6188*/          OPC_MoveParent,
/*6189*/          OPC_CheckType, MVT::v2i32,
/*6191*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6193*/          OPC_EmitInteger, MVT::i32, 14, 
/*6196*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6199*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6211*/        /*Scope*/ 28, /*->6240*/
/*6212*/          OPC_CheckChild1Type, MVT::v16i8,
/*6214*/          OPC_RecordChild2, // #2 = $Vm
/*6215*/          OPC_CheckChild2Type, MVT::v16i8,
/*6217*/          OPC_MoveParent,
/*6218*/          OPC_CheckType, MVT::v16i8,
/*6220*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6222*/          OPC_EmitInteger, MVT::i32, 14, 
/*6225*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6228*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6240*/        /*Scope*/ 28, /*->6269*/
/*6241*/          OPC_CheckChild1Type, MVT::v8i16,
/*6243*/          OPC_RecordChild2, // #2 = $Vm
/*6244*/          OPC_CheckChild2Type, MVT::v8i16,
/*6246*/          OPC_MoveParent,
/*6247*/          OPC_CheckType, MVT::v8i16,
/*6249*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6251*/          OPC_EmitInteger, MVT::i32, 14, 
/*6254*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6257*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6269*/        /*Scope*/ 28, /*->6298*/
/*6270*/          OPC_CheckChild1Type, MVT::v4i32,
/*6272*/          OPC_RecordChild2, // #2 = $Vm
/*6273*/          OPC_CheckChild2Type, MVT::v4i32,
/*6275*/          OPC_MoveParent,
/*6276*/          OPC_CheckType, MVT::v4i32,
/*6278*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6280*/          OPC_EmitInteger, MVT::i32, 14, 
/*6283*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6286*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6298*/        0, /*End of Scope*/
/*6299*/      0, /*End of Scope*/
/*6300*/    /*Scope*/ 1|128,3/*385*/, /*->6687*/
/*6302*/      OPC_MoveChild, 0,
/*6304*/      OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*6307*/      OPC_MoveChild, 0,
/*6309*/      OPC_Scope, 58|128,1/*186*/, /*->6498*/ // 2 children in Scope
/*6312*/        OPC_CheckInteger, 22, 
/*6314*/        OPC_MoveParent,
/*6315*/        OPC_RecordChild1, // #0 = $Vn
/*6316*/        OPC_Scope, 29, /*->6347*/ // 6 children in Scope
/*6318*/          OPC_CheckChild1Type, MVT::v8i8,
/*6320*/          OPC_RecordChild2, // #1 = $Vm
/*6321*/          OPC_CheckChild2Type, MVT::v8i8,
/*6323*/          OPC_MoveParent,
/*6324*/          OPC_RecordChild1, // #2 = $src1
/*6325*/          OPC_CheckType, MVT::v8i8,
/*6327*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6329*/          OPC_EmitInteger, MVT::i32, 14, 
/*6332*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6335*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6347*/        /*Scope*/ 29, /*->6377*/
/*6348*/          OPC_CheckChild1Type, MVT::v4i16,
/*6350*/          OPC_RecordChild2, // #1 = $Vm
/*6351*/          OPC_CheckChild2Type, MVT::v4i16,
/*6353*/          OPC_MoveParent,
/*6354*/          OPC_RecordChild1, // #2 = $src1
/*6355*/          OPC_CheckType, MVT::v4i16,
/*6357*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6359*/          OPC_EmitInteger, MVT::i32, 14, 
/*6362*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6365*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6377*/        /*Scope*/ 29, /*->6407*/
/*6378*/          OPC_CheckChild1Type, MVT::v2i32,
/*6380*/          OPC_RecordChild2, // #1 = $Vm
/*6381*/          OPC_CheckChild2Type, MVT::v2i32,
/*6383*/          OPC_MoveParent,
/*6384*/          OPC_RecordChild1, // #2 = $src1
/*6385*/          OPC_CheckType, MVT::v2i32,
/*6387*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6389*/          OPC_EmitInteger, MVT::i32, 14, 
/*6392*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6395*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6407*/        /*Scope*/ 29, /*->6437*/
/*6408*/          OPC_CheckChild1Type, MVT::v16i8,
/*6410*/          OPC_RecordChild2, // #1 = $Vm
/*6411*/          OPC_CheckChild2Type, MVT::v16i8,
/*6413*/          OPC_MoveParent,
/*6414*/          OPC_RecordChild1, // #2 = $src1
/*6415*/          OPC_CheckType, MVT::v16i8,
/*6417*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6419*/          OPC_EmitInteger, MVT::i32, 14, 
/*6422*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6425*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6437*/        /*Scope*/ 29, /*->6467*/
/*6438*/          OPC_CheckChild1Type, MVT::v8i16,
/*6440*/          OPC_RecordChild2, // #1 = $Vm
/*6441*/          OPC_CheckChild2Type, MVT::v8i16,
/*6443*/          OPC_MoveParent,
/*6444*/          OPC_RecordChild1, // #2 = $src1
/*6445*/          OPC_CheckType, MVT::v8i16,
/*6447*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6449*/          OPC_EmitInteger, MVT::i32, 14, 
/*6452*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6455*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6467*/        /*Scope*/ 29, /*->6497*/
/*6468*/          OPC_CheckChild1Type, MVT::v4i32,
/*6470*/          OPC_RecordChild2, // #1 = $Vm
/*6471*/          OPC_CheckChild2Type, MVT::v4i32,
/*6473*/          OPC_MoveParent,
/*6474*/          OPC_RecordChild1, // #2 = $src1
/*6475*/          OPC_CheckType, MVT::v4i32,
/*6477*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6479*/          OPC_EmitInteger, MVT::i32, 14, 
/*6482*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6485*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6497*/        0, /*End of Scope*/
/*6498*/      /*Scope*/ 58|128,1/*186*/, /*->6686*/
/*6500*/        OPC_CheckInteger, 23, 
/*6502*/        OPC_MoveParent,
/*6503*/        OPC_RecordChild1, // #0 = $Vn
/*6504*/        OPC_Scope, 29, /*->6535*/ // 6 children in Scope
/*6506*/          OPC_CheckChild1Type, MVT::v8i8,
/*6508*/          OPC_RecordChild2, // #1 = $Vm
/*6509*/          OPC_CheckChild2Type, MVT::v8i8,
/*6511*/          OPC_MoveParent,
/*6512*/          OPC_RecordChild1, // #2 = $src1
/*6513*/          OPC_CheckType, MVT::v8i8,
/*6515*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6517*/          OPC_EmitInteger, MVT::i32, 14, 
/*6520*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6523*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6535*/        /*Scope*/ 29, /*->6565*/
/*6536*/          OPC_CheckChild1Type, MVT::v4i16,
/*6538*/          OPC_RecordChild2, // #1 = $Vm
/*6539*/          OPC_CheckChild2Type, MVT::v4i16,
/*6541*/          OPC_MoveParent,
/*6542*/          OPC_RecordChild1, // #2 = $src1
/*6543*/          OPC_CheckType, MVT::v4i16,
/*6545*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6547*/          OPC_EmitInteger, MVT::i32, 14, 
/*6550*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6553*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6565*/        /*Scope*/ 29, /*->6595*/
/*6566*/          OPC_CheckChild1Type, MVT::v2i32,
/*6568*/          OPC_RecordChild2, // #1 = $Vm
/*6569*/          OPC_CheckChild2Type, MVT::v2i32,
/*6571*/          OPC_MoveParent,
/*6572*/          OPC_RecordChild1, // #2 = $src1
/*6573*/          OPC_CheckType, MVT::v2i32,
/*6575*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6577*/          OPC_EmitInteger, MVT::i32, 14, 
/*6580*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6583*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6595*/        /*Scope*/ 29, /*->6625*/
/*6596*/          OPC_CheckChild1Type, MVT::v16i8,
/*6598*/          OPC_RecordChild2, // #1 = $Vm
/*6599*/          OPC_CheckChild2Type, MVT::v16i8,
/*6601*/          OPC_MoveParent,
/*6602*/          OPC_RecordChild1, // #2 = $src1
/*6603*/          OPC_CheckType, MVT::v16i8,
/*6605*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6607*/          OPC_EmitInteger, MVT::i32, 14, 
/*6610*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6613*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6625*/        /*Scope*/ 29, /*->6655*/
/*6626*/          OPC_CheckChild1Type, MVT::v8i16,
/*6628*/          OPC_RecordChild2, // #1 = $Vm
/*6629*/          OPC_CheckChild2Type, MVT::v8i16,
/*6631*/          OPC_MoveParent,
/*6632*/          OPC_RecordChild1, // #2 = $src1
/*6633*/          OPC_CheckType, MVT::v8i16,
/*6635*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6637*/          OPC_EmitInteger, MVT::i32, 14, 
/*6640*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6643*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6655*/        /*Scope*/ 29, /*->6685*/
/*6656*/          OPC_CheckChild1Type, MVT::v4i32,
/*6658*/          OPC_RecordChild2, // #1 = $Vm
/*6659*/          OPC_CheckChild2Type, MVT::v4i32,
/*6661*/          OPC_MoveParent,
/*6662*/          OPC_RecordChild1, // #2 = $src1
/*6663*/          OPC_CheckType, MVT::v4i32,
/*6665*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*6667*/          OPC_EmitInteger, MVT::i32, 14, 
/*6670*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6673*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6685*/        0, /*End of Scope*/
/*6686*/      0, /*End of Scope*/
/*6687*/    /*Scope*/ 84, /*->6772*/
/*6688*/      OPC_RecordChild0, // #0 = $acc
/*6689*/      OPC_Scope, 40, /*->6731*/ // 2 children in Scope
/*6691*/        OPC_MoveChild, 1,
/*6693*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6696*/        OPC_RecordChild0, // #1 = $a
/*6697*/        OPC_MoveChild, 0,
/*6699*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6701*/        OPC_MoveParent,
/*6702*/        OPC_RecordChild1, // #2 = $b
/*6703*/        OPC_MoveChild, 1,
/*6705*/        OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6707*/        OPC_MoveParent,
/*6708*/        OPC_MoveParent,
/*6709*/        OPC_CheckType, MVT::i32,
/*6711*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*6713*/        OPC_EmitInteger, MVT::i32, 14, 
/*6716*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6719*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*6731*/      /*Scope*/ 39, /*->6771*/
/*6732*/        OPC_RecordChild1, // #1 = $imm
/*6733*/        OPC_MoveChild, 1,
/*6735*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6738*/        OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*6740*/        OPC_MoveParent,
/*6741*/        OPC_CheckType, MVT::i32,
/*6743*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*6745*/        OPC_EmitConvertToTarget, 1,
/*6747*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*6750*/        OPC_EmitInteger, MVT::i32, 14, 
/*6753*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6756*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6759*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*6771*/      0, /*End of Scope*/
/*6772*/    /*Scope*/ 41, /*->6814*/
/*6773*/      OPC_MoveChild, 0,
/*6775*/      OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6778*/      OPC_RecordChild0, // #0 = $a
/*6779*/      OPC_MoveChild, 0,
/*6781*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6783*/      OPC_MoveParent,
/*6784*/      OPC_RecordChild1, // #1 = $b
/*6785*/      OPC_MoveChild, 1,
/*6787*/      OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*6789*/      OPC_MoveParent,
/*6790*/      OPC_MoveParent,
/*6791*/      OPC_RecordChild1, // #2 = $acc
/*6792*/      OPC_CheckType, MVT::i32,
/*6794*/      OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*6796*/      OPC_EmitInteger, MVT::i32, 14, 
/*6799*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6802*/      OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*6814*/    /*Scope*/ 40|128,3/*424*/, /*->7240*/
/*6816*/      OPC_RecordChild0, // #0 = $Rn
/*6817*/      OPC_RecordChild1, // #1 = $imm
/*6818*/      OPC_MoveChild, 1,
/*6820*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6823*/      OPC_Scope, 30, /*->6855*/ // 11 children in Scope
/*6825*/        OPC_CheckPredicate, 3, // Predicate_so_imm
/*6827*/        OPC_MoveParent,
/*6828*/        OPC_CheckType, MVT::i32,
/*6830*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*6832*/        OPC_EmitConvertToTarget, 1,
/*6834*/        OPC_EmitInteger, MVT::i32, 14, 
/*6837*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6840*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6843*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*6855*/      /*Scope*/ 33, /*->6889*/
/*6856*/        OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*6858*/        OPC_MoveParent,
/*6859*/        OPC_CheckType, MVT::i32,
/*6861*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*6863*/        OPC_EmitConvertToTarget, 1,
/*6865*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*6868*/        OPC_EmitInteger, MVT::i32, 14, 
/*6871*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6874*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6877*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*6889*/      /*Scope*/ 30, /*->6920*/
/*6890*/        OPC_CheckPredicate, 5, // Predicate_imm0_7
/*6892*/        OPC_MoveParent,
/*6893*/        OPC_CheckType, MVT::i32,
/*6895*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6897*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6900*/        OPC_EmitConvertToTarget, 1,
/*6902*/        OPC_EmitInteger, MVT::i32, 14, 
/*6905*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6908*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*6920*/      /*Scope*/ 30, /*->6951*/
/*6921*/        OPC_CheckPredicate, 6, // Predicate_imm8_255
/*6923*/        OPC_MoveParent,
/*6924*/        OPC_CheckType, MVT::i32,
/*6926*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6928*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6931*/        OPC_EmitConvertToTarget, 1,
/*6933*/        OPC_EmitInteger, MVT::i32, 14, 
/*6936*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6939*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*6951*/      /*Scope*/ 33, /*->6985*/
/*6952*/        OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*6954*/        OPC_MoveParent,
/*6955*/        OPC_CheckType, MVT::i32,
/*6957*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6959*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6962*/        OPC_EmitConvertToTarget, 1,
/*6964*/        OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*6967*/        OPC_EmitInteger, MVT::i32, 14, 
/*6970*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6973*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*6985*/      /*Scope*/ 33, /*->7019*/
/*6986*/        OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*6988*/        OPC_MoveParent,
/*6989*/        OPC_CheckType, MVT::i32,
/*6991*/        OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*6993*/        OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*6996*/        OPC_EmitConvertToTarget, 1,
/*6998*/        OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*7001*/        OPC_EmitInteger, MVT::i32, 14, 
/*7004*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7007*/        OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*7019*/      /*Scope*/ 30, /*->7050*/
/*7020*/        OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*7022*/        OPC_MoveParent,
/*7023*/        OPC_CheckType, MVT::i32,
/*7025*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7027*/        OPC_EmitConvertToTarget, 1,
/*7029*/        OPC_EmitInteger, MVT::i32, 14, 
/*7032*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7035*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7038*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*7050*/      /*Scope*/ 26, /*->7077*/
/*7051*/        OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*7053*/        OPC_MoveParent,
/*7054*/        OPC_CheckType, MVT::i32,
/*7056*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7058*/        OPC_EmitConvertToTarget, 1,
/*7060*/        OPC_EmitInteger, MVT::i32, 14, 
/*7063*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7066*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*7077*/      /*Scope*/ 33, /*->7111*/
/*7078*/        OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*7080*/        OPC_MoveParent,
/*7081*/        OPC_CheckType, MVT::i32,
/*7083*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7085*/        OPC_EmitConvertToTarget, 1,
/*7087*/        OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*7090*/        OPC_EmitInteger, MVT::i32, 14, 
/*7093*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7096*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7099*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*7111*/      /*Scope*/ 29, /*->7141*/
/*7112*/        OPC_CheckPredicate, 12, // Predicate_imm0_4095_neg
/*7114*/        OPC_MoveParent,
/*7115*/        OPC_CheckType, MVT::i32,
/*7117*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7119*/        OPC_EmitConvertToTarget, 1,
/*7121*/        OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7124*/        OPC_EmitInteger, MVT::i32, 14, 
/*7127*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7130*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*7141*/      /*Scope*/ 97, /*->7239*/
/*7142*/        OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*7144*/        OPC_MoveParent,
/*7145*/        OPC_CheckType, MVT::i32,
/*7147*/        OPC_Scope, 44, /*->7193*/ // 2 children in Scope
/*7149*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*7151*/          OPC_EmitConvertToTarget, 1,
/*7153*/          OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7156*/          OPC_EmitInteger, MVT::i32, 14, 
/*7159*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7162*/          OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*7172*/          OPC_EmitInteger, MVT::i32, 14, 
/*7175*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7178*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7181*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*7193*/        /*Scope*/ 44, /*->7238*/
/*7194*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*7196*/          OPC_EmitConvertToTarget, 1,
/*7198*/          OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*7201*/          OPC_EmitInteger, MVT::i32, 14, 
/*7204*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7207*/          OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*7217*/          OPC_EmitInteger, MVT::i32, 14, 
/*7220*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7223*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7226*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*7238*/        0, /*End of Scope*/
/*7239*/      0, /*End of Scope*/
/*7240*/    /*Scope*/ 92|128,1/*220*/, /*->7462*/
/*7242*/      OPC_MoveChild, 0,
/*7244*/      OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->7353
/*7248*/        OPC_RecordChild0, // #0 = $Vn
/*7249*/        OPC_Scope, 33, /*->7284*/ // 3 children in Scope
/*7251*/          OPC_CheckChild0Type, MVT::v8i8,
/*7253*/          OPC_MoveParent,
/*7254*/          OPC_MoveChild, 1,
/*7256*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7259*/          OPC_RecordChild0, // #1 = $Vm
/*7260*/          OPC_CheckChild0Type, MVT::v8i8,
/*7262*/          OPC_MoveParent,
/*7263*/          OPC_CheckType, MVT::v8i16,
/*7265*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7267*/          OPC_EmitInteger, MVT::i32, 14, 
/*7270*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7273*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7284*/        /*Scope*/ 33, /*->7318*/
/*7285*/          OPC_CheckChild0Type, MVT::v4i16,
/*7287*/          OPC_MoveParent,
/*7288*/          OPC_MoveChild, 1,
/*7290*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7293*/          OPC_RecordChild0, // #1 = $Vm
/*7294*/          OPC_CheckChild0Type, MVT::v4i16,
/*7296*/          OPC_MoveParent,
/*7297*/          OPC_CheckType, MVT::v4i32,
/*7299*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7301*/          OPC_EmitInteger, MVT::i32, 14, 
/*7304*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7307*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7318*/        /*Scope*/ 33, /*->7352*/
/*7319*/          OPC_CheckChild0Type, MVT::v2i32,
/*7321*/          OPC_MoveParent,
/*7322*/          OPC_MoveChild, 1,
/*7324*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*7327*/          OPC_RecordChild0, // #1 = $Vm
/*7328*/          OPC_CheckChild0Type, MVT::v2i32,
/*7330*/          OPC_MoveParent,
/*7331*/          OPC_CheckType, MVT::v2i64,
/*7333*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7335*/          OPC_EmitInteger, MVT::i32, 14, 
/*7338*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7341*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7352*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->7461
/*7356*/        OPC_RecordChild0, // #0 = $Vn
/*7357*/        OPC_Scope, 33, /*->7392*/ // 3 children in Scope
/*7359*/          OPC_CheckChild0Type, MVT::v8i8,
/*7361*/          OPC_MoveParent,
/*7362*/          OPC_MoveChild, 1,
/*7364*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7367*/          OPC_RecordChild0, // #1 = $Vm
/*7368*/          OPC_CheckChild0Type, MVT::v8i8,
/*7370*/          OPC_MoveParent,
/*7371*/          OPC_CheckType, MVT::v8i16,
/*7373*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7375*/          OPC_EmitInteger, MVT::i32, 14, 
/*7378*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7381*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7392*/        /*Scope*/ 33, /*->7426*/
/*7393*/          OPC_CheckChild0Type, MVT::v4i16,
/*7395*/          OPC_MoveParent,
/*7396*/          OPC_MoveChild, 1,
/*7398*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7401*/          OPC_RecordChild0, // #1 = $Vm
/*7402*/          OPC_CheckChild0Type, MVT::v4i16,
/*7404*/          OPC_MoveParent,
/*7405*/          OPC_CheckType, MVT::v4i32,
/*7407*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7409*/          OPC_EmitInteger, MVT::i32, 14, 
/*7412*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7415*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7426*/        /*Scope*/ 33, /*->7460*/
/*7427*/          OPC_CheckChild0Type, MVT::v2i32,
/*7429*/          OPC_MoveParent,
/*7430*/          OPC_MoveChild, 1,
/*7432*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*7435*/          OPC_RecordChild0, // #1 = $Vm
/*7436*/          OPC_CheckChild0Type, MVT::v2i32,
/*7438*/          OPC_MoveParent,
/*7439*/          OPC_CheckType, MVT::v2i64,
/*7441*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7443*/          OPC_EmitInteger, MVT::i32, 14, 
/*7446*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7449*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7460*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*7462*/    /*Scope*/ 65|128,6/*833*/, /*->8297*/
/*7464*/      OPC_RecordChild0, // #0 = $src1
/*7465*/      OPC_MoveChild, 1,
/*7467*/      OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->7675
/*7472*/        OPC_RecordChild0, // #1 = $Vm
/*7473*/        OPC_RecordChild1, // #2 = $SIMM
/*7474*/        OPC_MoveChild, 1,
/*7476*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7479*/        OPC_MoveParent,
/*7480*/        OPC_MoveParent,
/*7481*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->7506
/*7484*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7486*/          OPC_EmitConvertToTarget, 2,
/*7488*/          OPC_EmitInteger, MVT::i32, 14, 
/*7491*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7494*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->7530
/*7508*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7510*/          OPC_EmitConvertToTarget, 2,
/*7512*/          OPC_EmitInteger, MVT::i32, 14, 
/*7515*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7518*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->7554
/*7532*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7534*/          OPC_EmitConvertToTarget, 2,
/*7536*/          OPC_EmitInteger, MVT::i32, 14, 
/*7539*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7542*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->7578
/*7556*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7558*/          OPC_EmitConvertToTarget, 2,
/*7560*/          OPC_EmitInteger, MVT::i32, 14, 
/*7563*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7566*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->7602
/*7580*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7582*/          OPC_EmitConvertToTarget, 2,
/*7584*/          OPC_EmitInteger, MVT::i32, 14, 
/*7587*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7590*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->7626
/*7604*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7606*/          OPC_EmitConvertToTarget, 2,
/*7608*/          OPC_EmitInteger, MVT::i32, 14, 
/*7611*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7614*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->7650
/*7628*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7630*/          OPC_EmitConvertToTarget, 2,
/*7632*/          OPC_EmitInteger, MVT::i32, 14, 
/*7635*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7638*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->7674
/*7652*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7654*/          OPC_EmitConvertToTarget, 2,
/*7656*/          OPC_EmitInteger, MVT::i32, 14, 
/*7659*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7662*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->7882
/*7679*/        OPC_RecordChild0, // #1 = $Vm
/*7680*/        OPC_RecordChild1, // #2 = $SIMM
/*7681*/        OPC_MoveChild, 1,
/*7683*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7686*/        OPC_MoveParent,
/*7687*/        OPC_MoveParent,
/*7688*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->7713
/*7691*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7693*/          OPC_EmitConvertToTarget, 2,
/*7695*/          OPC_EmitInteger, MVT::i32, 14, 
/*7698*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7701*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->7737
/*7715*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7717*/          OPC_EmitConvertToTarget, 2,
/*7719*/          OPC_EmitInteger, MVT::i32, 14, 
/*7722*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7725*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->7761
/*7739*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7741*/          OPC_EmitConvertToTarget, 2,
/*7743*/          OPC_EmitInteger, MVT::i32, 14, 
/*7746*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7749*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->7785
/*7763*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7765*/          OPC_EmitConvertToTarget, 2,
/*7767*/          OPC_EmitInteger, MVT::i32, 14, 
/*7770*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7773*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->7809
/*7787*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7789*/          OPC_EmitConvertToTarget, 2,
/*7791*/          OPC_EmitInteger, MVT::i32, 14, 
/*7794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7797*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->7833
/*7811*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7813*/          OPC_EmitConvertToTarget, 2,
/*7815*/          OPC_EmitInteger, MVT::i32, 14, 
/*7818*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7821*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->7857
/*7835*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7837*/          OPC_EmitConvertToTarget, 2,
/*7839*/          OPC_EmitInteger, MVT::i32, 14, 
/*7842*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7845*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->7881
/*7859*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7861*/          OPC_EmitConvertToTarget, 2,
/*7863*/          OPC_EmitInteger, MVT::i32, 14, 
/*7866*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7869*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8089
/*7886*/        OPC_RecordChild0, // #1 = $Vm
/*7887*/        OPC_RecordChild1, // #2 = $SIMM
/*7888*/        OPC_MoveChild, 1,
/*7890*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7893*/        OPC_MoveParent,
/*7894*/        OPC_MoveParent,
/*7895*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->7920
/*7898*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7900*/          OPC_EmitConvertToTarget, 2,
/*7902*/          OPC_EmitInteger, MVT::i32, 14, 
/*7905*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7908*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->7944
/*7922*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7924*/          OPC_EmitConvertToTarget, 2,
/*7926*/          OPC_EmitInteger, MVT::i32, 14, 
/*7929*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7932*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->7968
/*7946*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7948*/          OPC_EmitConvertToTarget, 2,
/*7950*/          OPC_EmitInteger, MVT::i32, 14, 
/*7953*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7956*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->7992
/*7970*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7972*/          OPC_EmitConvertToTarget, 2,
/*7974*/          OPC_EmitInteger, MVT::i32, 14, 
/*7977*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7980*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8016
/*7994*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*7996*/          OPC_EmitConvertToTarget, 2,
/*7998*/          OPC_EmitInteger, MVT::i32, 14, 
/*8001*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8004*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8040
/*8018*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8020*/          OPC_EmitConvertToTarget, 2,
/*8022*/          OPC_EmitInteger, MVT::i32, 14, 
/*8025*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8028*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8064
/*8042*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8044*/          OPC_EmitConvertToTarget, 2,
/*8046*/          OPC_EmitInteger, MVT::i32, 14, 
/*8049*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8052*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8088
/*8066*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8068*/          OPC_EmitConvertToTarget, 2,
/*8070*/          OPC_EmitInteger, MVT::i32, 14, 
/*8073*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8076*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->8296
/*8093*/        OPC_RecordChild0, // #1 = $Vm
/*8094*/        OPC_RecordChild1, // #2 = $SIMM
/*8095*/        OPC_MoveChild, 1,
/*8097*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8100*/        OPC_MoveParent,
/*8101*/        OPC_MoveParent,
/*8102*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8127
/*8105*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8107*/          OPC_EmitConvertToTarget, 2,
/*8109*/          OPC_EmitInteger, MVT::i32, 14, 
/*8112*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8115*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8151
/*8129*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8131*/          OPC_EmitConvertToTarget, 2,
/*8133*/          OPC_EmitInteger, MVT::i32, 14, 
/*8136*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8139*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8175
/*8153*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8155*/          OPC_EmitConvertToTarget, 2,
/*8157*/          OPC_EmitInteger, MVT::i32, 14, 
/*8160*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8163*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8199
/*8177*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8179*/          OPC_EmitConvertToTarget, 2,
/*8181*/          OPC_EmitInteger, MVT::i32, 14, 
/*8184*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8187*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8223
/*8201*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8203*/          OPC_EmitConvertToTarget, 2,
/*8205*/          OPC_EmitInteger, MVT::i32, 14, 
/*8208*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8211*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8247
/*8225*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8227*/          OPC_EmitConvertToTarget, 2,
/*8229*/          OPC_EmitInteger, MVT::i32, 14, 
/*8232*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8235*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8271
/*8249*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8251*/          OPC_EmitConvertToTarget, 2,
/*8253*/          OPC_EmitInteger, MVT::i32, 14, 
/*8256*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8259*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8295
/*8273*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8275*/          OPC_EmitConvertToTarget, 2,
/*8277*/          OPC_EmitInteger, MVT::i32, 14, 
/*8280*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8283*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*8297*/    /*Scope*/ 30|128,7/*926*/, /*->9225*/
/*8299*/      OPC_MoveChild, 0,
/*8301*/      OPC_SwitchOpcode /*6 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->8510
/*8306*/        OPC_RecordChild0, // #0 = $Vm
/*8307*/        OPC_RecordChild1, // #1 = $SIMM
/*8308*/        OPC_MoveChild, 1,
/*8310*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8313*/        OPC_MoveParent,
/*8314*/        OPC_MoveParent,
/*8315*/        OPC_RecordChild1, // #2 = $src1
/*8316*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8341
/*8319*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8321*/          OPC_EmitConvertToTarget, 1,
/*8323*/          OPC_EmitInteger, MVT::i32, 14, 
/*8326*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8329*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8365
/*8343*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8345*/          OPC_EmitConvertToTarget, 1,
/*8347*/          OPC_EmitInteger, MVT::i32, 14, 
/*8350*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8353*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8389
/*8367*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8369*/          OPC_EmitConvertToTarget, 1,
/*8371*/          OPC_EmitInteger, MVT::i32, 14, 
/*8374*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8377*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8413
/*8391*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8393*/          OPC_EmitConvertToTarget, 1,
/*8395*/          OPC_EmitInteger, MVT::i32, 14, 
/*8398*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8401*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8437
/*8415*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8417*/          OPC_EmitConvertToTarget, 1,
/*8419*/          OPC_EmitInteger, MVT::i32, 14, 
/*8422*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8425*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8461
/*8439*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8441*/          OPC_EmitConvertToTarget, 1,
/*8443*/          OPC_EmitInteger, MVT::i32, 14, 
/*8446*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8449*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8485
/*8463*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8465*/          OPC_EmitConvertToTarget, 1,
/*8467*/          OPC_EmitInteger, MVT::i32, 14, 
/*8470*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8473*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8509
/*8487*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8489*/          OPC_EmitConvertToTarget, 1,
/*8491*/          OPC_EmitInteger, MVT::i32, 14, 
/*8494*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8497*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->8718
/*8514*/        OPC_RecordChild0, // #0 = $Vm
/*8515*/        OPC_RecordChild1, // #1 = $SIMM
/*8516*/        OPC_MoveChild, 1,
/*8518*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8521*/        OPC_MoveParent,
/*8522*/        OPC_MoveParent,
/*8523*/        OPC_RecordChild1, // #2 = $src1
/*8524*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8549
/*8527*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8529*/          OPC_EmitConvertToTarget, 1,
/*8531*/          OPC_EmitInteger, MVT::i32, 14, 
/*8534*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8537*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8573
/*8551*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8553*/          OPC_EmitConvertToTarget, 1,
/*8555*/          OPC_EmitInteger, MVT::i32, 14, 
/*8558*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8561*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8597
/*8575*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8577*/          OPC_EmitConvertToTarget, 1,
/*8579*/          OPC_EmitInteger, MVT::i32, 14, 
/*8582*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8585*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8621
/*8599*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8601*/          OPC_EmitConvertToTarget, 1,
/*8603*/          OPC_EmitInteger, MVT::i32, 14, 
/*8606*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8609*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8645
/*8623*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8625*/          OPC_EmitConvertToTarget, 1,
/*8627*/          OPC_EmitInteger, MVT::i32, 14, 
/*8630*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8633*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8669
/*8647*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8649*/          OPC_EmitConvertToTarget, 1,
/*8651*/          OPC_EmitInteger, MVT::i32, 14, 
/*8654*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8657*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8693
/*8671*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8673*/          OPC_EmitConvertToTarget, 1,
/*8675*/          OPC_EmitInteger, MVT::i32, 14, 
/*8678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8681*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8717
/*8695*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8697*/          OPC_EmitConvertToTarget, 1,
/*8699*/          OPC_EmitInteger, MVT::i32, 14, 
/*8702*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8705*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->8926
/*8722*/        OPC_RecordChild0, // #0 = $Vm
/*8723*/        OPC_RecordChild1, // #1 = $SIMM
/*8724*/        OPC_MoveChild, 1,
/*8726*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8729*/        OPC_MoveParent,
/*8730*/        OPC_MoveParent,
/*8731*/        OPC_RecordChild1, // #2 = $src1
/*8732*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8757
/*8735*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8737*/          OPC_EmitConvertToTarget, 1,
/*8739*/          OPC_EmitInteger, MVT::i32, 14, 
/*8742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8745*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8781
/*8759*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8761*/          OPC_EmitConvertToTarget, 1,
/*8763*/          OPC_EmitInteger, MVT::i32, 14, 
/*8766*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8769*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->8805
/*8783*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8785*/          OPC_EmitConvertToTarget, 1,
/*8787*/          OPC_EmitInteger, MVT::i32, 14, 
/*8790*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8793*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->8829
/*8807*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8809*/          OPC_EmitConvertToTarget, 1,
/*8811*/          OPC_EmitInteger, MVT::i32, 14, 
/*8814*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8817*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->8853
/*8831*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8833*/          OPC_EmitConvertToTarget, 1,
/*8835*/          OPC_EmitInteger, MVT::i32, 14, 
/*8838*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8841*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->8877
/*8855*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8857*/          OPC_EmitConvertToTarget, 1,
/*8859*/          OPC_EmitInteger, MVT::i32, 14, 
/*8862*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8865*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->8901
/*8879*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8881*/          OPC_EmitConvertToTarget, 1,
/*8883*/          OPC_EmitInteger, MVT::i32, 14, 
/*8886*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8889*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->8925
/*8903*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8905*/          OPC_EmitConvertToTarget, 1,
/*8907*/          OPC_EmitInteger, MVT::i32, 14, 
/*8910*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->9134
/*8930*/        OPC_RecordChild0, // #0 = $Vm
/*8931*/        OPC_RecordChild1, // #1 = $SIMM
/*8932*/        OPC_MoveChild, 1,
/*8934*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8937*/        OPC_MoveParent,
/*8938*/        OPC_MoveParent,
/*8939*/        OPC_RecordChild1, // #2 = $src1
/*8940*/        OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->8965
/*8943*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8945*/          OPC_EmitConvertToTarget, 1,
/*8947*/          OPC_EmitInteger, MVT::i32, 14, 
/*8950*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8953*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->8989
/*8967*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8969*/          OPC_EmitConvertToTarget, 1,
/*8971*/          OPC_EmitInteger, MVT::i32, 14, 
/*8974*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->9013
/*8991*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*8993*/          OPC_EmitConvertToTarget, 1,
/*8995*/          OPC_EmitInteger, MVT::i32, 14, 
/*8998*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9001*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->9037
/*9015*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9017*/          OPC_EmitConvertToTarget, 1,
/*9019*/          OPC_EmitInteger, MVT::i32, 14, 
/*9022*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9025*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->9061
/*9039*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9041*/          OPC_EmitConvertToTarget, 1,
/*9043*/          OPC_EmitInteger, MVT::i32, 14, 
/*9046*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9049*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->9085
/*9063*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->9109
/*9087*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9089*/          OPC_EmitConvertToTarget, 1,
/*9091*/          OPC_EmitInteger, MVT::i32, 14, 
/*9094*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9097*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->9133
/*9111*/          OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9113*/          OPC_EmitConvertToTarget, 1,
/*9115*/          OPC_EmitInteger, MVT::i32, 14, 
/*9118*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9121*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 58,  TARGET_VAL(ISD::MUL),// ->9195
/*9137*/        OPC_RecordChild0, // #0 = $Rn
/*9138*/        OPC_RecordChild1, // #1 = $Rm
/*9139*/        OPC_MoveParent,
/*9140*/        OPC_RecordChild1, // #2 = $Ra
/*9141*/        OPC_CheckType, MVT::i32,
/*9143*/        OPC_Scope, 24, /*->9169*/ // 2 children in Scope
/*9145*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*9147*/          OPC_EmitInteger, MVT::i32, 14, 
/*9150*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9153*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9156*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9169*/        /*Scope*/ 24, /*->9194*/
/*9170*/          OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9172*/          OPC_EmitInteger, MVT::i32, 14, 
/*9175*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9178*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9181*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9194*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->9224
/*9198*/        OPC_RecordChild0, // #0 = $Rn
/*9199*/        OPC_RecordChild1, // #1 = $Rm
/*9200*/        OPC_MoveParent,
/*9201*/        OPC_RecordChild1, // #2 = $Ra
/*9202*/        OPC_CheckType, MVT::i32,
/*9204*/        OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*9206*/        OPC_EmitInteger, MVT::i32, 14, 
/*9209*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9212*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*9225*/    /*Scope*/ 67, /*->9293*/
/*9226*/      OPC_RecordChild0, // #0 = $Rn
/*9227*/      OPC_MoveChild, 1,
/*9229*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*9232*/      OPC_RecordChild0, // #1 = $Rm
/*9233*/      OPC_MoveChild, 1,
/*9235*/      OPC_Scope, 27, /*->9264*/ // 2 children in Scope
/*9237*/        OPC_CheckValueType, MVT::i8,
/*9239*/        OPC_MoveParent,
/*9240*/        OPC_MoveParent,
/*9241*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9243*/        OPC_EmitInteger, MVT::i32, 0, 
/*9246*/        OPC_EmitInteger, MVT::i32, 14, 
/*9249*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9252*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9264*/      /*Scope*/ 27, /*->9292*/
/*9265*/        OPC_CheckValueType, MVT::i16,
/*9267*/        OPC_MoveParent,
/*9268*/        OPC_MoveParent,
/*9269*/        OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9271*/        OPC_EmitInteger, MVT::i32, 0, 
/*9274*/        OPC_EmitInteger, MVT::i32, 14, 
/*9277*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9280*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9292*/      0, /*End of Scope*/
/*9293*/    /*Scope*/ 62, /*->9356*/
/*9294*/      OPC_MoveChild, 0,
/*9296*/      OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::MUL),// ->9326
/*9300*/        OPC_RecordChild0, // #0 = $Rn
/*9301*/        OPC_RecordChild1, // #1 = $Rm
/*9302*/        OPC_MoveParent,
/*9303*/        OPC_RecordChild1, // #2 = $Ra
/*9304*/        OPC_CheckType, MVT::i32,
/*9306*/        OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9308*/        OPC_EmitInteger, MVT::i32, 14, 
/*9311*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9314*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->9355
/*9329*/        OPC_RecordChild0, // #0 = $Rm
/*9330*/        OPC_RecordChild1, // #1 = $Rn
/*9331*/        OPC_MoveParent,
/*9332*/        OPC_RecordChild1, // #2 = $Ra
/*9333*/        OPC_CheckType, MVT::i32,
/*9335*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*9337*/        OPC_EmitInteger, MVT::i32, 14, 
/*9340*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9343*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*9356*/    /*Scope*/ 74|128,1/*202*/, /*->9560*/
/*9358*/      OPC_RecordChild0, // #0 = $Rn
/*9359*/      OPC_MoveChild, 1,
/*9361*/      OPC_SwitchOpcode /*3 cases */, 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9426
/*9365*/        OPC_RecordChild0, // #1 = $Rm
/*9366*/        OPC_MoveChild, 1,
/*9368*/        OPC_Scope, 27, /*->9397*/ // 2 children in Scope
/*9370*/          OPC_CheckValueType, MVT::i8,
/*9372*/          OPC_MoveParent,
/*9373*/          OPC_MoveParent,
/*9374*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9376*/          OPC_EmitInteger, MVT::i32, 0, 
/*9379*/          OPC_EmitInteger, MVT::i32, 14, 
/*9382*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9385*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9397*/        /*Scope*/ 27, /*->9425*/
/*9398*/          OPC_CheckValueType, MVT::i16,
/*9400*/          OPC_MoveParent,
/*9401*/          OPC_MoveParent,
/*9402*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9404*/          OPC_EmitInteger, MVT::i32, 0, 
/*9407*/          OPC_EmitInteger, MVT::i32, 14, 
/*9410*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9413*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9425*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::MUL),// ->9507
/*9429*/        OPC_RecordChild0, // #1 = $Rn
/*9430*/        OPC_RecordChild1, // #2 = $Rm
/*9431*/        OPC_MoveParent,
/*9432*/        OPC_CheckType, MVT::i32,
/*9434*/        OPC_Scope, 24, /*->9460*/ // 3 children in Scope
/*9436*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*9438*/          OPC_EmitInteger, MVT::i32, 14, 
/*9441*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9444*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9447*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9460*/        /*Scope*/ 24, /*->9485*/
/*9461*/          OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9463*/          OPC_EmitInteger, MVT::i32, 14, 
/*9466*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9472*/          OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9485*/        /*Scope*/ 20, /*->9506*/
/*9486*/          OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9488*/          OPC_EmitInteger, MVT::i32, 14, 
/*9491*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9494*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9506*/        0, /*End of Scope*/
              /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->9559
/*9510*/        OPC_RecordChild0, // #1 = $Rn
/*9511*/        OPC_RecordChild1, // #2 = $Rm
/*9512*/        OPC_MoveParent,
/*9513*/        OPC_CheckType, MVT::i32,
/*9515*/        OPC_Scope, 20, /*->9537*/ // 2 children in Scope
/*9517*/          OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*9519*/          OPC_EmitInteger, MVT::i32, 14, 
/*9522*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9537*/        /*Scope*/ 20, /*->9558*/
/*9538*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*9540*/          OPC_EmitInteger, MVT::i32, 14, 
/*9543*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9546*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9558*/        0, /*End of Scope*/
              0, // EndSwitchOpcode
/*9560*/    /*Scope*/ 122, /*->9683*/
/*9561*/      OPC_MoveChild, 0,
/*9563*/      OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*9566*/      OPC_RecordChild0, // #0 = $Rm
/*9567*/      OPC_MoveChild, 1,
/*9569*/      OPC_Scope, 55, /*->9626*/ // 2 children in Scope
/*9571*/        OPC_CheckValueType, MVT::i8,
/*9573*/        OPC_MoveParent,
/*9574*/        OPC_MoveParent,
/*9575*/        OPC_RecordChild1, // #1 = $Rn
/*9576*/        OPC_Scope, 23, /*->9601*/ // 2 children in Scope
/*9578*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9580*/          OPC_EmitInteger, MVT::i32, 0, 
/*9583*/          OPC_EmitInteger, MVT::i32, 14, 
/*9586*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9589*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9601*/        /*Scope*/ 23, /*->9625*/
/*9602*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9604*/          OPC_EmitInteger, MVT::i32, 0, 
/*9607*/          OPC_EmitInteger, MVT::i32, 14, 
/*9610*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9613*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9625*/        0, /*End of Scope*/
/*9626*/      /*Scope*/ 55, /*->9682*/
/*9627*/        OPC_CheckValueType, MVT::i16,
/*9629*/        OPC_MoveParent,
/*9630*/        OPC_MoveParent,
/*9631*/        OPC_RecordChild1, // #1 = $Rn
/*9632*/        OPC_Scope, 23, /*->9657*/ // 2 children in Scope
/*9634*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*9636*/          OPC_EmitInteger, MVT::i32, 0, 
/*9639*/          OPC_EmitInteger, MVT::i32, 14, 
/*9642*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9645*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9657*/        /*Scope*/ 23, /*->9681*/
/*9658*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9660*/          OPC_EmitInteger, MVT::i32, 0, 
/*9663*/          OPC_EmitInteger, MVT::i32, 14, 
/*9666*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9669*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9681*/        0, /*End of Scope*/
/*9682*/      0, /*End of Scope*/
/*9683*/    /*Scope*/ 68|128,4/*580*/, /*->10265*/
/*9685*/      OPC_RecordChild0, // #0 = $Rn
/*9686*/      OPC_Scope, 93, /*->9781*/ // 2 children in Scope
/*9688*/        OPC_RecordChild1, // #1 = $Rm
/*9689*/        OPC_CheckType, MVT::i32,
/*9691*/        OPC_Scope, 23, /*->9716*/ // 3 children in Scope
/*9693*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*9695*/          OPC_EmitInteger, MVT::i32, 14, 
/*9698*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9701*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9704*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*9716*/        /*Scope*/ 23, /*->9740*/
/*9717*/          OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9719*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9722*/          OPC_EmitInteger, MVT::i32, 14, 
/*9725*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9728*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*9740*/        /*Scope*/ 39, /*->9780*/
/*9741*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9743*/          OPC_EmitInteger, MVT::i32, 14, 
/*9746*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9749*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9752*/          OPC_Scope, 12, /*->9766*/ // 2 children in Scope
/*9754*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*9766*/          /*Scope*/ 12, /*->9779*/
/*9767*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*9779*/          0, /*End of Scope*/
/*9780*/        0, /*End of Scope*/
/*9781*/      /*Scope*/ 97|128,3/*481*/, /*->10264*/
/*9783*/        OPC_MoveChild, 1,
/*9785*/        OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->9867
/*9789*/          OPC_RecordChild0, // #1 = $Vm
/*9790*/          OPC_Scope, 24, /*->9816*/ // 3 children in Scope
/*9792*/            OPC_CheckChild0Type, MVT::v8i8,
/*9794*/            OPC_MoveParent,
/*9795*/            OPC_CheckType, MVT::v8i16,
/*9797*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9799*/            OPC_EmitInteger, MVT::i32, 14, 
/*9802*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9805*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9816*/          /*Scope*/ 24, /*->9841*/
/*9817*/            OPC_CheckChild0Type, MVT::v4i16,
/*9819*/            OPC_MoveParent,
/*9820*/            OPC_CheckType, MVT::v4i32,
/*9822*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9824*/            OPC_EmitInteger, MVT::i32, 14, 
/*9827*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9830*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9841*/          /*Scope*/ 24, /*->9866*/
/*9842*/            OPC_CheckChild0Type, MVT::v2i32,
/*9844*/            OPC_MoveParent,
/*9845*/            OPC_CheckType, MVT::v2i64,
/*9847*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9849*/            OPC_EmitInteger, MVT::i32, 14, 
/*9852*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9855*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9866*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->9948
/*9870*/          OPC_RecordChild0, // #1 = $Vm
/*9871*/          OPC_Scope, 24, /*->9897*/ // 3 children in Scope
/*9873*/            OPC_CheckChild0Type, MVT::v8i8,
/*9875*/            OPC_MoveParent,
/*9876*/            OPC_CheckType, MVT::v8i16,
/*9878*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9880*/            OPC_EmitInteger, MVT::i32, 14, 
/*9883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9897*/          /*Scope*/ 24, /*->9922*/
/*9898*/            OPC_CheckChild0Type, MVT::v4i16,
/*9900*/            OPC_MoveParent,
/*9901*/            OPC_CheckType, MVT::v4i32,
/*9903*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9905*/            OPC_EmitInteger, MVT::i32, 14, 
/*9908*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9911*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9922*/          /*Scope*/ 24, /*->9947*/
/*9923*/            OPC_CheckChild0Type, MVT::v2i32,
/*9925*/            OPC_MoveParent,
/*9926*/            OPC_CheckType, MVT::v2i64,
/*9928*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9930*/            OPC_EmitInteger, MVT::i32, 14, 
/*9933*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9936*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*9947*/          0, /*End of Scope*/
                /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->10089
/*9952*/          OPC_RecordChild0, // #1 = $Vn
/*9953*/          OPC_RecordChild1, // #2 = $Vm
/*9954*/          OPC_MoveParent,
/*9955*/          OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->9978
/*9958*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9960*/            OPC_EmitInteger, MVT::i32, 14, 
/*9963*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9966*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->10000
/*9980*/            OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9982*/            OPC_EmitInteger, MVT::i32, 14, 
/*9985*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9988*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->10022
/*10002*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10004*/           OPC_EmitInteger, MVT::i32, 14, 
/*10007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10010*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->10044
/*10024*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10026*/           OPC_EmitInteger, MVT::i32, 14, 
/*10029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->10066
/*10046*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10048*/           OPC_EmitInteger, MVT::i32, 14, 
/*10051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10054*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->10088
/*10068*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10070*/           OPC_EmitInteger, MVT::i32, 14, 
/*10073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->10176
/*10092*/         OPC_RecordChild0, // #1 = $Vn
/*10093*/         OPC_Scope, 26, /*->10121*/ // 3 children in Scope
/*10095*/           OPC_CheckChild0Type, MVT::v8i8,
/*10097*/           OPC_RecordChild1, // #2 = $Vm
/*10098*/           OPC_MoveParent,
/*10099*/           OPC_CheckType, MVT::v8i16,
/*10101*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10103*/           OPC_EmitInteger, MVT::i32, 14, 
/*10106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10121*/         /*Scope*/ 26, /*->10148*/
/*10122*/           OPC_CheckChild0Type, MVT::v4i16,
/*10124*/           OPC_RecordChild1, // #2 = $Vm
/*10125*/           OPC_MoveParent,
/*10126*/           OPC_CheckType, MVT::v4i32,
/*10128*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10130*/           OPC_EmitInteger, MVT::i32, 14, 
/*10133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10136*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10148*/         /*Scope*/ 26, /*->10175*/
/*10149*/           OPC_CheckChild0Type, MVT::v2i32,
/*10151*/           OPC_RecordChild1, // #2 = $Vm
/*10152*/           OPC_MoveParent,
/*10153*/           OPC_CheckType, MVT::v2i64,
/*10155*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10157*/           OPC_EmitInteger, MVT::i32, 14, 
/*10160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10163*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10175*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->10263
/*10179*/         OPC_RecordChild0, // #1 = $Vn
/*10180*/         OPC_Scope, 26, /*->10208*/ // 3 children in Scope
/*10182*/           OPC_CheckChild0Type, MVT::v8i8,
/*10184*/           OPC_RecordChild1, // #2 = $Vm
/*10185*/           OPC_MoveParent,
/*10186*/           OPC_CheckType, MVT::v8i16,
/*10188*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10190*/           OPC_EmitInteger, MVT::i32, 14, 
/*10193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10208*/         /*Scope*/ 26, /*->10235*/
/*10209*/           OPC_CheckChild0Type, MVT::v4i16,
/*10211*/           OPC_RecordChild1, // #2 = $Vm
/*10212*/           OPC_MoveParent,
/*10213*/           OPC_CheckType, MVT::v4i32,
/*10215*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10217*/           OPC_EmitInteger, MVT::i32, 14, 
/*10220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10235*/         /*Scope*/ 26, /*->10262*/
/*10236*/           OPC_CheckChild0Type, MVT::v2i32,
/*10238*/           OPC_RecordChild1, // #2 = $Vm
/*10239*/           OPC_MoveParent,
/*10240*/           OPC_CheckType, MVT::v2i64,
/*10242*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10244*/           OPC_EmitInteger, MVT::i32, 14, 
/*10247*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10250*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10262*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*10264*/     0, /*End of Scope*/
/*10265*/   /*Scope*/ 110|128,3/*494*/, /*->10761*/
/*10267*/     OPC_MoveChild, 0,
/*10269*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->10354
/*10273*/       OPC_RecordChild0, // #0 = $Vm
/*10274*/       OPC_Scope, 25, /*->10301*/ // 3 children in Scope
/*10276*/         OPC_CheckChild0Type, MVT::v8i8,
/*10278*/         OPC_MoveParent,
/*10279*/         OPC_RecordChild1, // #1 = $Vn
/*10280*/         OPC_CheckType, MVT::v8i16,
/*10282*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10284*/         OPC_EmitInteger, MVT::i32, 14, 
/*10287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10301*/       /*Scope*/ 25, /*->10327*/
/*10302*/         OPC_CheckChild0Type, MVT::v4i16,
/*10304*/         OPC_MoveParent,
/*10305*/         OPC_RecordChild1, // #1 = $Vn
/*10306*/         OPC_CheckType, MVT::v4i32,
/*10308*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10310*/         OPC_EmitInteger, MVT::i32, 14, 
/*10313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10327*/       /*Scope*/ 25, /*->10353*/
/*10328*/         OPC_CheckChild0Type, MVT::v2i32,
/*10330*/         OPC_MoveParent,
/*10331*/         OPC_RecordChild1, // #1 = $Vn
/*10332*/         OPC_CheckType, MVT::v2i64,
/*10334*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10336*/         OPC_EmitInteger, MVT::i32, 14, 
/*10339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10353*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->10438
/*10357*/       OPC_RecordChild0, // #0 = $Vm
/*10358*/       OPC_Scope, 25, /*->10385*/ // 3 children in Scope
/*10360*/         OPC_CheckChild0Type, MVT::v8i8,
/*10362*/         OPC_MoveParent,
/*10363*/         OPC_RecordChild1, // #1 = $Vn
/*10364*/         OPC_CheckType, MVT::v8i16,
/*10366*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10368*/         OPC_EmitInteger, MVT::i32, 14, 
/*10371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10385*/       /*Scope*/ 25, /*->10411*/
/*10386*/         OPC_CheckChild0Type, MVT::v4i16,
/*10388*/         OPC_MoveParent,
/*10389*/         OPC_RecordChild1, // #1 = $Vn
/*10390*/         OPC_CheckType, MVT::v4i32,
/*10392*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10394*/         OPC_EmitInteger, MVT::i32, 14, 
/*10397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10411*/       /*Scope*/ 25, /*->10437*/
/*10412*/         OPC_CheckChild0Type, MVT::v2i32,
/*10414*/         OPC_MoveParent,
/*10415*/         OPC_RecordChild1, // #1 = $Vn
/*10416*/         OPC_CheckType, MVT::v2i64,
/*10418*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10420*/         OPC_EmitInteger, MVT::i32, 14, 
/*10423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10437*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->10580
/*10442*/       OPC_RecordChild0, // #0 = $Vn
/*10443*/       OPC_RecordChild1, // #1 = $Vm
/*10444*/       OPC_MoveParent,
/*10445*/       OPC_RecordChild1, // #2 = $src1
/*10446*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->10469
/*10449*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10451*/         OPC_EmitInteger, MVT::i32, 14, 
/*10454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->10491
/*10471*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10473*/         OPC_EmitInteger, MVT::i32, 14, 
/*10476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->10513
/*10493*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10495*/         OPC_EmitInteger, MVT::i32, 14, 
/*10498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->10535
/*10515*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10517*/         OPC_EmitInteger, MVT::i32, 14, 
/*10520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->10557
/*10537*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10539*/         OPC_EmitInteger, MVT::i32, 14, 
/*10542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10545*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->10579
/*10559*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10561*/         OPC_EmitInteger, MVT::i32, 14, 
/*10564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->10670
/*10583*/       OPC_RecordChild0, // #0 = $Vn
/*10584*/       OPC_Scope, 27, /*->10613*/ // 3 children in Scope
/*10586*/         OPC_CheckChild0Type, MVT::v8i8,
/*10588*/         OPC_RecordChild1, // #1 = $Vm
/*10589*/         OPC_MoveParent,
/*10590*/         OPC_RecordChild1, // #2 = $src1
/*10591*/         OPC_CheckType, MVT::v8i16,
/*10593*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10595*/         OPC_EmitInteger, MVT::i32, 14, 
/*10598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10613*/       /*Scope*/ 27, /*->10641*/
/*10614*/         OPC_CheckChild0Type, MVT::v4i16,
/*10616*/         OPC_RecordChild1, // #1 = $Vm
/*10617*/         OPC_MoveParent,
/*10618*/         OPC_RecordChild1, // #2 = $src1
/*10619*/         OPC_CheckType, MVT::v4i32,
/*10621*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10623*/         OPC_EmitInteger, MVT::i32, 14, 
/*10626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10629*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10641*/       /*Scope*/ 27, /*->10669*/
/*10642*/         OPC_CheckChild0Type, MVT::v2i32,
/*10644*/         OPC_RecordChild1, // #1 = $Vm
/*10645*/         OPC_MoveParent,
/*10646*/         OPC_RecordChild1, // #2 = $src1
/*10647*/         OPC_CheckType, MVT::v2i64,
/*10649*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10651*/         OPC_EmitInteger, MVT::i32, 14, 
/*10654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10669*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->10760
/*10673*/       OPC_RecordChild0, // #0 = $Vn
/*10674*/       OPC_Scope, 27, /*->10703*/ // 3 children in Scope
/*10676*/         OPC_CheckChild0Type, MVT::v8i8,
/*10678*/         OPC_RecordChild1, // #1 = $Vm
/*10679*/         OPC_MoveParent,
/*10680*/         OPC_RecordChild1, // #2 = $src1
/*10681*/         OPC_CheckType, MVT::v8i16,
/*10683*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10685*/         OPC_EmitInteger, MVT::i32, 14, 
/*10688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10703*/       /*Scope*/ 27, /*->10731*/
/*10704*/         OPC_CheckChild0Type, MVT::v4i16,
/*10706*/         OPC_RecordChild1, // #1 = $Vm
/*10707*/         OPC_MoveParent,
/*10708*/         OPC_RecordChild1, // #2 = $src1
/*10709*/         OPC_CheckType, MVT::v4i32,
/*10711*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10713*/         OPC_EmitInteger, MVT::i32, 14, 
/*10716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10731*/       /*Scope*/ 27, /*->10759*/
/*10732*/         OPC_CheckChild0Type, MVT::v2i32,
/*10734*/         OPC_RecordChild1, // #1 = $Vm
/*10735*/         OPC_MoveParent,
/*10736*/         OPC_RecordChild1, // #2 = $src1
/*10737*/         OPC_CheckType, MVT::v2i64,
/*10739*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10741*/         OPC_EmitInteger, MVT::i32, 14, 
/*10744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10747*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10759*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10761*/   /*Scope*/ 44|128,1/*172*/, /*->10935*/
/*10763*/     OPC_RecordChild0, // #0 = $Vn
/*10764*/     OPC_RecordChild1, // #1 = $Vm
/*10765*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->10787
/*10768*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10770*/       OPC_EmitInteger, MVT::i32, 14, 
/*10773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->10808
/*10789*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10791*/       OPC_EmitInteger, MVT::i32, 14, 
/*10794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->10829
/*10810*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10812*/       OPC_EmitInteger, MVT::i32, 14, 
/*10815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->10850
/*10831*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10833*/       OPC_EmitInteger, MVT::i32, 14, 
/*10836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->10871
/*10852*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10854*/       OPC_EmitInteger, MVT::i32, 14, 
/*10857*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10860*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->10892
/*10873*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10875*/       OPC_EmitInteger, MVT::i32, 14, 
/*10878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->10913
/*10894*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10896*/       OPC_EmitInteger, MVT::i32, 14, 
/*10899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->10934
/*10915*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10917*/       OPC_EmitInteger, MVT::i32, 14, 
/*10920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*10935*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 61|128,48/*6205*/,  TARGET_VAL(ISD::OR),// ->17145
/*10940*/   OPC_Scope, 48|128,6/*816*/, /*->11759*/ // 15 children in Scope
/*10943*/     OPC_MoveChild, 0,
/*10945*/     OPC_Scope, 91, /*->11038*/ // 9 children in Scope
/*10947*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10950*/       OPC_MoveChild, 0,
/*10952*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10955*/       OPC_RecordChild0, // #0 = $Rm
/*10956*/       OPC_MoveChild, 1,
/*10958*/       OPC_CheckInteger, 24, 
/*10960*/       OPC_CheckType, MVT::i32,
/*10962*/       OPC_MoveParent,
/*10963*/       OPC_MoveParent,
/*10964*/       OPC_MoveChild, 1,
/*10966*/       OPC_CheckInteger, 16, 
/*10968*/       OPC_CheckType, MVT::i32,
/*10970*/       OPC_MoveParent,
/*10971*/       OPC_MoveParent,
/*10972*/       OPC_MoveChild, 1,
/*10974*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*10977*/       OPC_MoveChild, 0,
/*10979*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10982*/       OPC_MoveChild, 0,
/*10984*/       OPC_CheckSame, 0,
/*10986*/       OPC_MoveParent,
/*10987*/       OPC_MoveChild, 1,
/*10989*/       OPC_CheckInteger, 8, 
/*10991*/       OPC_CheckType, MVT::i32,
/*10993*/       OPC_MoveParent,
/*10994*/       OPC_MoveParent,
/*10995*/       OPC_MoveParent,
/*10996*/       OPC_CheckType, MVT::i32,
/*10998*/       OPC_Scope, 18, /*->11018*/ // 2 children in Scope
/*11000*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11002*/         OPC_EmitInteger, MVT::i32, 14, 
/*11005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11008*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11018*/       /*Scope*/ 18, /*->11037*/
/*11019*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11021*/         OPC_EmitInteger, MVT::i32, 14, 
/*11024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11037*/       0, /*End of Scope*/
/*11038*/     /*Scope*/ 91, /*->11130*/
/*11039*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11042*/       OPC_MoveChild, 0,
/*11044*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11047*/       OPC_RecordChild0, // #0 = $Rm
/*11048*/       OPC_MoveChild, 1,
/*11050*/       OPC_CheckInteger, 8, 
/*11052*/       OPC_CheckType, MVT::i32,
/*11054*/       OPC_MoveParent,
/*11055*/       OPC_MoveParent,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveChild, 1,
/*11059*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11062*/       OPC_MoveChild, 0,
/*11064*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11067*/       OPC_MoveChild, 0,
/*11069*/       OPC_CheckSame, 0,
/*11071*/       OPC_MoveParent,
/*11072*/       OPC_MoveChild, 1,
/*11074*/       OPC_CheckInteger, 24, 
/*11076*/       OPC_CheckType, MVT::i32,
/*11078*/       OPC_MoveParent,
/*11079*/       OPC_MoveParent,
/*11080*/       OPC_MoveChild, 1,
/*11082*/       OPC_CheckInteger, 16, 
/*11084*/       OPC_CheckType, MVT::i32,
/*11086*/       OPC_MoveParent,
/*11087*/       OPC_MoveParent,
/*11088*/       OPC_CheckType, MVT::i32,
/*11090*/       OPC_Scope, 18, /*->11110*/ // 2 children in Scope
/*11092*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11094*/         OPC_EmitInteger, MVT::i32, 14, 
/*11097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11110*/       /*Scope*/ 18, /*->11129*/
/*11111*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11113*/         OPC_EmitInteger, MVT::i32, 14, 
/*11116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11129*/       0, /*End of Scope*/
/*11130*/     /*Scope*/ 57, /*->11188*/
/*11131*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11135*/       OPC_RecordChild0, // #0 = $Rn
/*11136*/       OPC_MoveParent,
/*11137*/       OPC_MoveChild, 1,
/*11139*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11145*/       OPC_MoveChild, 0,
/*11147*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11150*/       OPC_RecordChild0, // #1 = $Rm
/*11151*/       OPC_RecordChild1, // #2 = $sh
/*11152*/       OPC_MoveChild, 1,
/*11154*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11157*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11159*/       OPC_CheckType, MVT::i32,
/*11161*/       OPC_MoveParent,
/*11162*/       OPC_MoveParent,
/*11163*/       OPC_MoveParent,
/*11164*/       OPC_CheckType, MVT::i32,
/*11166*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11168*/       OPC_EmitConvertToTarget, 2,
/*11170*/       OPC_EmitInteger, MVT::i32, 14, 
/*11173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11188*/     /*Scope*/ 100, /*->11289*/
/*11189*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11195*/       OPC_RecordChild0, // #0 = $Rn
/*11196*/       OPC_MoveParent,
/*11197*/       OPC_MoveChild, 1,
/*11199*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11203*/       OPC_MoveChild, 0,
/*11205*/       OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11247
/*11209*/         OPC_RecordChild0, // #1 = $Rm
/*11210*/         OPC_RecordChild1, // #2 = $sh
/*11211*/         OPC_MoveChild, 1,
/*11213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11216*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11218*/         OPC_CheckType, MVT::i32,
/*11220*/         OPC_MoveParent,
/*11221*/         OPC_MoveParent,
/*11222*/         OPC_MoveParent,
/*11223*/         OPC_CheckType, MVT::i32,
/*11225*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11227*/         OPC_EmitConvertToTarget, 2,
/*11229*/         OPC_EmitInteger, MVT::i32, 14, 
/*11232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11288
/*11250*/         OPC_RecordChild0, // #1 = $src2
/*11251*/         OPC_RecordChild1, // #2 = $sh
/*11252*/         OPC_MoveChild, 1,
/*11254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11257*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11259*/         OPC_CheckType, MVT::i32,
/*11261*/         OPC_MoveParent,
/*11262*/         OPC_MoveParent,
/*11263*/         OPC_MoveParent,
/*11264*/         OPC_CheckType, MVT::i32,
/*11266*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11268*/         OPC_EmitConvertToTarget, 2,
/*11270*/         OPC_EmitInteger, MVT::i32, 14, 
/*11273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                0, // EndSwitchOpcode
/*11289*/     /*Scope*/ 57, /*->11347*/
/*11290*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11294*/       OPC_RecordChild0, // #0 = $Rn
/*11295*/       OPC_MoveParent,
/*11296*/       OPC_MoveChild, 1,
/*11298*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11304*/       OPC_MoveChild, 0,
/*11306*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11309*/       OPC_RecordChild0, // #1 = $Rm
/*11310*/       OPC_RecordChild1, // #2 = $sh
/*11311*/       OPC_MoveChild, 1,
/*11313*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11316*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11318*/       OPC_CheckType, MVT::i32,
/*11320*/       OPC_MoveParent,
/*11321*/       OPC_MoveParent,
/*11322*/       OPC_MoveParent,
/*11323*/       OPC_CheckType, MVT::i32,
/*11325*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11327*/       OPC_EmitConvertToTarget, 2,
/*11329*/       OPC_EmitInteger, MVT::i32, 14, 
/*11332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11347*/     /*Scope*/ 27|128,1/*155*/, /*->11504*/
/*11349*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11355*/       OPC_Scope, 94, /*->11451*/ // 2 children in Scope
/*11357*/         OPC_RecordChild0, // #0 = $Rn
/*11358*/         OPC_MoveParent,
/*11359*/         OPC_MoveChild, 1,
/*11361*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11365*/         OPC_MoveChild, 0,
/*11367*/         OPC_SwitchOpcode /*2 cases */, 38,  TARGET_VAL(ISD::SRA),// ->11409
/*11371*/           OPC_RecordChild0, // #1 = $Rm
/*11372*/           OPC_RecordChild1, // #2 = $sh
/*11373*/           OPC_MoveChild, 1,
/*11375*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11378*/           OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11380*/           OPC_CheckType, MVT::i32,
/*11382*/           OPC_MoveParent,
/*11383*/           OPC_MoveParent,
/*11384*/           OPC_MoveParent,
/*11385*/           OPC_CheckType, MVT::i32,
/*11387*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11389*/           OPC_EmitConvertToTarget, 2,
/*11391*/           OPC_EmitInteger, MVT::i32, 14, 
/*11394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11397*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                  /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->11450
/*11412*/           OPC_RecordChild0, // #1 = $src2
/*11413*/           OPC_RecordChild1, // #2 = $sh
/*11414*/           OPC_MoveChild, 1,
/*11416*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11419*/           OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11421*/           OPC_CheckType, MVT::i32,
/*11423*/           OPC_MoveParent,
/*11424*/           OPC_MoveParent,
/*11425*/           OPC_MoveParent,
/*11426*/           OPC_CheckType, MVT::i32,
/*11428*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11430*/           OPC_EmitConvertToTarget, 2,
/*11432*/           OPC_EmitInteger, MVT::i32, 14, 
/*11435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11438*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
                  0, // EndSwitchOpcode
/*11451*/       /*Scope*/ 51, /*->11503*/
/*11452*/         OPC_MoveChild, 0,
/*11454*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11457*/         OPC_RecordChild0, // #0 = $Rm
/*11458*/         OPC_RecordChild1, // #1 = $sh
/*11459*/         OPC_MoveChild, 1,
/*11461*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11464*/         OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11466*/         OPC_CheckType, MVT::i32,
/*11468*/         OPC_MoveParent,
/*11469*/         OPC_MoveParent,
/*11470*/         OPC_MoveParent,
/*11471*/         OPC_MoveChild, 1,
/*11473*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11477*/         OPC_RecordChild0, // #2 = $Rn
/*11478*/         OPC_MoveParent,
/*11479*/         OPC_CheckType, MVT::i32,
/*11481*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11483*/         OPC_EmitConvertToTarget, 1,
/*11485*/         OPC_EmitInteger, MVT::i32, 14, 
/*11488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11491*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11503*/       0, /*End of Scope*/
/*11504*/     /*Scope*/ 57, /*->11562*/
/*11505*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11509*/       OPC_MoveChild, 0,
/*11511*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11514*/       OPC_RecordChild0, // #0 = $Rm
/*11515*/       OPC_RecordChild1, // #1 = $sh
/*11516*/       OPC_MoveChild, 1,
/*11518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11521*/       OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11523*/       OPC_CheckType, MVT::i32,
/*11525*/       OPC_MoveParent,
/*11526*/       OPC_MoveParent,
/*11527*/       OPC_MoveParent,
/*11528*/       OPC_MoveChild, 1,
/*11530*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11536*/       OPC_RecordChild0, // #2 = $Rn
/*11537*/       OPC_MoveParent,
/*11538*/       OPC_CheckType, MVT::i32,
/*11540*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11542*/       OPC_EmitConvertToTarget, 1,
/*11544*/       OPC_EmitInteger, MVT::i32, 14, 
/*11547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11562*/     /*Scope*/ 57, /*->11620*/
/*11563*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11569*/       OPC_MoveChild, 0,
/*11571*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11574*/       OPC_RecordChild0, // #0 = $Rm
/*11575*/       OPC_RecordChild1, // #1 = $sh
/*11576*/       OPC_MoveChild, 1,
/*11578*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11581*/       OPC_CheckPredicate, 14, // Predicate_pkh_lsl_amt
/*11583*/       OPC_CheckType, MVT::i32,
/*11585*/       OPC_MoveParent,
/*11586*/       OPC_MoveParent,
/*11587*/       OPC_MoveParent,
/*11588*/       OPC_MoveChild, 1,
/*11590*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11594*/       OPC_RecordChild0, // #2 = $Rn
/*11595*/       OPC_MoveParent,
/*11596*/       OPC_CheckType, MVT::i32,
/*11598*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11600*/       OPC_EmitConvertToTarget, 1,
/*11602*/       OPC_EmitInteger, MVT::i32, 14, 
/*11605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11608*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11620*/     /*Scope*/ 8|128,1/*136*/, /*->11758*/
/*11622*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11626*/       OPC_MoveChild, 0,
/*11628*/       OPC_SwitchOpcode /*2 cases */, 48,  TARGET_VAL(ISD::SRA),// ->11680
/*11632*/         OPC_RecordChild0, // #0 = $Rm
/*11633*/         OPC_RecordChild1, // #1 = $sh
/*11634*/         OPC_MoveChild, 1,
/*11636*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11639*/         OPC_CheckPredicate, 15, // Predicate_pkh_asr_amt
/*11641*/         OPC_CheckType, MVT::i32,
/*11643*/         OPC_MoveParent,
/*11644*/         OPC_MoveParent,
/*11645*/         OPC_MoveParent,
/*11646*/         OPC_MoveChild, 1,
/*11648*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11654*/         OPC_RecordChild0, // #2 = $Rn
/*11655*/         OPC_MoveParent,
/*11656*/         OPC_CheckType, MVT::i32,
/*11658*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11660*/         OPC_EmitConvertToTarget, 1,
/*11662*/         OPC_EmitInteger, MVT::i32, 14, 
/*11665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
                /*SwitchOpcode*/ 74,  TARGET_VAL(ISD::SRL),// ->11757
/*11683*/         OPC_RecordChild0, // #0 = $src2
/*11684*/         OPC_RecordChild1, // #1 = $sh
/*11685*/         OPC_MoveChild, 1,
/*11687*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11690*/         OPC_CheckPredicate, 16, // Predicate_imm1_15
/*11692*/         OPC_CheckType, MVT::i32,
/*11694*/         OPC_MoveParent,
/*11695*/         OPC_MoveParent,
/*11696*/         OPC_MoveParent,
/*11697*/         OPC_MoveChild, 1,
/*11699*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11705*/         OPC_RecordChild0, // #2 = $src1
/*11706*/         OPC_MoveParent,
/*11707*/         OPC_CheckType, MVT::i32,
/*11709*/         OPC_Scope, 22, /*->11733*/ // 2 children in Scope
/*11711*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11713*/           OPC_EmitConvertToTarget, 1,
/*11715*/           OPC_EmitInteger, MVT::i32, 14, 
/*11718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11733*/         /*Scope*/ 22, /*->11756*/
/*11734*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11736*/           OPC_EmitConvertToTarget, 1,
/*11738*/           OPC_EmitInteger, MVT::i32, 14, 
/*11741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11744*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11756*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*11758*/     0, /*End of Scope*/
/*11759*/   /*Scope*/ 51, /*->11811*/
/*11760*/     OPC_RecordChild0, // #0 = $Rn
/*11761*/     OPC_MoveChild, 1,
/*11763*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11766*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*11767*/     OPC_MoveChild, 1,
/*11769*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11780*/     OPC_MoveParent,
/*11781*/     OPC_MoveParent,
/*11782*/     OPC_CheckType, MVT::i32,
/*11784*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11786*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11789*/     OPC_EmitInteger, MVT::i32, 14, 
/*11792*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11795*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11811*/   /*Scope*/ 107|128,5/*747*/, /*->12560*/
/*11813*/     OPC_MoveChild, 0,
/*11815*/     OPC_Scope, 49, /*->11866*/ // 11 children in Scope
/*11817*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11820*/       OPC_RecordChild0, // #0 = $ShiftedRm
/*11821*/       OPC_MoveChild, 1,
/*11823*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11834*/       OPC_MoveParent,
/*11835*/       OPC_MoveParent,
/*11836*/       OPC_RecordChild1, // #1 = $Rn
/*11837*/       OPC_CheckType, MVT::i32,
/*11839*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11841*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11844*/       OPC_EmitInteger, MVT::i32, 14, 
/*11847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11853*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11866*/     /*Scope*/ 68, /*->11935*/
/*11867*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11871*/       OPC_RecordChild0, // #0 = $Rn
/*11872*/       OPC_MoveParent,
/*11873*/       OPC_MoveChild, 1,
/*11875*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11881*/       OPC_RecordChild0, // #1 = $Rm
/*11882*/       OPC_MoveParent,
/*11883*/       OPC_CheckType, MVT::i32,
/*11885*/       OPC_Scope, 23, /*->11910*/ // 2 children in Scope
/*11887*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11889*/         OPC_EmitInteger, MVT::i32, 0, 
/*11892*/         OPC_EmitInteger, MVT::i32, 14, 
/*11895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11898*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11910*/       /*Scope*/ 23, /*->11934*/
/*11911*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11913*/         OPC_EmitInteger, MVT::i32, 0, 
/*11916*/         OPC_EmitInteger, MVT::i32, 14, 
/*11919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*11934*/       0, /*End of Scope*/
/*11935*/     /*Scope*/ 68, /*->12004*/
/*11936*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11942*/       OPC_RecordChild0, // #0 = $Rm
/*11943*/       OPC_MoveParent,
/*11944*/       OPC_MoveChild, 1,
/*11946*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11950*/       OPC_RecordChild0, // #1 = $Rn
/*11951*/       OPC_MoveParent,
/*11952*/       OPC_CheckType, MVT::i32,
/*11954*/       OPC_Scope, 23, /*->11979*/ // 2 children in Scope
/*11956*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11958*/         OPC_EmitInteger, MVT::i32, 0, 
/*11961*/         OPC_EmitInteger, MVT::i32, 14, 
/*11964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*11979*/       /*Scope*/ 23, /*->12003*/
/*11980*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11982*/         OPC_EmitInteger, MVT::i32, 0, 
/*11985*/         OPC_EmitInteger, MVT::i32, 14, 
/*11988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12003*/       0, /*End of Scope*/
/*12004*/     /*Scope*/ 48, /*->12053*/
/*12005*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12009*/       OPC_RecordChild0, // #0 = $Rn
/*12010*/       OPC_MoveParent,
/*12011*/       OPC_MoveChild, 1,
/*12013*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12016*/       OPC_RecordChild0, // #1 = $Rm
/*12017*/       OPC_RecordChild1, // #2 = $sh
/*12018*/       OPC_MoveChild, 1,
/*12020*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12023*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12025*/       OPC_CheckType, MVT::i32,
/*12027*/       OPC_MoveParent,
/*12028*/       OPC_MoveParent,
/*12029*/       OPC_CheckType, MVT::i32,
/*12031*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12033*/       OPC_EmitConvertToTarget, 2,
/*12035*/       OPC_EmitInteger, MVT::i32, 14, 
/*12038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12053*/     /*Scope*/ 92, /*->12146*/
/*12054*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12060*/       OPC_RecordChild0, // #0 = $src1
/*12061*/       OPC_MoveParent,
/*12062*/       OPC_MoveChild, 1,
/*12064*/       OPC_SwitchOpcode /*2 cases */, 37,  TARGET_VAL(ISD::SRL),// ->12105
/*12068*/         OPC_RecordChild0, // #1 = $src2
/*12069*/         OPC_RecordChild1, // #2 = $sh
/*12070*/         OPC_MoveChild, 1,
/*12072*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12075*/         OPC_CheckPredicate, 18, // Predicate_imm16
/*12077*/         OPC_CheckType, MVT::i32,
/*12079*/         OPC_MoveParent,
/*12080*/         OPC_MoveParent,
/*12081*/         OPC_CheckType, MVT::i32,
/*12083*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12085*/         OPC_EmitConvertToTarget, 2,
/*12087*/         OPC_EmitInteger, MVT::i32, 14, 
/*12090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12093*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
                /*SwitchOpcode*/ 37,  TARGET_VAL(ISD::SRA),// ->12145
/*12108*/         OPC_RecordChild0, // #1 = $src2
/*12109*/         OPC_RecordChild1, // #2 = $sh
/*12110*/         OPC_MoveChild, 1,
/*12112*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12115*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12117*/         OPC_CheckType, MVT::i32,
/*12119*/         OPC_MoveParent,
/*12120*/         OPC_MoveParent,
/*12121*/         OPC_CheckType, MVT::i32,
/*12123*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12125*/         OPC_EmitConvertToTarget, 2,
/*12127*/         OPC_EmitInteger, MVT::i32, 14, 
/*12130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12133*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
                0, // EndSwitchOpcode
/*12146*/     /*Scope*/ 48, /*->12195*/
/*12147*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12151*/       OPC_RecordChild0, // #0 = $src1
/*12152*/       OPC_MoveParent,
/*12153*/       OPC_MoveChild, 1,
/*12155*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12158*/       OPC_RecordChild0, // #1 = $src2
/*12159*/       OPC_RecordChild1, // #2 = $sh
/*12160*/       OPC_MoveChild, 1,
/*12162*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12165*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12167*/       OPC_CheckType, MVT::i32,
/*12169*/       OPC_MoveParent,
/*12170*/       OPC_MoveParent,
/*12171*/       OPC_CheckType, MVT::i32,
/*12173*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12175*/       OPC_EmitConvertToTarget, 2,
/*12177*/       OPC_EmitInteger, MVT::i32, 14, 
/*12180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12195*/     /*Scope*/ 92, /*->12288*/
/*12196*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12202*/       OPC_RecordChild0, // #0 = $src1
/*12203*/       OPC_MoveParent,
/*12204*/       OPC_MoveChild, 1,
/*12206*/       OPC_SwitchOpcode /*2 cases */, 37,  TARGET_VAL(ISD::SRL),// ->12247
/*12210*/         OPC_RecordChild0, // #1 = $src2
/*12211*/         OPC_RecordChild1, // #2 = $sh
/*12212*/         OPC_MoveChild, 1,
/*12214*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12217*/         OPC_CheckPredicate, 18, // Predicate_imm16
/*12219*/         OPC_CheckType, MVT::i32,
/*12221*/         OPC_MoveParent,
/*12222*/         OPC_MoveParent,
/*12223*/         OPC_CheckType, MVT::i32,
/*12225*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12227*/         OPC_EmitConvertToTarget, 2,
/*12229*/         OPC_EmitInteger, MVT::i32, 14, 
/*12232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
                /*SwitchOpcode*/ 37,  TARGET_VAL(ISD::SRA),// ->12287
/*12250*/         OPC_RecordChild0, // #1 = $src2
/*12251*/         OPC_RecordChild1, // #2 = $sh
/*12252*/         OPC_MoveChild, 1,
/*12254*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12257*/         OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12259*/         OPC_CheckType, MVT::i32,
/*12261*/         OPC_MoveParent,
/*12262*/         OPC_MoveParent,
/*12263*/         OPC_CheckType, MVT::i32,
/*12265*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12267*/         OPC_EmitConvertToTarget, 2,
/*12269*/         OPC_EmitInteger, MVT::i32, 14, 
/*12272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12275*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
                0, // EndSwitchOpcode
/*12288*/     /*Scope*/ 74, /*->12363*/
/*12289*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12292*/       OPC_RecordChild0, // #0 = $Rm
/*12293*/       OPC_RecordChild1, // #1 = $sh
/*12294*/       OPC_MoveChild, 1,
/*12296*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12299*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12301*/       OPC_CheckType, MVT::i32,
/*12303*/       OPC_MoveParent,
/*12304*/       OPC_MoveParent,
/*12305*/       OPC_MoveChild, 1,
/*12307*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12311*/       OPC_RecordChild0, // #2 = $Rn
/*12312*/       OPC_MoveParent,
/*12313*/       OPC_CheckType, MVT::i32,
/*12315*/       OPC_Scope, 22, /*->12339*/ // 2 children in Scope
/*12317*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12319*/         OPC_EmitConvertToTarget, 1,
/*12321*/         OPC_EmitInteger, MVT::i32, 14, 
/*12324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12339*/       /*Scope*/ 22, /*->12362*/
/*12340*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12342*/         OPC_EmitConvertToTarget, 1,
/*12344*/         OPC_EmitInteger, MVT::i32, 14, 
/*12347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12350*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12362*/       0, /*End of Scope*/
/*12363*/     /*Scope*/ 76, /*->12440*/
/*12364*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12367*/       OPC_RecordChild0, // #0 = $src2
/*12368*/       OPC_RecordChild1, // #1 = $sh
/*12369*/       OPC_MoveChild, 1,
/*12371*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12374*/       OPC_CheckPredicate, 18, // Predicate_imm16
/*12376*/       OPC_CheckType, MVT::i32,
/*12378*/       OPC_MoveParent,
/*12379*/       OPC_MoveParent,
/*12380*/       OPC_MoveChild, 1,
/*12382*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12388*/       OPC_RecordChild0, // #2 = $src1
/*12389*/       OPC_MoveParent,
/*12390*/       OPC_CheckType, MVT::i32,
/*12392*/       OPC_Scope, 22, /*->12416*/ // 2 children in Scope
/*12394*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12396*/         OPC_EmitConvertToTarget, 1,
/*12398*/         OPC_EmitInteger, MVT::i32, 14, 
/*12401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12404*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12416*/       /*Scope*/ 22, /*->12439*/
/*12417*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12419*/         OPC_EmitConvertToTarget, 1,
/*12421*/         OPC_EmitInteger, MVT::i32, 14, 
/*12424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12439*/       0, /*End of Scope*/
/*12440*/     /*Scope*/ 76, /*->12517*/
/*12441*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12444*/       OPC_RecordChild0, // #0 = $src2
/*12445*/       OPC_RecordChild1, // #1 = $sh
/*12446*/       OPC_MoveChild, 1,
/*12448*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12451*/       OPC_CheckPredicate, 17, // Predicate_imm16_31
/*12453*/       OPC_CheckType, MVT::i32,
/*12455*/       OPC_MoveParent,
/*12456*/       OPC_MoveParent,
/*12457*/       OPC_MoveChild, 1,
/*12459*/       OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12465*/       OPC_RecordChild0, // #2 = $src1
/*12466*/       OPC_MoveParent,
/*12467*/       OPC_CheckType, MVT::i32,
/*12469*/       OPC_Scope, 22, /*->12493*/ // 2 children in Scope
/*12471*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12473*/         OPC_EmitConvertToTarget, 1,
/*12475*/         OPC_EmitInteger, MVT::i32, 14, 
/*12478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12493*/       /*Scope*/ 22, /*->12516*/
/*12494*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12496*/         OPC_EmitConvertToTarget, 1,
/*12498*/         OPC_EmitInteger, MVT::i32, 14, 
/*12501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12516*/       0, /*End of Scope*/
/*12517*/     /*Scope*/ 41, /*->12559*/
/*12518*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12522*/       OPC_RecordChild0, // #0 = $src
/*12523*/       OPC_MoveParent,
/*12524*/       OPC_RecordChild1, // #1 = $imm
/*12525*/       OPC_MoveChild, 1,
/*12527*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12530*/       OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12532*/       OPC_MoveParent,
/*12533*/       OPC_CheckType, MVT::i32,
/*12535*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12537*/       OPC_EmitConvertToTarget, 1,
/*12539*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12542*/       OPC_EmitInteger, MVT::i32, 14, 
/*12545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12559*/     0, /*End of Scope*/
/*12560*/   /*Scope*/ 32, /*->12593*/
/*12561*/     OPC_RecordChild0, // #0 = $Rn
/*12562*/     OPC_RecordChild1, // #1 = $shift
/*12563*/     OPC_CheckType, MVT::i32,
/*12565*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12567*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12570*/     OPC_EmitInteger, MVT::i32, 14, 
/*12573*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12576*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12579*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12593*/   /*Scope*/ 43, /*->12637*/
/*12594*/     OPC_MoveChild, 0,
/*12596*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12600*/     OPC_RecordChild0, // #0 = $src
/*12601*/     OPC_MoveParent,
/*12602*/     OPC_RecordChild1, // #1 = $imm
/*12603*/     OPC_MoveChild, 1,
/*12605*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12608*/     OPC_CheckPredicate, 19, // Predicate_lo16AllZero
/*12610*/     OPC_MoveParent,
/*12611*/     OPC_CheckType, MVT::i32,
/*12613*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12615*/     OPC_EmitConvertToTarget, 1,
/*12617*/     OPC_EmitNodeXForm, 7, 2, // hi16
/*12620*/     OPC_EmitInteger, MVT::i32, 14, 
/*12623*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12626*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12637*/   /*Scope*/ 21|128,1/*149*/, /*->12788*/
/*12639*/     OPC_RecordChild0, // #0 = $Rn
/*12640*/     OPC_Scope, 56, /*->12698*/ // 3 children in Scope
/*12642*/       OPC_MoveChild, 1,
/*12644*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12647*/       OPC_RecordChild0, // #1 = $imm
/*12648*/       OPC_MoveChild, 0,
/*12650*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12653*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12655*/       OPC_MoveParent,
/*12656*/       OPC_MoveChild, 1,
/*12658*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12669*/       OPC_MoveParent,
/*12670*/       OPC_MoveParent,
/*12671*/       OPC_CheckType, MVT::i32,
/*12673*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12675*/       OPC_EmitConvertToTarget, 1,
/*12677*/       OPC_EmitInteger, MVT::i32, 14, 
/*12680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12698*/     /*Scope*/ 31, /*->12730*/
/*12699*/       OPC_RecordChild1, // #1 = $Rn
/*12700*/       OPC_CheckType, MVT::i32,
/*12702*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12704*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12707*/       OPC_EmitInteger, MVT::i32, 14, 
/*12710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12730*/     /*Scope*/ 56, /*->12787*/
/*12731*/       OPC_MoveChild, 1,
/*12733*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12736*/       OPC_MoveChild, 0,
/*12738*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12749*/       OPC_MoveParent,
/*12750*/       OPC_RecordChild1, // #1 = $imm
/*12751*/       OPC_MoveChild, 1,
/*12753*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12756*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12758*/       OPC_MoveParent,
/*12759*/       OPC_MoveParent,
/*12760*/       OPC_CheckType, MVT::i32,
/*12762*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12764*/       OPC_EmitConvertToTarget, 1,
/*12766*/       OPC_EmitInteger, MVT::i32, 14, 
/*12769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12787*/     0, /*End of Scope*/
/*12788*/   /*Scope*/ 113, /*->12902*/
/*12789*/     OPC_MoveChild, 0,
/*12791*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12794*/     OPC_Scope, 52, /*->12848*/ // 2 children in Scope
/*12796*/       OPC_RecordChild0, // #0 = $imm
/*12797*/       OPC_MoveChild, 0,
/*12799*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12802*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12804*/       OPC_MoveParent,
/*12805*/       OPC_MoveChild, 1,
/*12807*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12818*/       OPC_MoveParent,
/*12819*/       OPC_MoveParent,
/*12820*/       OPC_RecordChild1, // #1 = $Rn
/*12821*/       OPC_CheckType, MVT::i32,
/*12823*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12825*/       OPC_EmitConvertToTarget, 0,
/*12827*/       OPC_EmitInteger, MVT::i32, 14, 
/*12830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12848*/     /*Scope*/ 52, /*->12901*/
/*12849*/       OPC_MoveChild, 0,
/*12851*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12862*/       OPC_MoveParent,
/*12863*/       OPC_RecordChild1, // #0 = $imm
/*12864*/       OPC_MoveChild, 1,
/*12866*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12869*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*12871*/       OPC_MoveParent,
/*12872*/       OPC_MoveParent,
/*12873*/       OPC_RecordChild1, // #1 = $Rn
/*12874*/       OPC_CheckType, MVT::i32,
/*12876*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12878*/       OPC_EmitConvertToTarget, 0,
/*12880*/       OPC_EmitInteger, MVT::i32, 14, 
/*12883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12901*/     0, /*End of Scope*/
/*12902*/   /*Scope*/ 40|128,1/*168*/, /*->13072*/
/*12904*/     OPC_RecordChild0, // #0 = $Rn
/*12905*/     OPC_Scope, 117, /*->13024*/ // 2 children in Scope
/*12907*/       OPC_RecordChild1, // #1 = $shift
/*12908*/       OPC_CheckType, MVT::i32,
/*12910*/       OPC_Scope, 27, /*->12939*/ // 4 children in Scope
/*12912*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12914*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*12917*/         OPC_EmitInteger, MVT::i32, 14, 
/*12920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12939*/       /*Scope*/ 27, /*->12967*/
/*12940*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12942*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*12945*/         OPC_EmitInteger, MVT::i32, 14, 
/*12948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*12967*/       /*Scope*/ 27, /*->12995*/
/*12968*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12970*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*12973*/         OPC_EmitInteger, MVT::i32, 14, 
/*12976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12982*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*12995*/       /*Scope*/ 27, /*->13023*/
/*12996*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12998*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*13001*/         OPC_EmitInteger, MVT::i32, 14, 
/*13004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*13023*/       0, /*End of Scope*/
/*13024*/     /*Scope*/ 46, /*->13071*/
/*13025*/       OPC_MoveChild, 1,
/*13027*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13030*/       OPC_RecordChild0, // #1 = $Rm
/*13031*/       OPC_MoveChild, 1,
/*13033*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13044*/       OPC_MoveParent,
/*13045*/       OPC_MoveParent,
/*13046*/       OPC_CheckType, MVT::i32,
/*13048*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13050*/       OPC_EmitInteger, MVT::i32, 14, 
/*13053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13071*/     0, /*End of Scope*/
/*13072*/   /*Scope*/ 63|128,26/*3391*/, /*->16465*/
/*13074*/     OPC_MoveChild, 0,
/*13076*/     OPC_SwitchOpcode /*2 cases */, 42,  TARGET_VAL(ISD::XOR),// ->13122
/*13080*/       OPC_RecordChild0, // #0 = $Rm
/*13081*/       OPC_MoveChild, 1,
/*13083*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13094*/       OPC_MoveParent,
/*13095*/       OPC_MoveParent,
/*13096*/       OPC_RecordChild1, // #1 = $Rn
/*13097*/       OPC_CheckType, MVT::i32,
/*13099*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13101*/       OPC_EmitInteger, MVT::i32, 14, 
/*13104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
              /*SwitchOpcode*/ 10|128,26/*3338*/,  TARGET_VAL(ISD::AND),// ->16464
/*13126*/       OPC_Scope, 94|128,5/*734*/, /*->13863*/ // 8 children in Scope
/*13129*/         OPC_RecordChild0, // #0 = $Vn
/*13130*/         OPC_Scope, 22|128,4/*534*/, /*->13667*/ // 2 children in Scope
/*13133*/           OPC_RecordChild1, // #1 = $Vd
/*13134*/           OPC_MoveParent,
/*13135*/           OPC_MoveChild, 1,
/*13137*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13140*/           OPC_Scope, 60|128,1/*188*/, /*->13331*/ // 4 children in Scope
/*13143*/             OPC_RecordChild0, // #2 = $Vm
/*13144*/             OPC_MoveChild, 1,
/*13146*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13149*/             OPC_MoveChild, 0,
/*13151*/             OPC_Scope, 127, /*->13280*/ // 2 children in Scope
/*13153*/               OPC_CheckSame, 1,
/*13155*/               OPC_MoveParent,
/*13156*/               OPC_MoveChild, 1,
/*13158*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13161*/               OPC_MoveChild, 0,
/*13163*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13166*/               OPC_MoveChild, 0,
/*13168*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13171*/               OPC_MoveParent,
/*13172*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13174*/               OPC_SwitchType /*2 cases */, 50,  MVT::v8i8,// ->13227
/*13177*/                 OPC_MoveParent,
/*13178*/                 OPC_MoveParent,
/*13179*/                 OPC_MoveParent,
/*13180*/                 OPC_MoveParent,
/*13181*/                 OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->13204
/*13184*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13186*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13189*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13192*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                          /*SwitchType*/ 20,  MVT::v1i64,// ->13226
/*13206*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13208*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13211*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13214*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                          0, // EndSwitchType
                        /*SwitchType*/ 50,  MVT::v16i8,// ->13279
/*13229*/                 OPC_MoveParent,
/*13230*/                 OPC_MoveParent,
/*13231*/                 OPC_MoveParent,
/*13232*/                 OPC_MoveParent,
/*13233*/                 OPC_SwitchType /*2 cases */, 20,  MVT::v4i32,// ->13256
/*13236*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13238*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13241*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13244*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                          /*SwitchType*/ 20,  MVT::v2i64,// ->13278
/*13258*/                   OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13260*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13263*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13266*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                          0, // EndSwitchType
                        0, // EndSwitchType
/*13280*/             /*Scope*/ 49, /*->13330*/
/*13281*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13284*/               OPC_MoveChild, 0,
/*13286*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13289*/               OPC_MoveChild, 0,
/*13291*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13294*/               OPC_MoveParent,
/*13295*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13297*/               OPC_CheckType, MVT::v8i8,
/*13299*/               OPC_MoveParent,
/*13300*/               OPC_MoveParent,
/*13301*/               OPC_MoveChild, 1,
/*13303*/               OPC_CheckSame, 1,
/*13305*/               OPC_MoveParent,
/*13306*/               OPC_MoveParent,
/*13307*/               OPC_MoveParent,
/*13308*/               OPC_CheckType, MVT::v2i32,
/*13310*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13312*/               OPC_EmitInteger, MVT::i32, 14, 
/*13315*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13318*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13330*/             0, /*End of Scope*/
/*13331*/           /*Scope*/ 111, /*->13443*/
/*13332*/             OPC_MoveChild, 0,
/*13334*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13337*/             OPC_MoveChild, 0,
/*13339*/             OPC_Scope, 50, /*->13391*/ // 2 children in Scope
/*13341*/               OPC_CheckSame, 1,
/*13343*/               OPC_MoveParent,
/*13344*/               OPC_MoveChild, 1,
/*13346*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13349*/               OPC_MoveChild, 0,
/*13351*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13354*/               OPC_MoveChild, 0,
/*13356*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13359*/               OPC_MoveParent,
/*13360*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13362*/               OPC_CheckType, MVT::v8i8,
/*13364*/               OPC_MoveParent,
/*13365*/               OPC_MoveParent,
/*13366*/               OPC_MoveParent,
/*13367*/               OPC_RecordChild1, // #2 = $Vm
/*13368*/               OPC_MoveParent,
/*13369*/               OPC_CheckType, MVT::v2i32,
/*13371*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13373*/               OPC_EmitInteger, MVT::i32, 14, 
/*13376*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13379*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13391*/             /*Scope*/ 50, /*->13442*/
/*13392*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13395*/               OPC_MoveChild, 0,
/*13397*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13400*/               OPC_MoveChild, 0,
/*13402*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13405*/               OPC_MoveParent,
/*13406*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13408*/               OPC_CheckType, MVT::v8i8,
/*13410*/               OPC_MoveParent,
/*13411*/               OPC_MoveParent,
/*13412*/               OPC_MoveChild, 1,
/*13414*/               OPC_CheckSame, 1,
/*13416*/               OPC_MoveParent,
/*13417*/               OPC_MoveParent,
/*13418*/               OPC_RecordChild1, // #2 = $Vm
/*13419*/               OPC_MoveParent,
/*13420*/               OPC_CheckType, MVT::v2i32,
/*13422*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13424*/               OPC_EmitInteger, MVT::i32, 14, 
/*13427*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13430*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13442*/             0, /*End of Scope*/
/*13443*/           /*Scope*/ 110, /*->13554*/
/*13444*/             OPC_RecordChild0, // #2 = $Vm
/*13445*/             OPC_MoveChild, 1,
/*13447*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13450*/             OPC_MoveChild, 0,
/*13452*/             OPC_Scope, 49, /*->13503*/ // 2 children in Scope
/*13454*/               OPC_CheckSame, 0,
/*13456*/               OPC_MoveParent,
/*13457*/               OPC_MoveChild, 1,
/*13459*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13462*/               OPC_MoveChild, 0,
/*13464*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13467*/               OPC_MoveChild, 0,
/*13469*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13472*/               OPC_MoveParent,
/*13473*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13475*/               OPC_CheckType, MVT::v8i8,
/*13477*/               OPC_MoveParent,
/*13478*/               OPC_MoveParent,
/*13479*/               OPC_MoveParent,
/*13480*/               OPC_MoveParent,
/*13481*/               OPC_CheckType, MVT::v2i32,
/*13483*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13485*/               OPC_EmitInteger, MVT::i32, 14, 
/*13488*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13491*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13503*/             /*Scope*/ 49, /*->13553*/
/*13504*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13507*/               OPC_MoveChild, 0,
/*13509*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13512*/               OPC_MoveChild, 0,
/*13514*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13517*/               OPC_MoveParent,
/*13518*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13520*/               OPC_CheckType, MVT::v8i8,
/*13522*/               OPC_MoveParent,
/*13523*/               OPC_MoveParent,
/*13524*/               OPC_MoveChild, 1,
/*13526*/               OPC_CheckSame, 0,
/*13528*/               OPC_MoveParent,
/*13529*/               OPC_MoveParent,
/*13530*/               OPC_MoveParent,
/*13531*/               OPC_CheckType, MVT::v2i32,
/*13533*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13535*/               OPC_EmitInteger, MVT::i32, 14, 
/*13538*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13541*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13553*/             0, /*End of Scope*/
/*13554*/           /*Scope*/ 111, /*->13666*/
/*13555*/             OPC_MoveChild, 0,
/*13557*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13560*/             OPC_MoveChild, 0,
/*13562*/             OPC_Scope, 50, /*->13614*/ // 2 children in Scope
/*13564*/               OPC_CheckSame, 0,
/*13566*/               OPC_MoveParent,
/*13567*/               OPC_MoveChild, 1,
/*13569*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13572*/               OPC_MoveChild, 0,
/*13574*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13577*/               OPC_MoveChild, 0,
/*13579*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13582*/               OPC_MoveParent,
/*13583*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13585*/               OPC_CheckType, MVT::v8i8,
/*13587*/               OPC_MoveParent,
/*13588*/               OPC_MoveParent,
/*13589*/               OPC_MoveParent,
/*13590*/               OPC_RecordChild1, // #2 = $Vm
/*13591*/               OPC_MoveParent,
/*13592*/               OPC_CheckType, MVT::v2i32,
/*13594*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13596*/               OPC_EmitInteger, MVT::i32, 14, 
/*13599*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13602*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13614*/             /*Scope*/ 50, /*->13665*/
/*13615*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13618*/               OPC_MoveChild, 0,
/*13620*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13623*/               OPC_MoveChild, 0,
/*13625*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13628*/               OPC_MoveParent,
/*13629*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13631*/               OPC_CheckType, MVT::v8i8,
/*13633*/               OPC_MoveParent,
/*13634*/               OPC_MoveParent,
/*13635*/               OPC_MoveChild, 1,
/*13637*/               OPC_CheckSame, 0,
/*13639*/               OPC_MoveParent,
/*13640*/               OPC_MoveParent,
/*13641*/               OPC_RecordChild1, // #2 = $Vm
/*13642*/               OPC_MoveParent,
/*13643*/               OPC_CheckType, MVT::v2i32,
/*13645*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13647*/               OPC_EmitInteger, MVT::i32, 14, 
/*13650*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13653*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13665*/             0, /*End of Scope*/
/*13666*/           0, /*End of Scope*/
/*13667*/         /*Scope*/ 65|128,1/*193*/, /*->13862*/
/*13669*/           OPC_MoveChild, 1,
/*13671*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13674*/           OPC_Scope, 92, /*->13768*/ // 2 children in Scope
/*13676*/             OPC_RecordChild0, // #1 = $Vd
/*13677*/             OPC_MoveChild, 1,
/*13679*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13682*/             OPC_MoveChild, 0,
/*13684*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13687*/             OPC_MoveChild, 0,
/*13689*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13692*/             OPC_MoveParent,
/*13693*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13695*/             OPC_CheckType, MVT::v8i8,
/*13697*/             OPC_MoveParent,
/*13698*/             OPC_MoveParent,
/*13699*/             OPC_MoveParent,
/*13700*/             OPC_MoveParent,
/*13701*/             OPC_MoveChild, 1,
/*13703*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13706*/             OPC_Scope, 29, /*->13737*/ // 2 children in Scope
/*13708*/               OPC_RecordChild0, // #2 = $Vn
/*13709*/               OPC_MoveChild, 1,
/*13711*/               OPC_CheckSame, 1,
/*13713*/               OPC_MoveParent,
/*13714*/               OPC_MoveParent,
/*13715*/               OPC_CheckType, MVT::v2i32,
/*13717*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13719*/               OPC_EmitInteger, MVT::i32, 14, 
/*13722*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13725*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13737*/             /*Scope*/ 29, /*->13767*/
/*13738*/               OPC_MoveChild, 0,
/*13740*/               OPC_CheckSame, 1,
/*13742*/               OPC_MoveParent,
/*13743*/               OPC_RecordChild1, // #2 = $Vn
/*13744*/               OPC_MoveParent,
/*13745*/               OPC_CheckType, MVT::v2i32,
/*13747*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13749*/               OPC_EmitInteger, MVT::i32, 14, 
/*13752*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13755*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13767*/             0, /*End of Scope*/
/*13768*/           /*Scope*/ 92, /*->13861*/
/*13769*/             OPC_MoveChild, 0,
/*13771*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13774*/             OPC_MoveChild, 0,
/*13776*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13779*/             OPC_MoveChild, 0,
/*13781*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13784*/             OPC_MoveParent,
/*13785*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13787*/             OPC_CheckType, MVT::v8i8,
/*13789*/             OPC_MoveParent,
/*13790*/             OPC_MoveParent,
/*13791*/             OPC_RecordChild1, // #1 = $Vd
/*13792*/             OPC_MoveParent,
/*13793*/             OPC_MoveParent,
/*13794*/             OPC_MoveChild, 1,
/*13796*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13799*/             OPC_Scope, 29, /*->13830*/ // 2 children in Scope
/*13801*/               OPC_RecordChild0, // #2 = $Vn
/*13802*/               OPC_MoveChild, 1,
/*13804*/               OPC_CheckSame, 1,
/*13806*/               OPC_MoveParent,
/*13807*/               OPC_MoveParent,
/*13808*/               OPC_CheckType, MVT::v2i32,
/*13810*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13812*/               OPC_EmitInteger, MVT::i32, 14, 
/*13815*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13818*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13830*/             /*Scope*/ 29, /*->13860*/
/*13831*/               OPC_MoveChild, 0,
/*13833*/               OPC_CheckSame, 1,
/*13835*/               OPC_MoveParent,
/*13836*/               OPC_RecordChild1, // #2 = $Vn
/*13837*/               OPC_MoveParent,
/*13838*/               OPC_CheckType, MVT::v2i32,
/*13840*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13842*/               OPC_EmitInteger, MVT::i32, 14, 
/*13845*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13848*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13860*/             0, /*End of Scope*/
/*13861*/           0, /*End of Scope*/
/*13862*/         0, /*End of Scope*/
/*13863*/       /*Scope*/ 67|128,1/*195*/, /*->14060*/
/*13865*/         OPC_MoveChild, 0,
/*13867*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13870*/         OPC_Scope, 93, /*->13965*/ // 2 children in Scope
/*13872*/           OPC_RecordChild0, // #0 = $Vd
/*13873*/           OPC_MoveChild, 1,
/*13875*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13878*/           OPC_MoveChild, 0,
/*13880*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13883*/           OPC_MoveChild, 0,
/*13885*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13888*/           OPC_MoveParent,
/*13889*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13891*/           OPC_CheckType, MVT::v8i8,
/*13893*/           OPC_MoveParent,
/*13894*/           OPC_MoveParent,
/*13895*/           OPC_MoveParent,
/*13896*/           OPC_RecordChild1, // #1 = $Vm
/*13897*/           OPC_MoveParent,
/*13898*/           OPC_MoveChild, 1,
/*13900*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13903*/           OPC_Scope, 29, /*->13934*/ // 2 children in Scope
/*13905*/             OPC_RecordChild0, // #2 = $Vn
/*13906*/             OPC_MoveChild, 1,
/*13908*/             OPC_CheckSame, 0,
/*13910*/             OPC_MoveParent,
/*13911*/             OPC_MoveParent,
/*13912*/             OPC_CheckType, MVT::v2i32,
/*13914*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13916*/             OPC_EmitInteger, MVT::i32, 14, 
/*13919*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13922*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13934*/           /*Scope*/ 29, /*->13964*/
/*13935*/             OPC_MoveChild, 0,
/*13937*/             OPC_CheckSame, 0,
/*13939*/             OPC_MoveParent,
/*13940*/             OPC_RecordChild1, // #2 = $Vn
/*13941*/             OPC_MoveParent,
/*13942*/             OPC_CheckType, MVT::v2i32,
/*13944*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*13946*/             OPC_EmitInteger, MVT::i32, 14, 
/*13949*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13952*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13964*/           0, /*End of Scope*/
/*13965*/         /*Scope*/ 93, /*->14059*/
/*13966*/           OPC_MoveChild, 0,
/*13968*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13971*/           OPC_MoveChild, 0,
/*13973*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13976*/           OPC_MoveChild, 0,
/*13978*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13981*/           OPC_MoveParent,
/*13982*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*13984*/           OPC_CheckType, MVT::v8i8,
/*13986*/           OPC_MoveParent,
/*13987*/           OPC_MoveParent,
/*13988*/           OPC_RecordChild1, // #0 = $Vd
/*13989*/           OPC_MoveParent,
/*13990*/           OPC_RecordChild1, // #1 = $Vm
/*13991*/           OPC_MoveParent,
/*13992*/           OPC_MoveChild, 1,
/*13994*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13997*/           OPC_Scope, 29, /*->14028*/ // 2 children in Scope
/*13999*/             OPC_RecordChild0, // #2 = $Vn
/*14000*/             OPC_MoveChild, 1,
/*14002*/             OPC_CheckSame, 0,
/*14004*/             OPC_MoveParent,
/*14005*/             OPC_MoveParent,
/*14006*/             OPC_CheckType, MVT::v2i32,
/*14008*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14010*/             OPC_EmitInteger, MVT::i32, 14, 
/*14013*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14016*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14028*/           /*Scope*/ 29, /*->14058*/
/*14029*/             OPC_MoveChild, 0,
/*14031*/             OPC_CheckSame, 0,
/*14033*/             OPC_MoveParent,
/*14034*/             OPC_RecordChild1, // #2 = $Vn
/*14035*/             OPC_MoveParent,
/*14036*/             OPC_CheckType, MVT::v2i32,
/*14038*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14040*/             OPC_EmitInteger, MVT::i32, 14, 
/*14043*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14046*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14058*/           0, /*End of Scope*/
/*14059*/         0, /*End of Scope*/
/*14060*/       /*Scope*/ 90|128,4/*602*/, /*->14664*/
/*14062*/         OPC_RecordChild0, // #0 = $Vn
/*14063*/         OPC_Scope, 18|128,3/*402*/, /*->14468*/ // 2 children in Scope
/*14066*/           OPC_RecordChild1, // #1 = $Vd
/*14067*/           OPC_MoveParent,
/*14068*/           OPC_MoveChild, 1,
/*14070*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14073*/           OPC_Scope, 57, /*->14132*/ // 4 children in Scope
/*14075*/             OPC_RecordChild0, // #2 = $Vm
/*14076*/             OPC_MoveChild, 1,
/*14078*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14081*/             OPC_MoveChild, 0,
/*14083*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14086*/             OPC_MoveChild, 0,
/*14088*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14091*/             OPC_MoveChild, 0,
/*14093*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14096*/             OPC_MoveParent,
/*14097*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14099*/             OPC_CheckType, MVT::v8i8,
/*14101*/             OPC_MoveParent,
/*14102*/             OPC_MoveParent,
/*14103*/             OPC_MoveChild, 1,
/*14105*/             OPC_CheckSame, 1,
/*14107*/             OPC_MoveParent,
/*14108*/             OPC_MoveParent,
/*14109*/             OPC_MoveParent,
/*14110*/             OPC_CheckType, MVT::v1i64,
/*14112*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14114*/             OPC_EmitInteger, MVT::i32, 14, 
/*14117*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14120*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14132*/           /*Scope*/ 111, /*->14244*/
/*14133*/             OPC_MoveChild, 0,
/*14135*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14138*/             OPC_MoveChild, 0,
/*14140*/             OPC_Scope, 50, /*->14192*/ // 2 children in Scope
/*14142*/               OPC_CheckSame, 1,
/*14144*/               OPC_MoveParent,
/*14145*/               OPC_MoveChild, 1,
/*14147*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14150*/               OPC_MoveChild, 0,
/*14152*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14155*/               OPC_MoveChild, 0,
/*14157*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14160*/               OPC_MoveParent,
/*14161*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14163*/               OPC_CheckType, MVT::v8i8,
/*14165*/               OPC_MoveParent,
/*14166*/               OPC_MoveParent,
/*14167*/               OPC_MoveParent,
/*14168*/               OPC_RecordChild1, // #2 = $Vm
/*14169*/               OPC_MoveParent,
/*14170*/               OPC_CheckType, MVT::v1i64,
/*14172*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14174*/               OPC_EmitInteger, MVT::i32, 14, 
/*14177*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14180*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14192*/             /*Scope*/ 50, /*->14243*/
/*14193*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14196*/               OPC_MoveChild, 0,
/*14198*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14201*/               OPC_MoveChild, 0,
/*14203*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14206*/               OPC_MoveParent,
/*14207*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14209*/               OPC_CheckType, MVT::v8i8,
/*14211*/               OPC_MoveParent,
/*14212*/               OPC_MoveParent,
/*14213*/               OPC_MoveChild, 1,
/*14215*/               OPC_CheckSame, 1,
/*14217*/               OPC_MoveParent,
/*14218*/               OPC_MoveParent,
/*14219*/               OPC_RecordChild1, // #2 = $Vm
/*14220*/               OPC_MoveParent,
/*14221*/               OPC_CheckType, MVT::v1i64,
/*14223*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14225*/               OPC_EmitInteger, MVT::i32, 14, 
/*14228*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14231*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14243*/             0, /*End of Scope*/
/*14244*/           /*Scope*/ 110, /*->14355*/
/*14245*/             OPC_RecordChild0, // #2 = $Vm
/*14246*/             OPC_MoveChild, 1,
/*14248*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14251*/             OPC_MoveChild, 0,
/*14253*/             OPC_Scope, 49, /*->14304*/ // 2 children in Scope
/*14255*/               OPC_CheckSame, 0,
/*14257*/               OPC_MoveParent,
/*14258*/               OPC_MoveChild, 1,
/*14260*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14263*/               OPC_MoveChild, 0,
/*14265*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14268*/               OPC_MoveChild, 0,
/*14270*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14273*/               OPC_MoveParent,
/*14274*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14276*/               OPC_CheckType, MVT::v8i8,
/*14278*/               OPC_MoveParent,
/*14279*/               OPC_MoveParent,
/*14280*/               OPC_MoveParent,
/*14281*/               OPC_MoveParent,
/*14282*/               OPC_CheckType, MVT::v1i64,
/*14284*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14286*/               OPC_EmitInteger, MVT::i32, 14, 
/*14289*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14292*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14304*/             /*Scope*/ 49, /*->14354*/
/*14305*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14308*/               OPC_MoveChild, 0,
/*14310*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14313*/               OPC_MoveChild, 0,
/*14315*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14318*/               OPC_MoveParent,
/*14319*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14321*/               OPC_CheckType, MVT::v8i8,
/*14323*/               OPC_MoveParent,
/*14324*/               OPC_MoveParent,
/*14325*/               OPC_MoveChild, 1,
/*14327*/               OPC_CheckSame, 0,
/*14329*/               OPC_MoveParent,
/*14330*/               OPC_MoveParent,
/*14331*/               OPC_MoveParent,
/*14332*/               OPC_CheckType, MVT::v1i64,
/*14334*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14336*/               OPC_EmitInteger, MVT::i32, 14, 
/*14339*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14342*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14354*/             0, /*End of Scope*/
/*14355*/           /*Scope*/ 111, /*->14467*/
/*14356*/             OPC_MoveChild, 0,
/*14358*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14361*/             OPC_MoveChild, 0,
/*14363*/             OPC_Scope, 50, /*->14415*/ // 2 children in Scope
/*14365*/               OPC_CheckSame, 0,
/*14367*/               OPC_MoveParent,
/*14368*/               OPC_MoveChild, 1,
/*14370*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14373*/               OPC_MoveChild, 0,
/*14375*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14378*/               OPC_MoveChild, 0,
/*14380*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14383*/               OPC_MoveParent,
/*14384*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14386*/               OPC_CheckType, MVT::v8i8,
/*14388*/               OPC_MoveParent,
/*14389*/               OPC_MoveParent,
/*14390*/               OPC_MoveParent,
/*14391*/               OPC_RecordChild1, // #2 = $Vm
/*14392*/               OPC_MoveParent,
/*14393*/               OPC_CheckType, MVT::v1i64,
/*14395*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14397*/               OPC_EmitInteger, MVT::i32, 14, 
/*14400*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14403*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14415*/             /*Scope*/ 50, /*->14466*/
/*14416*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14419*/               OPC_MoveChild, 0,
/*14421*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14424*/               OPC_MoveChild, 0,
/*14426*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14429*/               OPC_MoveParent,
/*14430*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14432*/               OPC_CheckType, MVT::v8i8,
/*14434*/               OPC_MoveParent,
/*14435*/               OPC_MoveParent,
/*14436*/               OPC_MoveChild, 1,
/*14438*/               OPC_CheckSame, 0,
/*14440*/               OPC_MoveParent,
/*14441*/               OPC_MoveParent,
/*14442*/               OPC_RecordChild1, // #2 = $Vm
/*14443*/               OPC_MoveParent,
/*14444*/               OPC_CheckType, MVT::v1i64,
/*14446*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14448*/               OPC_EmitInteger, MVT::i32, 14, 
/*14451*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14454*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14466*/             0, /*End of Scope*/
/*14467*/           0, /*End of Scope*/
/*14468*/         /*Scope*/ 65|128,1/*193*/, /*->14663*/
/*14470*/           OPC_MoveChild, 1,
/*14472*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14475*/           OPC_Scope, 92, /*->14569*/ // 2 children in Scope
/*14477*/             OPC_RecordChild0, // #1 = $Vd
/*14478*/             OPC_MoveChild, 1,
/*14480*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14483*/             OPC_MoveChild, 0,
/*14485*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14488*/             OPC_MoveChild, 0,
/*14490*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14493*/             OPC_MoveParent,
/*14494*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14496*/             OPC_CheckType, MVT::v8i8,
/*14498*/             OPC_MoveParent,
/*14499*/             OPC_MoveParent,
/*14500*/             OPC_MoveParent,
/*14501*/             OPC_MoveParent,
/*14502*/             OPC_MoveChild, 1,
/*14504*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14507*/             OPC_Scope, 29, /*->14538*/ // 2 children in Scope
/*14509*/               OPC_RecordChild0, // #2 = $Vn
/*14510*/               OPC_MoveChild, 1,
/*14512*/               OPC_CheckSame, 1,
/*14514*/               OPC_MoveParent,
/*14515*/               OPC_MoveParent,
/*14516*/               OPC_CheckType, MVT::v1i64,
/*14518*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14520*/               OPC_EmitInteger, MVT::i32, 14, 
/*14523*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14526*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14538*/             /*Scope*/ 29, /*->14568*/
/*14539*/               OPC_MoveChild, 0,
/*14541*/               OPC_CheckSame, 1,
/*14543*/               OPC_MoveParent,
/*14544*/               OPC_RecordChild1, // #2 = $Vn
/*14545*/               OPC_MoveParent,
/*14546*/               OPC_CheckType, MVT::v1i64,
/*14548*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14550*/               OPC_EmitInteger, MVT::i32, 14, 
/*14553*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14556*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14568*/             0, /*End of Scope*/
/*14569*/           /*Scope*/ 92, /*->14662*/
/*14570*/             OPC_MoveChild, 0,
/*14572*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14575*/             OPC_MoveChild, 0,
/*14577*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14580*/             OPC_MoveChild, 0,
/*14582*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14585*/             OPC_MoveParent,
/*14586*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14588*/             OPC_CheckType, MVT::v8i8,
/*14590*/             OPC_MoveParent,
/*14591*/             OPC_MoveParent,
/*14592*/             OPC_RecordChild1, // #1 = $Vd
/*14593*/             OPC_MoveParent,
/*14594*/             OPC_MoveParent,
/*14595*/             OPC_MoveChild, 1,
/*14597*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14600*/             OPC_Scope, 29, /*->14631*/ // 2 children in Scope
/*14602*/               OPC_RecordChild0, // #2 = $Vn
/*14603*/               OPC_MoveChild, 1,
/*14605*/               OPC_CheckSame, 1,
/*14607*/               OPC_MoveParent,
/*14608*/               OPC_MoveParent,
/*14609*/               OPC_CheckType, MVT::v1i64,
/*14611*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14613*/               OPC_EmitInteger, MVT::i32, 14, 
/*14616*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14619*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14631*/             /*Scope*/ 29, /*->14661*/
/*14632*/               OPC_MoveChild, 0,
/*14634*/               OPC_CheckSame, 1,
/*14636*/               OPC_MoveParent,
/*14637*/               OPC_RecordChild1, // #2 = $Vn
/*14638*/               OPC_MoveParent,
/*14639*/               OPC_CheckType, MVT::v1i64,
/*14641*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14643*/               OPC_EmitInteger, MVT::i32, 14, 
/*14646*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14649*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14661*/             0, /*End of Scope*/
/*14662*/           0, /*End of Scope*/
/*14663*/         0, /*End of Scope*/
/*14664*/       /*Scope*/ 67|128,1/*195*/, /*->14861*/
/*14666*/         OPC_MoveChild, 0,
/*14668*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14671*/         OPC_Scope, 93, /*->14766*/ // 2 children in Scope
/*14673*/           OPC_RecordChild0, // #0 = $Vd
/*14674*/           OPC_MoveChild, 1,
/*14676*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14679*/           OPC_MoveChild, 0,
/*14681*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14684*/           OPC_MoveChild, 0,
/*14686*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14689*/           OPC_MoveParent,
/*14690*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14692*/           OPC_CheckType, MVT::v8i8,
/*14694*/           OPC_MoveParent,
/*14695*/           OPC_MoveParent,
/*14696*/           OPC_MoveParent,
/*14697*/           OPC_RecordChild1, // #1 = $Vm
/*14698*/           OPC_MoveParent,
/*14699*/           OPC_MoveChild, 1,
/*14701*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14704*/           OPC_Scope, 29, /*->14735*/ // 2 children in Scope
/*14706*/             OPC_RecordChild0, // #2 = $Vn
/*14707*/             OPC_MoveChild, 1,
/*14709*/             OPC_CheckSame, 0,
/*14711*/             OPC_MoveParent,
/*14712*/             OPC_MoveParent,
/*14713*/             OPC_CheckType, MVT::v1i64,
/*14715*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14717*/             OPC_EmitInteger, MVT::i32, 14, 
/*14720*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14723*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14735*/           /*Scope*/ 29, /*->14765*/
/*14736*/             OPC_MoveChild, 0,
/*14738*/             OPC_CheckSame, 0,
/*14740*/             OPC_MoveParent,
/*14741*/             OPC_RecordChild1, // #2 = $Vn
/*14742*/             OPC_MoveParent,
/*14743*/             OPC_CheckType, MVT::v1i64,
/*14745*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14747*/             OPC_EmitInteger, MVT::i32, 14, 
/*14750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14753*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14765*/           0, /*End of Scope*/
/*14766*/         /*Scope*/ 93, /*->14860*/
/*14767*/           OPC_MoveChild, 0,
/*14769*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14772*/           OPC_MoveChild, 0,
/*14774*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14777*/           OPC_MoveChild, 0,
/*14779*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14782*/           OPC_MoveParent,
/*14783*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14785*/           OPC_CheckType, MVT::v8i8,
/*14787*/           OPC_MoveParent,
/*14788*/           OPC_MoveParent,
/*14789*/           OPC_RecordChild1, // #0 = $Vd
/*14790*/           OPC_MoveParent,
/*14791*/           OPC_RecordChild1, // #1 = $Vm
/*14792*/           OPC_MoveParent,
/*14793*/           OPC_MoveChild, 1,
/*14795*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14798*/           OPC_Scope, 29, /*->14829*/ // 2 children in Scope
/*14800*/             OPC_RecordChild0, // #2 = $Vn
/*14801*/             OPC_MoveChild, 1,
/*14803*/             OPC_CheckSame, 0,
/*14805*/             OPC_MoveParent,
/*14806*/             OPC_MoveParent,
/*14807*/             OPC_CheckType, MVT::v1i64,
/*14809*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14811*/             OPC_EmitInteger, MVT::i32, 14, 
/*14814*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14817*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14829*/           /*Scope*/ 29, /*->14859*/
/*14830*/             OPC_MoveChild, 0,
/*14832*/             OPC_CheckSame, 0,
/*14834*/             OPC_MoveParent,
/*14835*/             OPC_RecordChild1, // #2 = $Vn
/*14836*/             OPC_MoveParent,
/*14837*/             OPC_CheckType, MVT::v1i64,
/*14839*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14841*/             OPC_EmitInteger, MVT::i32, 14, 
/*14844*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14847*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14859*/           0, /*End of Scope*/
/*14860*/         0, /*End of Scope*/
/*14861*/       /*Scope*/ 90|128,4/*602*/, /*->15465*/
/*14863*/         OPC_RecordChild0, // #0 = $Vn
/*14864*/         OPC_Scope, 18|128,3/*402*/, /*->15269*/ // 2 children in Scope
/*14867*/           OPC_RecordChild1, // #1 = $Vd
/*14868*/           OPC_MoveParent,
/*14869*/           OPC_MoveChild, 1,
/*14871*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14874*/           OPC_Scope, 57, /*->14933*/ // 4 children in Scope
/*14876*/             OPC_RecordChild0, // #2 = $Vm
/*14877*/             OPC_MoveChild, 1,
/*14879*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14882*/             OPC_MoveChild, 0,
/*14884*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14887*/             OPC_MoveChild, 0,
/*14889*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14892*/             OPC_MoveChild, 0,
/*14894*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14897*/             OPC_MoveParent,
/*14898*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14900*/             OPC_CheckType, MVT::v16i8,
/*14902*/             OPC_MoveParent,
/*14903*/             OPC_MoveParent,
/*14904*/             OPC_MoveChild, 1,
/*14906*/             OPC_CheckSame, 1,
/*14908*/             OPC_MoveParent,
/*14909*/             OPC_MoveParent,
/*14910*/             OPC_MoveParent,
/*14911*/             OPC_CheckType, MVT::v4i32,
/*14913*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14915*/             OPC_EmitInteger, MVT::i32, 14, 
/*14918*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14921*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14933*/           /*Scope*/ 111, /*->15045*/
/*14934*/             OPC_MoveChild, 0,
/*14936*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14939*/             OPC_MoveChild, 0,
/*14941*/             OPC_Scope, 50, /*->14993*/ // 2 children in Scope
/*14943*/               OPC_CheckSame, 1,
/*14945*/               OPC_MoveParent,
/*14946*/               OPC_MoveChild, 1,
/*14948*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14951*/               OPC_MoveChild, 0,
/*14953*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14956*/               OPC_MoveChild, 0,
/*14958*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14961*/               OPC_MoveParent,
/*14962*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*14964*/               OPC_CheckType, MVT::v16i8,
/*14966*/               OPC_MoveParent,
/*14967*/               OPC_MoveParent,
/*14968*/               OPC_MoveParent,
/*14969*/               OPC_RecordChild1, // #2 = $Vm
/*14970*/               OPC_MoveParent,
/*14971*/               OPC_CheckType, MVT::v4i32,
/*14973*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*14975*/               OPC_EmitInteger, MVT::i32, 14, 
/*14978*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14981*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14993*/             /*Scope*/ 50, /*->15044*/
/*14994*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14997*/               OPC_MoveChild, 0,
/*14999*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15002*/               OPC_MoveChild, 0,
/*15004*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15007*/               OPC_MoveParent,
/*15008*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15010*/               OPC_CheckType, MVT::v16i8,
/*15012*/               OPC_MoveParent,
/*15013*/               OPC_MoveParent,
/*15014*/               OPC_MoveChild, 1,
/*15016*/               OPC_CheckSame, 1,
/*15018*/               OPC_MoveParent,
/*15019*/               OPC_MoveParent,
/*15020*/               OPC_RecordChild1, // #2 = $Vm
/*15021*/               OPC_MoveParent,
/*15022*/               OPC_CheckType, MVT::v4i32,
/*15024*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15026*/               OPC_EmitInteger, MVT::i32, 14, 
/*15029*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15032*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15044*/             0, /*End of Scope*/
/*15045*/           /*Scope*/ 110, /*->15156*/
/*15046*/             OPC_RecordChild0, // #2 = $Vm
/*15047*/             OPC_MoveChild, 1,
/*15049*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15052*/             OPC_MoveChild, 0,
/*15054*/             OPC_Scope, 49, /*->15105*/ // 2 children in Scope
/*15056*/               OPC_CheckSame, 0,
/*15058*/               OPC_MoveParent,
/*15059*/               OPC_MoveChild, 1,
/*15061*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15064*/               OPC_MoveChild, 0,
/*15066*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15069*/               OPC_MoveChild, 0,
/*15071*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15074*/               OPC_MoveParent,
/*15075*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15077*/               OPC_CheckType, MVT::v16i8,
/*15079*/               OPC_MoveParent,
/*15080*/               OPC_MoveParent,
/*15081*/               OPC_MoveParent,
/*15082*/               OPC_MoveParent,
/*15083*/               OPC_CheckType, MVT::v4i32,
/*15085*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15087*/               OPC_EmitInteger, MVT::i32, 14, 
/*15090*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15093*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15105*/             /*Scope*/ 49, /*->15155*/
/*15106*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15109*/               OPC_MoveChild, 0,
/*15111*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15114*/               OPC_MoveChild, 0,
/*15116*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15119*/               OPC_MoveParent,
/*15120*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15122*/               OPC_CheckType, MVT::v16i8,
/*15124*/               OPC_MoveParent,
/*15125*/               OPC_MoveParent,
/*15126*/               OPC_MoveChild, 1,
/*15128*/               OPC_CheckSame, 0,
/*15130*/               OPC_MoveParent,
/*15131*/               OPC_MoveParent,
/*15132*/               OPC_MoveParent,
/*15133*/               OPC_CheckType, MVT::v4i32,
/*15135*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15137*/               OPC_EmitInteger, MVT::i32, 14, 
/*15140*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15143*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15155*/             0, /*End of Scope*/
/*15156*/           /*Scope*/ 111, /*->15268*/
/*15157*/             OPC_MoveChild, 0,
/*15159*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15162*/             OPC_MoveChild, 0,
/*15164*/             OPC_Scope, 50, /*->15216*/ // 2 children in Scope
/*15166*/               OPC_CheckSame, 0,
/*15168*/               OPC_MoveParent,
/*15169*/               OPC_MoveChild, 1,
/*15171*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15174*/               OPC_MoveChild, 0,
/*15176*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15179*/               OPC_MoveChild, 0,
/*15181*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15184*/               OPC_MoveParent,
/*15185*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15187*/               OPC_CheckType, MVT::v16i8,
/*15189*/               OPC_MoveParent,
/*15190*/               OPC_MoveParent,
/*15191*/               OPC_MoveParent,
/*15192*/               OPC_RecordChild1, // #2 = $Vm
/*15193*/               OPC_MoveParent,
/*15194*/               OPC_CheckType, MVT::v4i32,
/*15196*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15198*/               OPC_EmitInteger, MVT::i32, 14, 
/*15201*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15204*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15216*/             /*Scope*/ 50, /*->15267*/
/*15217*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15220*/               OPC_MoveChild, 0,
/*15222*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15225*/               OPC_MoveChild, 0,
/*15227*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15230*/               OPC_MoveParent,
/*15231*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15233*/               OPC_CheckType, MVT::v16i8,
/*15235*/               OPC_MoveParent,
/*15236*/               OPC_MoveParent,
/*15237*/               OPC_MoveChild, 1,
/*15239*/               OPC_CheckSame, 0,
/*15241*/               OPC_MoveParent,
/*15242*/               OPC_MoveParent,
/*15243*/               OPC_RecordChild1, // #2 = $Vm
/*15244*/               OPC_MoveParent,
/*15245*/               OPC_CheckType, MVT::v4i32,
/*15247*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15249*/               OPC_EmitInteger, MVT::i32, 14, 
/*15252*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15255*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15267*/             0, /*End of Scope*/
/*15268*/           0, /*End of Scope*/
/*15269*/         /*Scope*/ 65|128,1/*193*/, /*->15464*/
/*15271*/           OPC_MoveChild, 1,
/*15273*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15276*/           OPC_Scope, 92, /*->15370*/ // 2 children in Scope
/*15278*/             OPC_RecordChild0, // #1 = $Vd
/*15279*/             OPC_MoveChild, 1,
/*15281*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15284*/             OPC_MoveChild, 0,
/*15286*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15289*/             OPC_MoveChild, 0,
/*15291*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15294*/             OPC_MoveParent,
/*15295*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15297*/             OPC_CheckType, MVT::v16i8,
/*15299*/             OPC_MoveParent,
/*15300*/             OPC_MoveParent,
/*15301*/             OPC_MoveParent,
/*15302*/             OPC_MoveParent,
/*15303*/             OPC_MoveChild, 1,
/*15305*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15308*/             OPC_Scope, 29, /*->15339*/ // 2 children in Scope
/*15310*/               OPC_RecordChild0, // #2 = $Vn
/*15311*/               OPC_MoveChild, 1,
/*15313*/               OPC_CheckSame, 1,
/*15315*/               OPC_MoveParent,
/*15316*/               OPC_MoveParent,
/*15317*/               OPC_CheckType, MVT::v4i32,
/*15319*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15321*/               OPC_EmitInteger, MVT::i32, 14, 
/*15324*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15327*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15339*/             /*Scope*/ 29, /*->15369*/
/*15340*/               OPC_MoveChild, 0,
/*15342*/               OPC_CheckSame, 1,
/*15344*/               OPC_MoveParent,
/*15345*/               OPC_RecordChild1, // #2 = $Vn
/*15346*/               OPC_MoveParent,
/*15347*/               OPC_CheckType, MVT::v4i32,
/*15349*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15351*/               OPC_EmitInteger, MVT::i32, 14, 
/*15354*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15357*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15369*/             0, /*End of Scope*/
/*15370*/           /*Scope*/ 92, /*->15463*/
/*15371*/             OPC_MoveChild, 0,
/*15373*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15376*/             OPC_MoveChild, 0,
/*15378*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15381*/             OPC_MoveChild, 0,
/*15383*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15386*/             OPC_MoveParent,
/*15387*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15389*/             OPC_CheckType, MVT::v16i8,
/*15391*/             OPC_MoveParent,
/*15392*/             OPC_MoveParent,
/*15393*/             OPC_RecordChild1, // #1 = $Vd
/*15394*/             OPC_MoveParent,
/*15395*/             OPC_MoveParent,
/*15396*/             OPC_MoveChild, 1,
/*15398*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15401*/             OPC_Scope, 29, /*->15432*/ // 2 children in Scope
/*15403*/               OPC_RecordChild0, // #2 = $Vn
/*15404*/               OPC_MoveChild, 1,
/*15406*/               OPC_CheckSame, 1,
/*15408*/               OPC_MoveParent,
/*15409*/               OPC_MoveParent,
/*15410*/               OPC_CheckType, MVT::v4i32,
/*15412*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15414*/               OPC_EmitInteger, MVT::i32, 14, 
/*15417*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15420*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15432*/             /*Scope*/ 29, /*->15462*/
/*15433*/               OPC_MoveChild, 0,
/*15435*/               OPC_CheckSame, 1,
/*15437*/               OPC_MoveParent,
/*15438*/               OPC_RecordChild1, // #2 = $Vn
/*15439*/               OPC_MoveParent,
/*15440*/               OPC_CheckType, MVT::v4i32,
/*15442*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15444*/               OPC_EmitInteger, MVT::i32, 14, 
/*15447*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15450*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15462*/             0, /*End of Scope*/
/*15463*/           0, /*End of Scope*/
/*15464*/         0, /*End of Scope*/
/*15465*/       /*Scope*/ 67|128,1/*195*/, /*->15662*/
/*15467*/         OPC_MoveChild, 0,
/*15469*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15472*/         OPC_Scope, 93, /*->15567*/ // 2 children in Scope
/*15474*/           OPC_RecordChild0, // #0 = $Vd
/*15475*/           OPC_MoveChild, 1,
/*15477*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15480*/           OPC_MoveChild, 0,
/*15482*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15485*/           OPC_MoveChild, 0,
/*15487*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15490*/           OPC_MoveParent,
/*15491*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15493*/           OPC_CheckType, MVT::v16i8,
/*15495*/           OPC_MoveParent,
/*15496*/           OPC_MoveParent,
/*15497*/           OPC_MoveParent,
/*15498*/           OPC_RecordChild1, // #1 = $Vm
/*15499*/           OPC_MoveParent,
/*15500*/           OPC_MoveChild, 1,
/*15502*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15505*/           OPC_Scope, 29, /*->15536*/ // 2 children in Scope
/*15507*/             OPC_RecordChild0, // #2 = $Vn
/*15508*/             OPC_MoveChild, 1,
/*15510*/             OPC_CheckSame, 0,
/*15512*/             OPC_MoveParent,
/*15513*/             OPC_MoveParent,
/*15514*/             OPC_CheckType, MVT::v4i32,
/*15516*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15518*/             OPC_EmitInteger, MVT::i32, 14, 
/*15521*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15524*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15536*/           /*Scope*/ 29, /*->15566*/
/*15537*/             OPC_MoveChild, 0,
/*15539*/             OPC_CheckSame, 0,
/*15541*/             OPC_MoveParent,
/*15542*/             OPC_RecordChild1, // #2 = $Vn
/*15543*/             OPC_MoveParent,
/*15544*/             OPC_CheckType, MVT::v4i32,
/*15546*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15548*/             OPC_EmitInteger, MVT::i32, 14, 
/*15551*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15554*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15566*/           0, /*End of Scope*/
/*15567*/         /*Scope*/ 93, /*->15661*/
/*15568*/           OPC_MoveChild, 0,
/*15570*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15573*/           OPC_MoveChild, 0,
/*15575*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15578*/           OPC_MoveChild, 0,
/*15580*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15583*/           OPC_MoveParent,
/*15584*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15586*/           OPC_CheckType, MVT::v16i8,
/*15588*/           OPC_MoveParent,
/*15589*/           OPC_MoveParent,
/*15590*/           OPC_RecordChild1, // #0 = $Vd
/*15591*/           OPC_MoveParent,
/*15592*/           OPC_RecordChild1, // #1 = $Vm
/*15593*/           OPC_MoveParent,
/*15594*/           OPC_MoveChild, 1,
/*15596*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15599*/           OPC_Scope, 29, /*->15630*/ // 2 children in Scope
/*15601*/             OPC_RecordChild0, // #2 = $Vn
/*15602*/             OPC_MoveChild, 1,
/*15604*/             OPC_CheckSame, 0,
/*15606*/             OPC_MoveParent,
/*15607*/             OPC_MoveParent,
/*15608*/             OPC_CheckType, MVT::v4i32,
/*15610*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15612*/             OPC_EmitInteger, MVT::i32, 14, 
/*15615*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15618*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15630*/           /*Scope*/ 29, /*->15660*/
/*15631*/             OPC_MoveChild, 0,
/*15633*/             OPC_CheckSame, 0,
/*15635*/             OPC_MoveParent,
/*15636*/             OPC_RecordChild1, // #2 = $Vn
/*15637*/             OPC_MoveParent,
/*15638*/             OPC_CheckType, MVT::v4i32,
/*15640*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15642*/             OPC_EmitInteger, MVT::i32, 14, 
/*15645*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15648*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15660*/           0, /*End of Scope*/
/*15661*/         0, /*End of Scope*/
/*15662*/       /*Scope*/ 90|128,4/*602*/, /*->16266*/
/*15664*/         OPC_RecordChild0, // #0 = $Vn
/*15665*/         OPC_Scope, 18|128,3/*402*/, /*->16070*/ // 2 children in Scope
/*15668*/           OPC_RecordChild1, // #1 = $Vd
/*15669*/           OPC_MoveParent,
/*15670*/           OPC_MoveChild, 1,
/*15672*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15675*/           OPC_Scope, 57, /*->15734*/ // 4 children in Scope
/*15677*/             OPC_RecordChild0, // #2 = $Vm
/*15678*/             OPC_MoveChild, 1,
/*15680*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15683*/             OPC_MoveChild, 0,
/*15685*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15688*/             OPC_MoveChild, 0,
/*15690*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15693*/             OPC_MoveChild, 0,
/*15695*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15698*/             OPC_MoveParent,
/*15699*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15701*/             OPC_CheckType, MVT::v16i8,
/*15703*/             OPC_MoveParent,
/*15704*/             OPC_MoveParent,
/*15705*/             OPC_MoveChild, 1,
/*15707*/             OPC_CheckSame, 1,
/*15709*/             OPC_MoveParent,
/*15710*/             OPC_MoveParent,
/*15711*/             OPC_MoveParent,
/*15712*/             OPC_CheckType, MVT::v2i64,
/*15714*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15716*/             OPC_EmitInteger, MVT::i32, 14, 
/*15719*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15722*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15734*/           /*Scope*/ 111, /*->15846*/
/*15735*/             OPC_MoveChild, 0,
/*15737*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15740*/             OPC_MoveChild, 0,
/*15742*/             OPC_Scope, 50, /*->15794*/ // 2 children in Scope
/*15744*/               OPC_CheckSame, 1,
/*15746*/               OPC_MoveParent,
/*15747*/               OPC_MoveChild, 1,
/*15749*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15752*/               OPC_MoveChild, 0,
/*15754*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15757*/               OPC_MoveChild, 0,
/*15759*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15762*/               OPC_MoveParent,
/*15763*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15765*/               OPC_CheckType, MVT::v16i8,
/*15767*/               OPC_MoveParent,
/*15768*/               OPC_MoveParent,
/*15769*/               OPC_MoveParent,
/*15770*/               OPC_RecordChild1, // #2 = $Vm
/*15771*/               OPC_MoveParent,
/*15772*/               OPC_CheckType, MVT::v2i64,
/*15774*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15776*/               OPC_EmitInteger, MVT::i32, 14, 
/*15779*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15782*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15794*/             /*Scope*/ 50, /*->15845*/
/*15795*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15798*/               OPC_MoveChild, 0,
/*15800*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15803*/               OPC_MoveChild, 0,
/*15805*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15808*/               OPC_MoveParent,
/*15809*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15811*/               OPC_CheckType, MVT::v16i8,
/*15813*/               OPC_MoveParent,
/*15814*/               OPC_MoveParent,
/*15815*/               OPC_MoveChild, 1,
/*15817*/               OPC_CheckSame, 1,
/*15819*/               OPC_MoveParent,
/*15820*/               OPC_MoveParent,
/*15821*/               OPC_RecordChild1, // #2 = $Vm
/*15822*/               OPC_MoveParent,
/*15823*/               OPC_CheckType, MVT::v2i64,
/*15825*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15827*/               OPC_EmitInteger, MVT::i32, 14, 
/*15830*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15833*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15845*/             0, /*End of Scope*/
/*15846*/           /*Scope*/ 110, /*->15957*/
/*15847*/             OPC_RecordChild0, // #2 = $Vm
/*15848*/             OPC_MoveChild, 1,
/*15850*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15853*/             OPC_MoveChild, 0,
/*15855*/             OPC_Scope, 49, /*->15906*/ // 2 children in Scope
/*15857*/               OPC_CheckSame, 0,
/*15859*/               OPC_MoveParent,
/*15860*/               OPC_MoveChild, 1,
/*15862*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15865*/               OPC_MoveChild, 0,
/*15867*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15870*/               OPC_MoveChild, 0,
/*15872*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15875*/               OPC_MoveParent,
/*15876*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15878*/               OPC_CheckType, MVT::v16i8,
/*15880*/               OPC_MoveParent,
/*15881*/               OPC_MoveParent,
/*15882*/               OPC_MoveParent,
/*15883*/               OPC_MoveParent,
/*15884*/               OPC_CheckType, MVT::v2i64,
/*15886*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15888*/               OPC_EmitInteger, MVT::i32, 14, 
/*15891*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15894*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15906*/             /*Scope*/ 49, /*->15956*/
/*15907*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15910*/               OPC_MoveChild, 0,
/*15912*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15915*/               OPC_MoveChild, 0,
/*15917*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15920*/               OPC_MoveParent,
/*15921*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15923*/               OPC_CheckType, MVT::v16i8,
/*15925*/               OPC_MoveParent,
/*15926*/               OPC_MoveParent,
/*15927*/               OPC_MoveChild, 1,
/*15929*/               OPC_CheckSame, 0,
/*15931*/               OPC_MoveParent,
/*15932*/               OPC_MoveParent,
/*15933*/               OPC_MoveParent,
/*15934*/               OPC_CheckType, MVT::v2i64,
/*15936*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15938*/               OPC_EmitInteger, MVT::i32, 14, 
/*15941*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15944*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15956*/             0, /*End of Scope*/
/*15957*/           /*Scope*/ 111, /*->16069*/
/*15958*/             OPC_MoveChild, 0,
/*15960*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15963*/             OPC_MoveChild, 0,
/*15965*/             OPC_Scope, 50, /*->16017*/ // 2 children in Scope
/*15967*/               OPC_CheckSame, 0,
/*15969*/               OPC_MoveParent,
/*15970*/               OPC_MoveChild, 1,
/*15972*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15975*/               OPC_MoveChild, 0,
/*15977*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15980*/               OPC_MoveChild, 0,
/*15982*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15985*/               OPC_MoveParent,
/*15986*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*15988*/               OPC_CheckType, MVT::v16i8,
/*15990*/               OPC_MoveParent,
/*15991*/               OPC_MoveParent,
/*15992*/               OPC_MoveParent,
/*15993*/               OPC_RecordChild1, // #2 = $Vm
/*15994*/               OPC_MoveParent,
/*15995*/               OPC_CheckType, MVT::v2i64,
/*15997*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*15999*/               OPC_EmitInteger, MVT::i32, 14, 
/*16002*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16005*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16017*/             /*Scope*/ 50, /*->16068*/
/*16018*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16021*/               OPC_MoveChild, 0,
/*16023*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16026*/               OPC_MoveChild, 0,
/*16028*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16031*/               OPC_MoveParent,
/*16032*/               OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16034*/               OPC_CheckType, MVT::v16i8,
/*16036*/               OPC_MoveParent,
/*16037*/               OPC_MoveParent,
/*16038*/               OPC_MoveChild, 1,
/*16040*/               OPC_CheckSame, 0,
/*16042*/               OPC_MoveParent,
/*16043*/               OPC_MoveParent,
/*16044*/               OPC_RecordChild1, // #2 = $Vm
/*16045*/               OPC_MoveParent,
/*16046*/               OPC_CheckType, MVT::v2i64,
/*16048*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16050*/               OPC_EmitInteger, MVT::i32, 14, 
/*16053*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16056*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16068*/             0, /*End of Scope*/
/*16069*/           0, /*End of Scope*/
/*16070*/         /*Scope*/ 65|128,1/*193*/, /*->16265*/
/*16072*/           OPC_MoveChild, 1,
/*16074*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16077*/           OPC_Scope, 92, /*->16171*/ // 2 children in Scope
/*16079*/             OPC_RecordChild0, // #1 = $Vd
/*16080*/             OPC_MoveChild, 1,
/*16082*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16085*/             OPC_MoveChild, 0,
/*16087*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16090*/             OPC_MoveChild, 0,
/*16092*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16095*/             OPC_MoveParent,
/*16096*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16098*/             OPC_CheckType, MVT::v16i8,
/*16100*/             OPC_MoveParent,
/*16101*/             OPC_MoveParent,
/*16102*/             OPC_MoveParent,
/*16103*/             OPC_MoveParent,
/*16104*/             OPC_MoveChild, 1,
/*16106*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16109*/             OPC_Scope, 29, /*->16140*/ // 2 children in Scope
/*16111*/               OPC_RecordChild0, // #2 = $Vn
/*16112*/               OPC_MoveChild, 1,
/*16114*/               OPC_CheckSame, 1,
/*16116*/               OPC_MoveParent,
/*16117*/               OPC_MoveParent,
/*16118*/               OPC_CheckType, MVT::v2i64,
/*16120*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16122*/               OPC_EmitInteger, MVT::i32, 14, 
/*16125*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16128*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16140*/             /*Scope*/ 29, /*->16170*/
/*16141*/               OPC_MoveChild, 0,
/*16143*/               OPC_CheckSame, 1,
/*16145*/               OPC_MoveParent,
/*16146*/               OPC_RecordChild1, // #2 = $Vn
/*16147*/               OPC_MoveParent,
/*16148*/               OPC_CheckType, MVT::v2i64,
/*16150*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16152*/               OPC_EmitInteger, MVT::i32, 14, 
/*16155*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16158*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16170*/             0, /*End of Scope*/
/*16171*/           /*Scope*/ 92, /*->16264*/
/*16172*/             OPC_MoveChild, 0,
/*16174*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16177*/             OPC_MoveChild, 0,
/*16179*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16182*/             OPC_MoveChild, 0,
/*16184*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16187*/             OPC_MoveParent,
/*16188*/             OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16190*/             OPC_CheckType, MVT::v16i8,
/*16192*/             OPC_MoveParent,
/*16193*/             OPC_MoveParent,
/*16194*/             OPC_RecordChild1, // #1 = $Vd
/*16195*/             OPC_MoveParent,
/*16196*/             OPC_MoveParent,
/*16197*/             OPC_MoveChild, 1,
/*16199*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16202*/             OPC_Scope, 29, /*->16233*/ // 2 children in Scope
/*16204*/               OPC_RecordChild0, // #2 = $Vn
/*16205*/               OPC_MoveChild, 1,
/*16207*/               OPC_CheckSame, 1,
/*16209*/               OPC_MoveParent,
/*16210*/               OPC_MoveParent,
/*16211*/               OPC_CheckType, MVT::v2i64,
/*16213*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16215*/               OPC_EmitInteger, MVT::i32, 14, 
/*16218*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16221*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16233*/             /*Scope*/ 29, /*->16263*/
/*16234*/               OPC_MoveChild, 0,
/*16236*/               OPC_CheckSame, 1,
/*16238*/               OPC_MoveParent,
/*16239*/               OPC_RecordChild1, // #2 = $Vn
/*16240*/               OPC_MoveParent,
/*16241*/               OPC_CheckType, MVT::v2i64,
/*16243*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16245*/               OPC_EmitInteger, MVT::i32, 14, 
/*16248*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16251*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16263*/             0, /*End of Scope*/
/*16264*/           0, /*End of Scope*/
/*16265*/         0, /*End of Scope*/
/*16266*/       /*Scope*/ 67|128,1/*195*/, /*->16463*/
/*16268*/         OPC_MoveChild, 0,
/*16270*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16273*/         OPC_Scope, 93, /*->16368*/ // 2 children in Scope
/*16275*/           OPC_RecordChild0, // #0 = $Vd
/*16276*/           OPC_MoveChild, 1,
/*16278*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16281*/           OPC_MoveChild, 0,
/*16283*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16286*/           OPC_MoveChild, 0,
/*16288*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16291*/           OPC_MoveParent,
/*16292*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16294*/           OPC_CheckType, MVT::v16i8,
/*16296*/           OPC_MoveParent,
/*16297*/           OPC_MoveParent,
/*16298*/           OPC_MoveParent,
/*16299*/           OPC_RecordChild1, // #1 = $Vm
/*16300*/           OPC_MoveParent,
/*16301*/           OPC_MoveChild, 1,
/*16303*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16306*/           OPC_Scope, 29, /*->16337*/ // 2 children in Scope
/*16308*/             OPC_RecordChild0, // #2 = $Vn
/*16309*/             OPC_MoveChild, 1,
/*16311*/             OPC_CheckSame, 0,
/*16313*/             OPC_MoveParent,
/*16314*/             OPC_MoveParent,
/*16315*/             OPC_CheckType, MVT::v2i64,
/*16317*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16319*/             OPC_EmitInteger, MVT::i32, 14, 
/*16322*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16325*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16337*/           /*Scope*/ 29, /*->16367*/
/*16338*/             OPC_MoveChild, 0,
/*16340*/             OPC_CheckSame, 0,
/*16342*/             OPC_MoveParent,
/*16343*/             OPC_RecordChild1, // #2 = $Vn
/*16344*/             OPC_MoveParent,
/*16345*/             OPC_CheckType, MVT::v2i64,
/*16347*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16349*/             OPC_EmitInteger, MVT::i32, 14, 
/*16352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16355*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16367*/           0, /*End of Scope*/
/*16368*/         /*Scope*/ 93, /*->16462*/
/*16369*/           OPC_MoveChild, 0,
/*16371*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16374*/           OPC_MoveChild, 0,
/*16376*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16379*/           OPC_MoveChild, 0,
/*16381*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16384*/           OPC_MoveParent,
/*16385*/           OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16387*/           OPC_CheckType, MVT::v16i8,
/*16389*/           OPC_MoveParent,
/*16390*/           OPC_MoveParent,
/*16391*/           OPC_RecordChild1, // #0 = $Vd
/*16392*/           OPC_MoveParent,
/*16393*/           OPC_RecordChild1, // #1 = $Vm
/*16394*/           OPC_MoveParent,
/*16395*/           OPC_MoveChild, 1,
/*16397*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16400*/           OPC_Scope, 29, /*->16431*/ // 2 children in Scope
/*16402*/             OPC_RecordChild0, // #2 = $Vn
/*16403*/             OPC_MoveChild, 1,
/*16405*/             OPC_CheckSame, 0,
/*16407*/             OPC_MoveParent,
/*16408*/             OPC_MoveParent,
/*16409*/             OPC_CheckType, MVT::v2i64,
/*16411*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16413*/             OPC_EmitInteger, MVT::i32, 14, 
/*16416*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16419*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16431*/           /*Scope*/ 29, /*->16461*/
/*16432*/             OPC_MoveChild, 0,
/*16434*/             OPC_CheckSame, 0,
/*16436*/             OPC_MoveParent,
/*16437*/             OPC_RecordChild1, // #2 = $Vn
/*16438*/             OPC_MoveParent,
/*16439*/             OPC_CheckType, MVT::v2i64,
/*16441*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16443*/             OPC_EmitInteger, MVT::i32, 14, 
/*16446*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16449*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16461*/           0, /*End of Scope*/
/*16462*/         0, /*End of Scope*/
/*16463*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*16465*/   /*Scope*/ 0|128,1/*128*/, /*->16595*/
/*16467*/     OPC_RecordChild0, // #0 = $Vn
/*16468*/     OPC_MoveChild, 1,
/*16470*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16473*/     OPC_Scope, 73, /*->16548*/ // 2 children in Scope
/*16475*/       OPC_RecordChild0, // #1 = $Vm
/*16476*/       OPC_MoveChild, 1,
/*16478*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16481*/       OPC_MoveChild, 0,
/*16483*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16486*/       OPC_MoveChild, 0,
/*16488*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16491*/       OPC_MoveParent,
/*16492*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16494*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->16521
/*16497*/         OPC_MoveParent,
/*16498*/         OPC_MoveParent,
/*16499*/         OPC_MoveParent,
/*16500*/         OPC_CheckType, MVT::v2i32,
/*16502*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16504*/         OPC_EmitInteger, MVT::i32, 14, 
/*16507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->16547
/*16523*/         OPC_MoveParent,
/*16524*/         OPC_MoveParent,
/*16525*/         OPC_MoveParent,
/*16526*/         OPC_CheckType, MVT::v4i32,
/*16528*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16530*/         OPC_EmitInteger, MVT::i32, 14, 
/*16533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16536*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*16548*/     /*Scope*/ 45, /*->16594*/
/*16549*/       OPC_MoveChild, 0,
/*16551*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16554*/       OPC_MoveChild, 0,
/*16556*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16559*/       OPC_MoveChild, 0,
/*16561*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16564*/       OPC_MoveParent,
/*16565*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16567*/       OPC_CheckType, MVT::v8i8,
/*16569*/       OPC_MoveParent,
/*16570*/       OPC_MoveParent,
/*16571*/       OPC_RecordChild1, // #1 = $Vm
/*16572*/       OPC_MoveParent,
/*16573*/       OPC_CheckType, MVT::v2i32,
/*16575*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16577*/       OPC_EmitInteger, MVT::i32, 14, 
/*16580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16594*/     0, /*End of Scope*/
/*16595*/   /*Scope*/ 101, /*->16697*/
/*16596*/     OPC_MoveChild, 0,
/*16598*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16601*/     OPC_Scope, 46, /*->16649*/ // 2 children in Scope
/*16603*/       OPC_RecordChild0, // #0 = $Vm
/*16604*/       OPC_MoveChild, 1,
/*16606*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16609*/       OPC_MoveChild, 0,
/*16611*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16614*/       OPC_MoveChild, 0,
/*16616*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16619*/       OPC_MoveParent,
/*16620*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16622*/       OPC_CheckType, MVT::v8i8,
/*16624*/       OPC_MoveParent,
/*16625*/       OPC_MoveParent,
/*16626*/       OPC_MoveParent,
/*16627*/       OPC_RecordChild1, // #1 = $Vn
/*16628*/       OPC_CheckType, MVT::v2i32,
/*16630*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16632*/       OPC_EmitInteger, MVT::i32, 14, 
/*16635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16649*/     /*Scope*/ 46, /*->16696*/
/*16650*/       OPC_MoveChild, 0,
/*16652*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16655*/       OPC_MoveChild, 0,
/*16657*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16660*/       OPC_MoveChild, 0,
/*16662*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16665*/       OPC_MoveParent,
/*16666*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16668*/       OPC_CheckType, MVT::v8i8,
/*16670*/       OPC_MoveParent,
/*16671*/       OPC_MoveParent,
/*16672*/       OPC_RecordChild1, // #0 = $Vm
/*16673*/       OPC_MoveParent,
/*16674*/       OPC_RecordChild1, // #1 = $Vn
/*16675*/       OPC_CheckType, MVT::v2i32,
/*16677*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16679*/       OPC_EmitInteger, MVT::i32, 14, 
/*16682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16696*/     0, /*End of Scope*/
/*16697*/   /*Scope*/ 51, /*->16749*/
/*16698*/     OPC_RecordChild0, // #0 = $Vn
/*16699*/     OPC_MoveChild, 1,
/*16701*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16704*/     OPC_MoveChild, 0,
/*16706*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16709*/     OPC_MoveChild, 0,
/*16711*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16714*/     OPC_MoveChild, 0,
/*16716*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16719*/     OPC_MoveParent,
/*16720*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16722*/     OPC_CheckType, MVT::v16i8,
/*16724*/     OPC_MoveParent,
/*16725*/     OPC_MoveParent,
/*16726*/     OPC_RecordChild1, // #1 = $Vm
/*16727*/     OPC_MoveParent,
/*16728*/     OPC_CheckType, MVT::v4i32,
/*16730*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16732*/     OPC_EmitInteger, MVT::i32, 14, 
/*16735*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16738*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16749*/   /*Scope*/ 101, /*->16851*/
/*16750*/     OPC_MoveChild, 0,
/*16752*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16755*/     OPC_Scope, 46, /*->16803*/ // 2 children in Scope
/*16757*/       OPC_RecordChild0, // #0 = $Vm
/*16758*/       OPC_MoveChild, 1,
/*16760*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16763*/       OPC_MoveChild, 0,
/*16765*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16768*/       OPC_MoveChild, 0,
/*16770*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16773*/       OPC_MoveParent,
/*16774*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16776*/       OPC_CheckType, MVT::v16i8,
/*16778*/       OPC_MoveParent,
/*16779*/       OPC_MoveParent,
/*16780*/       OPC_MoveParent,
/*16781*/       OPC_RecordChild1, // #1 = $Vn
/*16782*/       OPC_CheckType, MVT::v4i32,
/*16784*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16786*/       OPC_EmitInteger, MVT::i32, 14, 
/*16789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16803*/     /*Scope*/ 46, /*->16850*/
/*16804*/       OPC_MoveChild, 0,
/*16806*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16809*/       OPC_MoveChild, 0,
/*16811*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16814*/       OPC_MoveChild, 0,
/*16816*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16819*/       OPC_MoveParent,
/*16820*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*16822*/       OPC_CheckType, MVT::v16i8,
/*16824*/       OPC_MoveParent,
/*16825*/       OPC_MoveParent,
/*16826*/       OPC_RecordChild1, // #0 = $Vm
/*16827*/       OPC_MoveParent,
/*16828*/       OPC_RecordChild1, // #1 = $Vn
/*16829*/       OPC_CheckType, MVT::v4i32,
/*16831*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16833*/       OPC_EmitInteger, MVT::i32, 14, 
/*16836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16850*/     0, /*End of Scope*/
/*16851*/   /*Scope*/ 61, /*->16913*/
/*16852*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*16858*/     OPC_RecordChild0, // #0 = $src
/*16859*/     OPC_CheckType, MVT::i32,
/*16861*/     OPC_Scope, 24, /*->16887*/ // 2 children in Scope
/*16863*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*16865*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*16870*/       OPC_EmitInteger, MVT::i32, 14, 
/*16873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*16887*/     /*Scope*/ 24, /*->16912*/
/*16888*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16890*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*16895*/       OPC_EmitInteger, MVT::i32, 14, 
/*16898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*16912*/     0, /*End of Scope*/
/*16913*/   /*Scope*/ 101|128,1/*229*/, /*->17144*/
/*16915*/     OPC_RecordChild0, // #0 = $Rn
/*16916*/     OPC_RecordChild1, // #1 = $imm
/*16917*/     OPC_Scope, 103, /*->17022*/ // 4 children in Scope
/*16919*/       OPC_MoveChild, 1,
/*16921*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16924*/       OPC_Scope, 30, /*->16956*/ // 3 children in Scope
/*16926*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*16928*/         OPC_MoveParent,
/*16929*/         OPC_CheckType, MVT::i32,
/*16931*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16933*/         OPC_EmitConvertToTarget, 1,
/*16935*/         OPC_EmitInteger, MVT::i32, 14, 
/*16938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16941*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16944*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16956*/       /*Scope*/ 30, /*->16987*/
/*16957*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*16959*/         OPC_MoveParent,
/*16960*/         OPC_CheckType, MVT::i32,
/*16962*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16964*/         OPC_EmitConvertToTarget, 1,
/*16966*/         OPC_EmitInteger, MVT::i32, 14, 
/*16969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16987*/       /*Scope*/ 33, /*->17021*/
/*16988*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*16990*/         OPC_MoveParent,
/*16991*/         OPC_CheckType, MVT::i32,
/*16993*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16995*/         OPC_EmitConvertToTarget, 1,
/*16997*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*17000*/         OPC_EmitInteger, MVT::i32, 14, 
/*17003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17009*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*17021*/       0, /*End of Scope*/
/*17022*/     /*Scope*/ 76, /*->17099*/
/*17023*/       OPC_CheckType, MVT::i32,
/*17025*/       OPC_Scope, 23, /*->17050*/ // 3 children in Scope
/*17027*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17029*/         OPC_EmitInteger, MVT::i32, 14, 
/*17032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17050*/       /*Scope*/ 23, /*->17074*/
/*17051*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17053*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17056*/         OPC_EmitInteger, MVT::i32, 14, 
/*17059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17062*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17074*/       /*Scope*/ 23, /*->17098*/
/*17075*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17077*/         OPC_EmitInteger, MVT::i32, 14, 
/*17080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17086*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17098*/       0, /*End of Scope*/
/*17099*/     /*Scope*/ 21, /*->17121*/
/*17100*/       OPC_CheckType, MVT::v2i32,
/*17102*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17104*/       OPC_EmitInteger, MVT::i32, 14, 
/*17107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17121*/     /*Scope*/ 21, /*->17143*/
/*17122*/       OPC_CheckType, MVT::v4i32,
/*17124*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17126*/       OPC_EmitInteger, MVT::i32, 14, 
/*17129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17143*/     0, /*End of Scope*/
/*17144*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 106|128,9/*1258*/,  TARGET_VAL(ISD::MUL),// ->18407
/*17149*/   OPC_Scope, 95|128,2/*351*/, /*->17503*/ // 8 children in Scope
/*17152*/     OPC_MoveChild, 0,
/*17154*/     OPC_SwitchOpcode /*2 cases */, 21|128,2/*277*/,  TARGET_VAL(ISD::SRA),// ->17436
/*17159*/       OPC_Scope, 104, /*->17265*/ // 2 children in Scope
/*17161*/         OPC_MoveChild, 0,
/*17163*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17166*/         OPC_RecordChild0, // #0 = $a
/*17167*/         OPC_MoveChild, 1,
/*17169*/         OPC_CheckInteger, 16, 
/*17171*/         OPC_CheckType, MVT::i32,
/*17173*/         OPC_MoveParent,
/*17174*/         OPC_MoveParent,
/*17175*/         OPC_MoveChild, 1,
/*17177*/         OPC_CheckInteger, 16, 
/*17179*/         OPC_CheckType, MVT::i32,
/*17181*/         OPC_MoveParent,
/*17182*/         OPC_MoveParent,
/*17183*/         OPC_MoveChild, 1,
/*17185*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17188*/         OPC_Scope, 43, /*->17233*/ // 2 children in Scope
/*17190*/           OPC_MoveChild, 0,
/*17192*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17195*/           OPC_RecordChild0, // #1 = $b
/*17196*/           OPC_MoveChild, 1,
/*17198*/           OPC_CheckInteger, 16, 
/*17200*/           OPC_CheckType, MVT::i32,
/*17202*/           OPC_MoveParent,
/*17203*/           OPC_MoveParent,
/*17204*/           OPC_MoveChild, 1,
/*17206*/           OPC_CheckInteger, 16, 
/*17208*/           OPC_CheckType, MVT::i32,
/*17210*/           OPC_MoveParent,
/*17211*/           OPC_MoveParent,
/*17212*/           OPC_CheckType, MVT::i32,
/*17214*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17216*/           OPC_EmitInteger, MVT::i32, 14, 
/*17219*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17222*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17233*/         /*Scope*/ 30, /*->17264*/
/*17234*/           OPC_RecordChild0, // #1 = $b
/*17235*/           OPC_MoveChild, 1,
/*17237*/           OPC_CheckInteger, 16, 
/*17239*/           OPC_CheckType, MVT::i32,
/*17241*/           OPC_MoveParent,
/*17242*/           OPC_MoveParent,
/*17243*/           OPC_CheckType, MVT::i32,
/*17245*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17247*/           OPC_EmitInteger, MVT::i32, 14, 
/*17250*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17253*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17264*/         0, /*End of Scope*/
/*17265*/       /*Scope*/ 40|128,1/*168*/, /*->17435*/
/*17267*/         OPC_RecordChild0, // #0 = $a
/*17268*/         OPC_MoveChild, 1,
/*17270*/         OPC_CheckInteger, 16, 
/*17272*/         OPC_CheckType, MVT::i32,
/*17274*/         OPC_MoveParent,
/*17275*/         OPC_MoveParent,
/*17276*/         OPC_MoveChild, 1,
/*17278*/         OPC_SwitchOpcode /*2 cases */, 100,  TARGET_VAL(ISD::SRA),// ->17382
/*17282*/           OPC_Scope, 43, /*->17327*/ // 2 children in Scope
/*17284*/             OPC_MoveChild, 0,
/*17286*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17289*/             OPC_RecordChild0, // #1 = $b
/*17290*/             OPC_MoveChild, 1,
/*17292*/             OPC_CheckInteger, 16, 
/*17294*/             OPC_CheckType, MVT::i32,
/*17296*/             OPC_MoveParent,
/*17297*/             OPC_MoveParent,
/*17298*/             OPC_MoveChild, 1,
/*17300*/             OPC_CheckInteger, 16, 
/*17302*/             OPC_CheckType, MVT::i32,
/*17304*/             OPC_MoveParent,
/*17305*/             OPC_MoveParent,
/*17306*/             OPC_CheckType, MVT::i32,
/*17308*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17310*/             OPC_EmitInteger, MVT::i32, 14, 
/*17313*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17316*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                      // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17327*/           /*Scope*/ 53, /*->17381*/
/*17328*/             OPC_RecordChild0, // #1 = $Rm
/*17329*/             OPC_MoveChild, 1,
/*17331*/             OPC_CheckInteger, 16, 
/*17333*/             OPC_CheckType, MVT::i32,
/*17335*/             OPC_MoveParent,
/*17336*/             OPC_MoveParent,
/*17337*/             OPC_CheckType, MVT::i32,
/*17339*/             OPC_Scope, 19, /*->17360*/ // 2 children in Scope
/*17341*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17343*/               OPC_EmitInteger, MVT::i32, 14, 
/*17346*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17349*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17360*/             /*Scope*/ 19, /*->17380*/
/*17361*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17363*/               OPC_EmitInteger, MVT::i32, 14, 
/*17366*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17369*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                        // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17380*/             0, /*End of Scope*/
/*17381*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17434
/*17385*/           OPC_RecordChild0, // #1 = $Rm
/*17386*/           OPC_MoveChild, 1,
/*17388*/           OPC_CheckValueType, MVT::i16,
/*17390*/           OPC_MoveParent,
/*17391*/           OPC_MoveParent,
/*17392*/           OPC_Scope, 19, /*->17413*/ // 2 children in Scope
/*17394*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17396*/             OPC_EmitInteger, MVT::i32, 14, 
/*17399*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17402*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17413*/           /*Scope*/ 19, /*->17433*/
/*17414*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17416*/             OPC_EmitInteger, MVT::i32, 14, 
/*17419*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17422*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17433*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*17435*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17502
/*17439*/       OPC_RecordChild0, // #0 = $Rn
/*17440*/       OPC_MoveChild, 1,
/*17442*/       OPC_CheckValueType, MVT::i16,
/*17444*/       OPC_MoveParent,
/*17445*/       OPC_MoveParent,
/*17446*/       OPC_MoveChild, 1,
/*17448*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17451*/       OPC_RecordChild0, // #1 = $Rm
/*17452*/       OPC_MoveChild, 1,
/*17454*/       OPC_CheckInteger, 16, 
/*17456*/       OPC_CheckType, MVT::i32,
/*17458*/       OPC_MoveParent,
/*17459*/       OPC_MoveParent,
/*17460*/       OPC_Scope, 19, /*->17481*/ // 2 children in Scope
/*17462*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17464*/         OPC_EmitInteger, MVT::i32, 14, 
/*17467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17481*/       /*Scope*/ 19, /*->17501*/
/*17482*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17484*/         OPC_EmitInteger, MVT::i32, 14, 
/*17487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17490*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17501*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17503*/   /*Scope*/ 41, /*->17545*/
/*17504*/     OPC_RecordChild0, // #0 = $a
/*17505*/     OPC_MoveChild, 0,
/*17507*/     OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17509*/     OPC_MoveParent,
/*17510*/     OPC_MoveChild, 1,
/*17512*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17515*/     OPC_RecordChild0, // #1 = $b
/*17516*/     OPC_MoveChild, 1,
/*17518*/     OPC_CheckInteger, 16, 
/*17520*/     OPC_CheckType, MVT::i32,
/*17522*/     OPC_MoveParent,
/*17523*/     OPC_MoveParent,
/*17524*/     OPC_CheckType, MVT::i32,
/*17526*/     OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17528*/     OPC_EmitInteger, MVT::i32, 14, 
/*17531*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17534*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17545*/   /*Scope*/ 107, /*->17653*/
/*17546*/     OPC_MoveChild, 0,
/*17548*/     OPC_SwitchOpcode /*2 cases */, 36,  TARGET_VAL(ISD::SRA),// ->17588
/*17552*/       OPC_RecordChild0, // #0 = $a
/*17553*/       OPC_MoveChild, 1,
/*17555*/       OPC_CheckInteger, 16, 
/*17557*/       OPC_CheckType, MVT::i32,
/*17559*/       OPC_MoveParent,
/*17560*/       OPC_MoveParent,
/*17561*/       OPC_RecordChild1, // #1 = $b
/*17562*/       OPC_MoveChild, 1,
/*17564*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*17566*/       OPC_MoveParent,
/*17567*/       OPC_CheckType, MVT::i32,
/*17569*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17571*/       OPC_EmitInteger, MVT::i32, 14, 
/*17574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
              /*SwitchOpcode*/ 61,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17652
/*17591*/       OPC_RecordChild0, // #0 = $Rn
/*17592*/       OPC_MoveChild, 1,
/*17594*/       OPC_CheckValueType, MVT::i16,
/*17596*/       OPC_MoveParent,
/*17597*/       OPC_MoveParent,
/*17598*/       OPC_MoveChild, 1,
/*17600*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17603*/       OPC_RecordChild0, // #1 = $Rm
/*17604*/       OPC_MoveChild, 1,
/*17606*/       OPC_CheckValueType, MVT::i16,
/*17608*/       OPC_MoveParent,
/*17609*/       OPC_MoveParent,
/*17610*/       OPC_Scope, 19, /*->17631*/ // 2 children in Scope
/*17612*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17614*/         OPC_EmitInteger, MVT::i32, 14, 
/*17617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17631*/       /*Scope*/ 19, /*->17651*/
/*17632*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17634*/         OPC_EmitInteger, MVT::i32, 14, 
/*17637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17651*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17653*/   /*Scope*/ 3|128,1/*131*/, /*->17786*/
/*17655*/     OPC_RecordChild0, // #0 = $Vn
/*17656*/     OPC_MoveChild, 1,
/*17658*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17661*/     OPC_RecordChild0, // #1 = $Vm
/*17662*/     OPC_Scope, 60, /*->17724*/ // 2 children in Scope
/*17664*/       OPC_CheckChild0Type, MVT::v4i16,
/*17666*/       OPC_RecordChild1, // #2 = $lane
/*17667*/       OPC_MoveChild, 1,
/*17669*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17672*/       OPC_MoveParent,
/*17673*/       OPC_MoveParent,
/*17674*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17699
/*17677*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17679*/         OPC_EmitConvertToTarget, 2,
/*17681*/         OPC_EmitInteger, MVT::i32, 14, 
/*17684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->17723
/*17701*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17703*/         OPC_EmitConvertToTarget, 2,
/*17705*/         OPC_EmitInteger, MVT::i32, 14, 
/*17708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17724*/     /*Scope*/ 60, /*->17785*/
/*17725*/       OPC_CheckChild0Type, MVT::v2i32,
/*17727*/       OPC_RecordChild1, // #2 = $lane
/*17728*/       OPC_MoveChild, 1,
/*17730*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17733*/       OPC_MoveParent,
/*17734*/       OPC_MoveParent,
/*17735*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17760
/*17738*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17740*/         OPC_EmitConvertToTarget, 2,
/*17742*/         OPC_EmitInteger, MVT::i32, 14, 
/*17745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->17784
/*17762*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17764*/         OPC_EmitConvertToTarget, 2,
/*17766*/         OPC_EmitInteger, MVT::i32, 14, 
/*17769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17785*/     0, /*End of Scope*/
/*17786*/   /*Scope*/ 4|128,1/*132*/, /*->17920*/
/*17788*/     OPC_MoveChild, 0,
/*17790*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17793*/     OPC_RecordChild0, // #0 = $Vm
/*17794*/     OPC_Scope, 61, /*->17857*/ // 2 children in Scope
/*17796*/       OPC_CheckChild0Type, MVT::v4i16,
/*17798*/       OPC_RecordChild1, // #1 = $lane
/*17799*/       OPC_MoveChild, 1,
/*17801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17804*/       OPC_MoveParent,
/*17805*/       OPC_MoveParent,
/*17806*/       OPC_RecordChild1, // #2 = $Vn
/*17807*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->17832
/*17810*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17812*/         OPC_EmitConvertToTarget, 1,
/*17814*/         OPC_EmitInteger, MVT::i32, 14, 
/*17817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17820*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->17856
/*17834*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17836*/         OPC_EmitConvertToTarget, 1,
/*17838*/         OPC_EmitInteger, MVT::i32, 14, 
/*17841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17844*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17857*/     /*Scope*/ 61, /*->17919*/
/*17858*/       OPC_CheckChild0Type, MVT::v2i32,
/*17860*/       OPC_RecordChild1, // #1 = $lane
/*17861*/       OPC_MoveChild, 1,
/*17863*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17866*/       OPC_MoveParent,
/*17867*/       OPC_MoveParent,
/*17868*/       OPC_RecordChild1, // #2 = $Vn
/*17869*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->17894
/*17872*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17874*/         OPC_EmitConvertToTarget, 1,
/*17876*/         OPC_EmitInteger, MVT::i32, 14, 
/*17879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17882*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->17918
/*17896*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17898*/         OPC_EmitConvertToTarget, 1,
/*17900*/         OPC_EmitInteger, MVT::i32, 14, 
/*17903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*17919*/     0, /*End of Scope*/
/*17920*/   /*Scope*/ 109, /*->18030*/
/*17921*/     OPC_RecordChild0, // #0 = $src1
/*17922*/     OPC_MoveChild, 1,
/*17924*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17927*/     OPC_RecordChild0, // #1 = $src2
/*17928*/     OPC_Scope, 49, /*->17979*/ // 2 children in Scope
/*17930*/       OPC_CheckChild0Type, MVT::v8i16,
/*17932*/       OPC_RecordChild1, // #2 = $lane
/*17933*/       OPC_MoveChild, 1,
/*17935*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17938*/       OPC_MoveParent,
/*17939*/       OPC_MoveParent,
/*17940*/       OPC_CheckType, MVT::v8i16,
/*17942*/       OPC_EmitConvertToTarget, 2,
/*17944*/       OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*17947*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*17956*/       OPC_EmitConvertToTarget, 2,
/*17958*/       OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*17961*/       OPC_EmitInteger, MVT::i32, 14, 
/*17964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17967*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17979*/     /*Scope*/ 49, /*->18029*/
/*17980*/       OPC_CheckChild0Type, MVT::v4i32,
/*17982*/       OPC_RecordChild1, // #2 = $lane
/*17983*/       OPC_MoveChild, 1,
/*17985*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17988*/       OPC_MoveParent,
/*17989*/       OPC_MoveParent,
/*17990*/       OPC_CheckType, MVT::v4i32,
/*17992*/       OPC_EmitConvertToTarget, 2,
/*17994*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*17997*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*18006*/       OPC_EmitConvertToTarget, 2,
/*18008*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*18011*/       OPC_EmitInteger, MVT::i32, 14, 
/*18014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18029*/     0, /*End of Scope*/
/*18030*/   /*Scope*/ 110, /*->18141*/
/*18031*/     OPC_MoveChild, 0,
/*18033*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18036*/     OPC_RecordChild0, // #0 = $src2
/*18037*/     OPC_Scope, 50, /*->18089*/ // 2 children in Scope
/*18039*/       OPC_CheckChild0Type, MVT::v8i16,
/*18041*/       OPC_RecordChild1, // #1 = $lane
/*18042*/       OPC_MoveChild, 1,
/*18044*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18047*/       OPC_MoveParent,
/*18048*/       OPC_MoveParent,
/*18049*/       OPC_RecordChild1, // #2 = $src1
/*18050*/       OPC_CheckType, MVT::v8i16,
/*18052*/       OPC_EmitConvertToTarget, 1,
/*18054*/       OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*18057*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*18066*/       OPC_EmitConvertToTarget, 1,
/*18068*/       OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*18071*/       OPC_EmitInteger, MVT::i32, 14, 
/*18074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18089*/     /*Scope*/ 50, /*->18140*/
/*18090*/       OPC_CheckChild0Type, MVT::v4i32,
/*18092*/       OPC_RecordChild1, // #1 = $lane
/*18093*/       OPC_MoveChild, 1,
/*18095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18098*/       OPC_MoveParent,
/*18099*/       OPC_MoveParent,
/*18100*/       OPC_RecordChild1, // #2 = $src1
/*18101*/       OPC_CheckType, MVT::v4i32,
/*18103*/       OPC_EmitConvertToTarget, 1,
/*18105*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*18108*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*18117*/       OPC_EmitConvertToTarget, 1,
/*18119*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*18122*/       OPC_EmitInteger, MVT::i32, 14, 
/*18125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18140*/     0, /*End of Scope*/
/*18141*/   /*Scope*/ 7|128,2/*263*/, /*->18406*/
/*18143*/     OPC_RecordChild0, // #0 = $a
/*18144*/     OPC_Scope, 32, /*->18178*/ // 2 children in Scope
/*18146*/       OPC_MoveChild, 0,
/*18148*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*18150*/       OPC_MoveParent,
/*18151*/       OPC_RecordChild1, // #1 = $b
/*18152*/       OPC_MoveChild, 1,
/*18154*/       OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*18156*/       OPC_MoveParent,
/*18157*/       OPC_CheckType, MVT::i32,
/*18159*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*18161*/       OPC_EmitInteger, MVT::i32, 14, 
/*18164*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18167*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*18178*/     /*Scope*/ 97|128,1/*225*/, /*->18405*/
/*18180*/       OPC_RecordChild1, // #1 = $Rm
/*18181*/       OPC_SwitchType /*7 cases */, 94,  MVT::i32,// ->18278
/*18184*/         OPC_Scope, 23, /*->18209*/ // 4 children in Scope
/*18186*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18188*/           OPC_EmitInteger, MVT::i32, 14, 
/*18191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*18209*/         /*Scope*/ 23, /*->18233*/
/*18210*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*18212*/           OPC_EmitInteger, MVT::i32, 14, 
/*18215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18221*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*18233*/         /*Scope*/ 23, /*->18257*/
/*18234*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18236*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18239*/           OPC_EmitInteger, MVT::i32, 14, 
/*18242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18257*/         /*Scope*/ 19, /*->18277*/
/*18258*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18260*/           OPC_EmitInteger, MVT::i32, 14, 
/*18263*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18266*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18277*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v8i8,// ->18299
/*18280*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18282*/         OPC_EmitInteger, MVT::i32, 14, 
/*18285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->18320
/*18301*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18303*/         OPC_EmitInteger, MVT::i32, 14, 
/*18306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->18341
/*18322*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18324*/         OPC_EmitInteger, MVT::i32, 14, 
/*18327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->18362
/*18343*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18345*/         OPC_EmitInteger, MVT::i32, 14, 
/*18348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18351*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->18383
/*18364*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18366*/         OPC_EmitInteger, MVT::i32, 14, 
/*18369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->18404
/*18385*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18387*/         OPC_EmitInteger, MVT::i32, 14, 
/*18390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*18405*/     0, /*End of Scope*/
/*18406*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 86|128,20/*2646*/,  TARGET_VAL(ISD::AND),// ->21057
/*18411*/   OPC_Scope, 69, /*->18482*/ // 34 children in Scope
/*18413*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18418*/     OPC_MoveChild, 0,
/*18420*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18423*/     OPC_RecordChild0, // #0 = $Src
/*18424*/     OPC_MoveChild, 1,
/*18426*/     OPC_CheckInteger, 8, 
/*18428*/     OPC_CheckType, MVT::i32,
/*18430*/     OPC_MoveParent,
/*18431*/     OPC_MoveParent,
/*18432*/     OPC_CheckType, MVT::i32,
/*18434*/     OPC_Scope, 22, /*->18458*/ // 2 children in Scope
/*18436*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18438*/       OPC_EmitInteger, MVT::i32, 1, 
/*18441*/       OPC_EmitInteger, MVT::i32, 14, 
/*18444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*18458*/     /*Scope*/ 22, /*->18481*/
/*18459*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18461*/       OPC_EmitInteger, MVT::i32, 1, 
/*18464*/       OPC_EmitInteger, MVT::i32, 14, 
/*18467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18481*/     0, /*End of Scope*/
/*18482*/   /*Scope*/ 47, /*->18530*/
/*18483*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18486*/     OPC_MoveChild, 0,
/*18488*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18491*/     OPC_RecordChild0, // #0 = $Rm
/*18492*/     OPC_RecordChild1, // #1 = $rot
/*18493*/     OPC_MoveChild, 1,
/*18495*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18498*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18500*/     OPC_CheckType, MVT::i32,
/*18502*/     OPC_MoveParent,
/*18503*/     OPC_MoveParent,
/*18504*/     OPC_CheckType, MVT::i32,
/*18506*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18508*/     OPC_EmitConvertToTarget, 1,
/*18510*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18513*/     OPC_EmitInteger, MVT::i32, 14, 
/*18516*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18519*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18530*/   /*Scope*/ 48, /*->18579*/
/*18531*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18535*/     OPC_MoveChild, 0,
/*18537*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18540*/     OPC_RecordChild0, // #0 = $Rm
/*18541*/     OPC_RecordChild1, // #1 = $rot
/*18542*/     OPC_MoveChild, 1,
/*18544*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18547*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18549*/     OPC_CheckType, MVT::i32,
/*18551*/     OPC_MoveParent,
/*18552*/     OPC_MoveParent,
/*18553*/     OPC_CheckType, MVT::i32,
/*18555*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18557*/     OPC_EmitConvertToTarget, 1,
/*18559*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18562*/     OPC_EmitInteger, MVT::i32, 14, 
/*18565*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18568*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18579*/   /*Scope*/ 49, /*->18629*/
/*18580*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18585*/     OPC_MoveChild, 0,
/*18587*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18590*/     OPC_RecordChild0, // #0 = $Rm
/*18591*/     OPC_RecordChild1, // #1 = $rot
/*18592*/     OPC_MoveChild, 1,
/*18594*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18597*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18599*/     OPC_CheckType, MVT::i32,
/*18601*/     OPC_MoveParent,
/*18602*/     OPC_MoveParent,
/*18603*/     OPC_CheckType, MVT::i32,
/*18605*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18607*/     OPC_EmitConvertToTarget, 1,
/*18609*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18612*/     OPC_EmitInteger, MVT::i32, 14, 
/*18615*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18618*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18629*/   /*Scope*/ 47, /*->18677*/
/*18630*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18633*/     OPC_MoveChild, 0,
/*18635*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18638*/     OPC_RecordChild0, // #0 = $Rm
/*18639*/     OPC_RecordChild1, // #1 = $rot
/*18640*/     OPC_MoveChild, 1,
/*18642*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18645*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18647*/     OPC_CheckType, MVT::i32,
/*18649*/     OPC_MoveParent,
/*18650*/     OPC_MoveParent,
/*18651*/     OPC_CheckType, MVT::i32,
/*18653*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18655*/     OPC_EmitConvertToTarget, 1,
/*18657*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18660*/     OPC_EmitInteger, MVT::i32, 14, 
/*18663*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18666*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18677*/   /*Scope*/ 48, /*->18726*/
/*18678*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18682*/     OPC_MoveChild, 0,
/*18684*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18687*/     OPC_RecordChild0, // #0 = $Rm
/*18688*/     OPC_RecordChild1, // #1 = $rot
/*18689*/     OPC_MoveChild, 1,
/*18691*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18694*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18696*/     OPC_CheckType, MVT::i32,
/*18698*/     OPC_MoveParent,
/*18699*/     OPC_MoveParent,
/*18700*/     OPC_CheckType, MVT::i32,
/*18702*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18704*/     OPC_EmitConvertToTarget, 1,
/*18706*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18709*/     OPC_EmitInteger, MVT::i32, 14, 
/*18712*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18715*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18726*/   /*Scope*/ 49, /*->18776*/
/*18727*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18732*/     OPC_MoveChild, 0,
/*18734*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18737*/     OPC_RecordChild0, // #0 = $Rm
/*18738*/     OPC_RecordChild1, // #1 = $rot
/*18739*/     OPC_MoveChild, 1,
/*18741*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18744*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18746*/     OPC_CheckType, MVT::i32,
/*18748*/     OPC_MoveParent,
/*18749*/     OPC_MoveParent,
/*18750*/     OPC_CheckType, MVT::i32,
/*18752*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18754*/     OPC_EmitConvertToTarget, 1,
/*18756*/     OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18759*/     OPC_EmitInteger, MVT::i32, 14, 
/*18762*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18765*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18776*/   /*Scope*/ 28, /*->18805*/
/*18777*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18780*/     OPC_RecordChild0, // #0 = $Src
/*18781*/     OPC_CheckType, MVT::i32,
/*18783*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18785*/     OPC_EmitInteger, MVT::i32, 0, 
/*18788*/     OPC_EmitInteger, MVT::i32, 14, 
/*18791*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18794*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
              // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18805*/   /*Scope*/ 29, /*->18835*/
/*18806*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18810*/     OPC_RecordChild0, // #0 = $Src
/*18811*/     OPC_CheckType, MVT::i32,
/*18813*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18815*/     OPC_EmitInteger, MVT::i32, 0, 
/*18818*/     OPC_EmitInteger, MVT::i32, 14, 
/*18821*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
              // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18835*/   /*Scope*/ 30, /*->18866*/
/*18836*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18841*/     OPC_RecordChild0, // #0 = $Src
/*18842*/     OPC_CheckType, MVT::i32,
/*18844*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18846*/     OPC_EmitInteger, MVT::i32, 0, 
/*18849*/     OPC_EmitInteger, MVT::i32, 14, 
/*18852*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18855*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18866*/   /*Scope*/ 28, /*->18895*/
/*18867*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*18870*/     OPC_RecordChild0, // #0 = $Rm
/*18871*/     OPC_CheckType, MVT::i32,
/*18873*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18875*/     OPC_EmitInteger, MVT::i32, 0, 
/*18878*/     OPC_EmitInteger, MVT::i32, 14, 
/*18881*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18884*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18895*/   /*Scope*/ 29, /*->18925*/
/*18896*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18900*/     OPC_RecordChild0, // #0 = $Rm
/*18901*/     OPC_CheckType, MVT::i32,
/*18903*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18905*/     OPC_EmitInteger, MVT::i32, 0, 
/*18908*/     OPC_EmitInteger, MVT::i32, 14, 
/*18911*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18914*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18925*/   /*Scope*/ 30, /*->18956*/
/*18926*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18931*/     OPC_RecordChild0, // #0 = $Rm
/*18932*/     OPC_CheckType, MVT::i32,
/*18934*/     OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18936*/     OPC_EmitInteger, MVT::i32, 0, 
/*18939*/     OPC_EmitInteger, MVT::i32, 14, 
/*18942*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18945*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18956*/   /*Scope*/ 52, /*->19009*/
/*18957*/     OPC_RecordChild0, // #0 = $Rn
/*18958*/     OPC_MoveChild, 1,
/*18960*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18963*/     OPC_RecordChild0, // #1 = $shift
/*18964*/     OPC_MoveChild, 1,
/*18966*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18977*/     OPC_MoveParent,
/*18978*/     OPC_MoveParent,
/*18979*/     OPC_CheckType, MVT::i32,
/*18981*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18983*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18986*/     OPC_EmitInteger, MVT::i32, 14, 
/*18989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18992*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18995*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19009*/   /*Scope*/ 43, /*->19053*/
/*19010*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*19013*/     OPC_MoveChild, 0,
/*19015*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19018*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19019*/     OPC_CheckFoldableChainNode,
/*19020*/     OPC_MoveChild, 1,
/*19022*/     OPC_CheckInteger, 14, 
/*19024*/     OPC_MoveParent,
/*19025*/     OPC_RecordChild2, // #1 = $addr
/*19026*/     OPC_CheckChild2Type, MVT::i32,
/*19028*/     OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*19030*/     OPC_MoveParent,
/*19031*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19033*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19036*/     OPC_EmitMergeInputChains1_0,
/*19037*/     OPC_EmitInteger, MVT::i32, 14, 
/*19040*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19043*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
              // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*19053*/   /*Scope*/ 44, /*->19098*/
/*19054*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19058*/     OPC_MoveChild, 0,
/*19060*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19063*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19064*/     OPC_CheckFoldableChainNode,
/*19065*/     OPC_MoveChild, 1,
/*19067*/     OPC_CheckInteger, 14, 
/*19069*/     OPC_MoveParent,
/*19070*/     OPC_RecordChild2, // #1 = $addr
/*19071*/     OPC_CheckChild2Type, MVT::i32,
/*19073*/     OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*19075*/     OPC_MoveParent,
/*19076*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19078*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19081*/     OPC_EmitMergeInputChains1_0,
/*19082*/     OPC_EmitInteger, MVT::i32, 14, 
/*19085*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19088*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
              // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*19098*/   /*Scope*/ 43, /*->19142*/
/*19099*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*19102*/     OPC_MoveChild, 0,
/*19104*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19107*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19108*/     OPC_CheckFoldableChainNode,
/*19109*/     OPC_MoveChild, 1,
/*19111*/     OPC_CheckInteger, 14, 
/*19113*/     OPC_MoveParent,
/*19114*/     OPC_RecordChild2, // #1 = $addr
/*19115*/     OPC_CheckChild2Type, MVT::i32,
/*19117*/     OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*19119*/     OPC_MoveParent,
/*19120*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19122*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19125*/     OPC_EmitMergeInputChains1_0,
/*19126*/     OPC_EmitInteger, MVT::i32, 14, 
/*19129*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19132*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
              // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*19142*/   /*Scope*/ 44, /*->19187*/
/*19143*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19147*/     OPC_MoveChild, 0,
/*19149*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19152*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19153*/     OPC_CheckFoldableChainNode,
/*19154*/     OPC_MoveChild, 1,
/*19156*/     OPC_CheckInteger, 14, 
/*19158*/     OPC_MoveParent,
/*19159*/     OPC_RecordChild2, // #1 = $addr
/*19160*/     OPC_CheckChild2Type, MVT::i32,
/*19162*/     OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*19164*/     OPC_MoveParent,
/*19165*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19167*/     OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19170*/     OPC_EmitMergeInputChains1_0,
/*19171*/     OPC_EmitInteger, MVT::i32, 14, 
/*19174*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19177*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (and:i32 (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
              // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*19187*/   /*Scope*/ 52, /*->19240*/
/*19188*/     OPC_MoveChild, 0,
/*19190*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19193*/     OPC_RecordChild0, // #0 = $shift
/*19194*/     OPC_MoveChild, 1,
/*19196*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19207*/     OPC_MoveParent,
/*19208*/     OPC_MoveParent,
/*19209*/     OPC_RecordChild1, // #1 = $Rn
/*19210*/     OPC_CheckType, MVT::i32,
/*19212*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19214*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19217*/     OPC_EmitInteger, MVT::i32, 14, 
/*19220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19226*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19240*/   /*Scope*/ 82, /*->19323*/
/*19241*/     OPC_RecordChild0, // #0 = $Rn
/*19242*/     OPC_MoveChild, 1,
/*19244*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19247*/     OPC_RecordChild0, // #1 = $shift
/*19248*/     OPC_MoveChild, 1,
/*19250*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19261*/     OPC_MoveParent,
/*19262*/     OPC_MoveParent,
/*19263*/     OPC_CheckType, MVT::i32,
/*19265*/     OPC_Scope, 27, /*->19294*/ // 2 children in Scope
/*19267*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19269*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19272*/       OPC_EmitInteger, MVT::i32, 14, 
/*19275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19281*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19294*/     /*Scope*/ 27, /*->19322*/
/*19295*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19297*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19300*/       OPC_EmitInteger, MVT::i32, 14, 
/*19303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19322*/     0, /*End of Scope*/
/*19323*/   /*Scope*/ 82, /*->19406*/
/*19324*/     OPC_MoveChild, 0,
/*19326*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19329*/     OPC_RecordChild0, // #0 = $shift
/*19330*/     OPC_MoveChild, 1,
/*19332*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19343*/     OPC_MoveParent,
/*19344*/     OPC_MoveParent,
/*19345*/     OPC_RecordChild1, // #1 = $Rn
/*19346*/     OPC_CheckType, MVT::i32,
/*19348*/     OPC_Scope, 27, /*->19377*/ // 2 children in Scope
/*19350*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19352*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19355*/       OPC_EmitInteger, MVT::i32, 14, 
/*19358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19364*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19377*/     /*Scope*/ 27, /*->19405*/
/*19378*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19380*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19383*/       OPC_EmitInteger, MVT::i32, 14, 
/*19386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19389*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19392*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19405*/     0, /*End of Scope*/
/*19406*/   /*Scope*/ 102|128,1/*230*/, /*->19638*/
/*19408*/     OPC_RecordChild0, // #0 = $Rn
/*19409*/     OPC_Scope, 31, /*->19442*/ // 4 children in Scope
/*19411*/       OPC_RecordChild1, // #1 = $shift
/*19412*/       OPC_CheckType, MVT::i32,
/*19414*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19416*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*19419*/       OPC_EmitInteger, MVT::i32, 14, 
/*19422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19442*/     /*Scope*/ 105, /*->19548*/
/*19443*/       OPC_MoveChild, 1,
/*19445*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19448*/       OPC_RecordChild0, // #1 = $imm
/*19449*/       OPC_MoveChild, 0,
/*19451*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19454*/       OPC_Scope, 45, /*->19501*/ // 2 children in Scope
/*19456*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*19458*/         OPC_MoveParent,
/*19459*/         OPC_MoveChild, 1,
/*19461*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19472*/         OPC_MoveParent,
/*19473*/         OPC_MoveParent,
/*19474*/         OPC_CheckType, MVT::i32,
/*19476*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19478*/         OPC_EmitConvertToTarget, 1,
/*19480*/         OPC_EmitInteger, MVT::i32, 14, 
/*19483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19501*/       /*Scope*/ 45, /*->19547*/
/*19502*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19504*/         OPC_MoveParent,
/*19505*/         OPC_MoveChild, 1,
/*19507*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19518*/         OPC_MoveParent,
/*19519*/         OPC_MoveParent,
/*19520*/         OPC_CheckType, MVT::i32,
/*19522*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19524*/         OPC_EmitConvertToTarget, 1,
/*19526*/         OPC_EmitInteger, MVT::i32, 14, 
/*19529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19547*/       0, /*End of Scope*/
/*19548*/     /*Scope*/ 31, /*->19580*/
/*19549*/       OPC_RecordChild1, // #1 = $Rn
/*19550*/       OPC_CheckType, MVT::i32,
/*19552*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19554*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19557*/       OPC_EmitInteger, MVT::i32, 14, 
/*19560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19566*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19580*/     /*Scope*/ 56, /*->19637*/
/*19581*/       OPC_MoveChild, 1,
/*19583*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19586*/       OPC_MoveChild, 0,
/*19588*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19599*/       OPC_MoveParent,
/*19600*/       OPC_RecordChild1, // #1 = $imm
/*19601*/       OPC_MoveChild, 1,
/*19603*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19606*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19608*/       OPC_MoveParent,
/*19609*/       OPC_MoveParent,
/*19610*/       OPC_CheckType, MVT::i32,
/*19612*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19614*/       OPC_EmitConvertToTarget, 1,
/*19616*/       OPC_EmitInteger, MVT::i32, 14, 
/*19619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19637*/     0, /*End of Scope*/
/*19638*/   /*Scope*/ 113, /*->19752*/
/*19639*/     OPC_MoveChild, 0,
/*19641*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19644*/     OPC_Scope, 52, /*->19698*/ // 2 children in Scope
/*19646*/       OPC_RecordChild0, // #0 = $imm
/*19647*/       OPC_MoveChild, 0,
/*19649*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19652*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19654*/       OPC_MoveParent,
/*19655*/       OPC_MoveChild, 1,
/*19657*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19668*/       OPC_MoveParent,
/*19669*/       OPC_MoveParent,
/*19670*/       OPC_RecordChild1, // #1 = $Rn
/*19671*/       OPC_CheckType, MVT::i32,
/*19673*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19675*/       OPC_EmitConvertToTarget, 0,
/*19677*/       OPC_EmitInteger, MVT::i32, 14, 
/*19680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19698*/     /*Scope*/ 52, /*->19751*/
/*19699*/       OPC_MoveChild, 0,
/*19701*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19712*/       OPC_MoveParent,
/*19713*/       OPC_RecordChild1, // #0 = $imm
/*19714*/       OPC_MoveChild, 1,
/*19716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19719*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*19721*/       OPC_MoveParent,
/*19722*/       OPC_MoveParent,
/*19723*/       OPC_RecordChild1, // #1 = $Rn
/*19724*/       OPC_CheckType, MVT::i32,
/*19726*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19728*/       OPC_EmitConvertToTarget, 0,
/*19730*/       OPC_EmitInteger, MVT::i32, 14, 
/*19733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19751*/     0, /*End of Scope*/
/*19752*/   /*Scope*/ 57, /*->19810*/
/*19753*/     OPC_RecordChild0, // #0 = $Rn
/*19754*/     OPC_MoveChild, 1,
/*19756*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19759*/     OPC_MoveChild, 0,
/*19761*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19772*/     OPC_MoveParent,
/*19773*/     OPC_RecordChild1, // #1 = $imm
/*19774*/     OPC_MoveChild, 1,
/*19776*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19779*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19781*/     OPC_MoveParent,
/*19782*/     OPC_MoveParent,
/*19783*/     OPC_CheckType, MVT::i32,
/*19785*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19787*/     OPC_EmitConvertToTarget, 1,
/*19789*/     OPC_EmitInteger, MVT::i32, 14, 
/*19792*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19795*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19810*/   /*Scope*/ 113, /*->19924*/
/*19811*/     OPC_MoveChild, 0,
/*19813*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19816*/     OPC_Scope, 52, /*->19870*/ // 2 children in Scope
/*19818*/       OPC_RecordChild0, // #0 = $imm
/*19819*/       OPC_MoveChild, 0,
/*19821*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19824*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19826*/       OPC_MoveParent,
/*19827*/       OPC_MoveChild, 1,
/*19829*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19840*/       OPC_MoveParent,
/*19841*/       OPC_MoveParent,
/*19842*/       OPC_RecordChild1, // #1 = $Rn
/*19843*/       OPC_CheckType, MVT::i32,
/*19845*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19847*/       OPC_EmitConvertToTarget, 0,
/*19849*/       OPC_EmitInteger, MVT::i32, 14, 
/*19852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19858*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19870*/     /*Scope*/ 52, /*->19923*/
/*19871*/       OPC_MoveChild, 0,
/*19873*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19884*/       OPC_MoveParent,
/*19885*/       OPC_RecordChild1, // #0 = $imm
/*19886*/       OPC_MoveChild, 1,
/*19888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19891*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*19893*/       OPC_MoveParent,
/*19894*/       OPC_MoveParent,
/*19895*/       OPC_RecordChild1, // #1 = $Rn
/*19896*/       OPC_CheckType, MVT::i32,
/*19898*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19900*/       OPC_EmitConvertToTarget, 0,
/*19902*/       OPC_EmitInteger, MVT::i32, 14, 
/*19905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19911*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19923*/     0, /*End of Scope*/
/*19924*/   /*Scope*/ 91|128,1/*219*/, /*->20145*/
/*19926*/     OPC_RecordChild0, // #0 = $Rn
/*19927*/     OPC_Scope, 117, /*->20046*/ // 2 children in Scope
/*19929*/       OPC_RecordChild1, // #1 = $shift
/*19930*/       OPC_CheckType, MVT::i32,
/*19932*/       OPC_Scope, 27, /*->19961*/ // 4 children in Scope
/*19934*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19936*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19939*/         OPC_EmitInteger, MVT::i32, 14, 
/*19942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19948*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19961*/       /*Scope*/ 27, /*->19989*/
/*19962*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19964*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19967*/         OPC_EmitInteger, MVT::i32, 14, 
/*19970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19976*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19989*/       /*Scope*/ 27, /*->20017*/
/*19990*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19992*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19995*/         OPC_EmitInteger, MVT::i32, 14, 
/*19998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*20017*/       /*Scope*/ 27, /*->20045*/
/*20018*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20020*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*20023*/         OPC_EmitInteger, MVT::i32, 14, 
/*20026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*20045*/       0, /*End of Scope*/
/*20046*/     /*Scope*/ 97, /*->20144*/
/*20047*/       OPC_MoveChild, 1,
/*20049*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20052*/       OPC_RecordChild0, // #1 = $Rm
/*20053*/       OPC_MoveChild, 1,
/*20055*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20066*/       OPC_MoveParent,
/*20067*/       OPC_MoveParent,
/*20068*/       OPC_CheckType, MVT::i32,
/*20070*/       OPC_Scope, 23, /*->20095*/ // 3 children in Scope
/*20072*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20074*/         OPC_EmitInteger, MVT::i32, 14, 
/*20077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20095*/       /*Scope*/ 23, /*->20119*/
/*20096*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20098*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20101*/         OPC_EmitInteger, MVT::i32, 14, 
/*20104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20119*/       /*Scope*/ 23, /*->20143*/
/*20120*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20122*/         OPC_EmitInteger, MVT::i32, 14, 
/*20125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20143*/       0, /*End of Scope*/
/*20144*/     0, /*End of Scope*/
/*20145*/   /*Scope*/ 98, /*->20244*/
/*20146*/     OPC_MoveChild, 0,
/*20148*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20151*/     OPC_RecordChild0, // #0 = $Rm
/*20152*/     OPC_MoveChild, 1,
/*20154*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20165*/     OPC_MoveParent,
/*20166*/     OPC_MoveParent,
/*20167*/     OPC_RecordChild1, // #1 = $Rn
/*20168*/     OPC_CheckType, MVT::i32,
/*20170*/     OPC_Scope, 23, /*->20195*/ // 3 children in Scope
/*20172*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20174*/       OPC_EmitInteger, MVT::i32, 14, 
/*20177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20183*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20195*/     /*Scope*/ 23, /*->20219*/
/*20196*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20198*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20201*/       OPC_EmitInteger, MVT::i32, 14, 
/*20204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20219*/     /*Scope*/ 23, /*->20243*/
/*20220*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20222*/       OPC_EmitInteger, MVT::i32, 14, 
/*20225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20243*/     0, /*End of Scope*/
/*20244*/   /*Scope*/ 0|128,1/*128*/, /*->20374*/
/*20246*/     OPC_RecordChild0, // #0 = $Vn
/*20247*/     OPC_MoveChild, 1,
/*20249*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20252*/     OPC_Scope, 73, /*->20327*/ // 2 children in Scope
/*20254*/       OPC_RecordChild0, // #1 = $Vm
/*20255*/       OPC_MoveChild, 1,
/*20257*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20260*/       OPC_MoveChild, 0,
/*20262*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20265*/       OPC_MoveChild, 0,
/*20267*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20270*/       OPC_MoveParent,
/*20271*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20273*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->20300
/*20276*/         OPC_MoveParent,
/*20277*/         OPC_MoveParent,
/*20278*/         OPC_MoveParent,
/*20279*/         OPC_CheckType, MVT::v2i32,
/*20281*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20283*/         OPC_EmitInteger, MVT::i32, 14, 
/*20286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->20326
/*20302*/         OPC_MoveParent,
/*20303*/         OPC_MoveParent,
/*20304*/         OPC_MoveParent,
/*20305*/         OPC_CheckType, MVT::v4i32,
/*20307*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20309*/         OPC_EmitInteger, MVT::i32, 14, 
/*20312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*20327*/     /*Scope*/ 45, /*->20373*/
/*20328*/       OPC_MoveChild, 0,
/*20330*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20333*/       OPC_MoveChild, 0,
/*20335*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20338*/       OPC_MoveChild, 0,
/*20340*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20343*/       OPC_MoveParent,
/*20344*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20346*/       OPC_CheckType, MVT::v8i8,
/*20348*/       OPC_MoveParent,
/*20349*/       OPC_MoveParent,
/*20350*/       OPC_RecordChild1, // #1 = $Vm
/*20351*/       OPC_MoveParent,
/*20352*/       OPC_CheckType, MVT::v2i32,
/*20354*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20356*/       OPC_EmitInteger, MVT::i32, 14, 
/*20359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20373*/     0, /*End of Scope*/
/*20374*/   /*Scope*/ 101, /*->20476*/
/*20375*/     OPC_MoveChild, 0,
/*20377*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20380*/     OPC_Scope, 46, /*->20428*/ // 2 children in Scope
/*20382*/       OPC_RecordChild0, // #0 = $Vm
/*20383*/       OPC_MoveChild, 1,
/*20385*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20388*/       OPC_MoveChild, 0,
/*20390*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20393*/       OPC_MoveChild, 0,
/*20395*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20398*/       OPC_MoveParent,
/*20399*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20401*/       OPC_CheckType, MVT::v8i8,
/*20403*/       OPC_MoveParent,
/*20404*/       OPC_MoveParent,
/*20405*/       OPC_MoveParent,
/*20406*/       OPC_RecordChild1, // #1 = $Vn
/*20407*/       OPC_CheckType, MVT::v2i32,
/*20409*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20411*/       OPC_EmitInteger, MVT::i32, 14, 
/*20414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20428*/     /*Scope*/ 46, /*->20475*/
/*20429*/       OPC_MoveChild, 0,
/*20431*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20434*/       OPC_MoveChild, 0,
/*20436*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20439*/       OPC_MoveChild, 0,
/*20441*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20444*/       OPC_MoveParent,
/*20445*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20447*/       OPC_CheckType, MVT::v8i8,
/*20449*/       OPC_MoveParent,
/*20450*/       OPC_MoveParent,
/*20451*/       OPC_RecordChild1, // #0 = $Vm
/*20452*/       OPC_MoveParent,
/*20453*/       OPC_RecordChild1, // #1 = $Vn
/*20454*/       OPC_CheckType, MVT::v2i32,
/*20456*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20458*/       OPC_EmitInteger, MVT::i32, 14, 
/*20461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20475*/     0, /*End of Scope*/
/*20476*/   /*Scope*/ 51, /*->20528*/
/*20477*/     OPC_RecordChild0, // #0 = $Vn
/*20478*/     OPC_MoveChild, 1,
/*20480*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20483*/     OPC_MoveChild, 0,
/*20485*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20488*/     OPC_MoveChild, 0,
/*20490*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20493*/     OPC_MoveChild, 0,
/*20495*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20498*/     OPC_MoveParent,
/*20499*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20501*/     OPC_CheckType, MVT::v16i8,
/*20503*/     OPC_MoveParent,
/*20504*/     OPC_MoveParent,
/*20505*/     OPC_RecordChild1, // #1 = $Vm
/*20506*/     OPC_MoveParent,
/*20507*/     OPC_CheckType, MVT::v4i32,
/*20509*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20511*/     OPC_EmitInteger, MVT::i32, 14, 
/*20514*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20517*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20528*/   /*Scope*/ 101, /*->20630*/
/*20529*/     OPC_MoveChild, 0,
/*20531*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20534*/     OPC_Scope, 46, /*->20582*/ // 2 children in Scope
/*20536*/       OPC_RecordChild0, // #0 = $Vm
/*20537*/       OPC_MoveChild, 1,
/*20539*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20542*/       OPC_MoveChild, 0,
/*20544*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20547*/       OPC_MoveChild, 0,
/*20549*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20552*/       OPC_MoveParent,
/*20553*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20555*/       OPC_CheckType, MVT::v16i8,
/*20557*/       OPC_MoveParent,
/*20558*/       OPC_MoveParent,
/*20559*/       OPC_MoveParent,
/*20560*/       OPC_RecordChild1, // #1 = $Vn
/*20561*/       OPC_CheckType, MVT::v4i32,
/*20563*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20565*/       OPC_EmitInteger, MVT::i32, 14, 
/*20568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20571*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20582*/     /*Scope*/ 46, /*->20629*/
/*20583*/       OPC_MoveChild, 0,
/*20585*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20588*/       OPC_MoveChild, 0,
/*20590*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20593*/       OPC_MoveChild, 0,
/*20595*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20598*/       OPC_MoveParent,
/*20599*/       OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*20601*/       OPC_CheckType, MVT::v16i8,
/*20603*/       OPC_MoveParent,
/*20604*/       OPC_MoveParent,
/*20605*/       OPC_RecordChild1, // #0 = $Vm
/*20606*/       OPC_MoveParent,
/*20607*/       OPC_RecordChild1, // #1 = $Vn
/*20608*/       OPC_CheckType, MVT::v4i32,
/*20610*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20612*/       OPC_EmitInteger, MVT::i32, 14, 
/*20615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20629*/     0, /*End of Scope*/
/*20630*/   /*Scope*/ 24, /*->20655*/
/*20631*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*20634*/     OPC_RecordChild0, // #0 = $Rm
/*20635*/     OPC_CheckType, MVT::i32,
/*20637*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20639*/     OPC_EmitInteger, MVT::i32, 14, 
/*20642*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20645*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*20655*/   /*Scope*/ 25, /*->20681*/
/*20656*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*20660*/     OPC_RecordChild0, // #0 = $Rm
/*20661*/     OPC_CheckType, MVT::i32,
/*20663*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20665*/     OPC_EmitInteger, MVT::i32, 14, 
/*20668*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20671*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*20681*/   /*Scope*/ 117|128,2/*373*/, /*->21056*/
/*20683*/     OPC_RecordChild0, // #0 = $src
/*20684*/     OPC_Scope, 39, /*->20725*/ // 3 children in Scope
/*20686*/       OPC_RecordChild1, // #1 = $imm
/*20687*/       OPC_MoveChild, 1,
/*20689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20692*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*20694*/       OPC_MoveParent,
/*20695*/       OPC_CheckType, MVT::i32,
/*20697*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20699*/       OPC_EmitConvertToTarget, 1,
/*20701*/       OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*20704*/       OPC_EmitInteger, MVT::i32, 14, 
/*20707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*20725*/     /*Scope*/ 44, /*->20770*/
/*20726*/       OPC_MoveChild, 0,
/*20728*/       OPC_CheckPredicate, 24, // Predicate_top16Zero
/*20730*/       OPC_MoveParent,
/*20731*/       OPC_RecordChild1, // #1 = $imm
/*20732*/       OPC_MoveChild, 1,
/*20734*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20737*/       OPC_CheckPredicate, 25, // Predicate_t2_so_imm_notSext
/*20739*/       OPC_MoveParent,
/*20740*/       OPC_CheckType, MVT::i32,
/*20742*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20744*/       OPC_EmitConvertToTarget, 1,
/*20746*/       OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*20749*/       OPC_EmitInteger, MVT::i32, 14, 
/*20752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*20770*/     /*Scope*/ 27|128,2/*283*/, /*->21055*/
/*20772*/       OPC_RecordChild1, // #1 = $imm
/*20773*/       OPC_Scope, 29|128,1/*157*/, /*->20933*/ // 4 children in Scope
/*20776*/         OPC_MoveChild, 1,
/*20778*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20781*/         OPC_Scope, 30, /*->20813*/ // 5 children in Scope
/*20783*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*20785*/           OPC_MoveParent,
/*20786*/           OPC_CheckType, MVT::i32,
/*20788*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20790*/           OPC_EmitConvertToTarget, 1,
/*20792*/           OPC_EmitInteger, MVT::i32, 14, 
/*20795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20798*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20801*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*20813*/         /*Scope*/ 26, /*->20840*/
/*20814*/           OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*20816*/           OPC_MoveParent,
/*20817*/           OPC_CheckType, MVT::i32,
/*20819*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*20821*/           OPC_EmitConvertToTarget, 1,
/*20823*/           OPC_EmitInteger, MVT::i32, 14, 
/*20826*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20829*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*20840*/         /*Scope*/ 33, /*->20874*/
/*20841*/           OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*20843*/           OPC_MoveParent,
/*20844*/           OPC_CheckType, MVT::i32,
/*20846*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20848*/           OPC_EmitConvertToTarget, 1,
/*20850*/           OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*20853*/           OPC_EmitInteger, MVT::i32, 14, 
/*20856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20862*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*20874*/         /*Scope*/ 30, /*->20905*/
/*20875*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*20877*/           OPC_MoveParent,
/*20878*/           OPC_CheckType, MVT::i32,
/*20880*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20882*/           OPC_EmitConvertToTarget, 1,
/*20884*/           OPC_EmitInteger, MVT::i32, 14, 
/*20887*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20893*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20905*/         /*Scope*/ 26, /*->20932*/
/*20906*/           OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*20908*/           OPC_MoveParent,
/*20909*/           OPC_CheckType, MVT::i32,
/*20911*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20913*/           OPC_EmitConvertToTarget, 1,
/*20915*/           OPC_EmitInteger, MVT::i32, 14, 
/*20918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20921*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                    // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20932*/         0, /*End of Scope*/
/*20933*/       /*Scope*/ 76, /*->21010*/
/*20934*/         OPC_CheckType, MVT::i32,
/*20936*/         OPC_Scope, 23, /*->20961*/ // 3 children in Scope
/*20938*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20940*/           OPC_EmitInteger, MVT::i32, 14, 
/*20943*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20949*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20961*/         /*Scope*/ 23, /*->20985*/
/*20962*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20964*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20967*/           OPC_EmitInteger, MVT::i32, 14, 
/*20970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20973*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20985*/         /*Scope*/ 23, /*->21009*/
/*20986*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20988*/           OPC_EmitInteger, MVT::i32, 14, 
/*20991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20997*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21009*/         0, /*End of Scope*/
/*21010*/       /*Scope*/ 21, /*->21032*/
/*21011*/         OPC_CheckType, MVT::v2i32,
/*21013*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21015*/         OPC_EmitInteger, MVT::i32, 14, 
/*21018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*21032*/       /*Scope*/ 21, /*->21054*/
/*21033*/         OPC_CheckType, MVT::v4i32,
/*21035*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21037*/         OPC_EmitInteger, MVT::i32, 14, 
/*21040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*21054*/       0, /*End of Scope*/
/*21055*/     0, /*End of Scope*/
/*21056*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119|128,5/*759*/,  TARGET_VAL(ISD::SRA),// ->21820
/*21061*/   OPC_Scope, 38|128,3/*422*/, /*->21486*/ // 5 children in Scope
/*21064*/     OPC_MoveChild, 0,
/*21066*/     OPC_SwitchOpcode /*2 cases */, 126|128,2/*382*/,  TARGET_VAL(ISD::MUL),// ->21453
/*21071*/       OPC_Scope, 57, /*->21130*/ // 6 children in Scope
/*21073*/         OPC_RecordChild0, // #0 = $a
/*21074*/         OPC_MoveChild, 1,
/*21076*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21079*/         OPC_MoveChild, 0,
/*21081*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*21084*/         OPC_RecordChild0, // #1 = $b
/*21085*/         OPC_MoveChild, 1,
/*21087*/         OPC_CheckInteger, 16, 
/*21089*/         OPC_CheckType, MVT::i32,
/*21091*/         OPC_MoveParent,
/*21092*/         OPC_MoveParent,
/*21093*/         OPC_MoveChild, 1,
/*21095*/         OPC_CheckInteger, 16, 
/*21097*/         OPC_CheckType, MVT::i32,
/*21099*/         OPC_MoveParent,
/*21100*/         OPC_MoveParent,
/*21101*/         OPC_MoveParent,
/*21102*/         OPC_MoveChild, 1,
/*21104*/         OPC_CheckInteger, 16, 
/*21106*/         OPC_CheckType, MVT::i32,
/*21108*/         OPC_MoveParent,
/*21109*/         OPC_CheckType, MVT::i32,
/*21111*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21113*/         OPC_EmitInteger, MVT::i32, 14, 
/*21116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21130*/       /*Scope*/ 57, /*->21188*/
/*21131*/         OPC_MoveChild, 0,
/*21133*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21136*/         OPC_MoveChild, 0,
/*21138*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*21141*/         OPC_RecordChild0, // #0 = $b
/*21142*/         OPC_MoveChild, 1,
/*21144*/         OPC_CheckInteger, 16, 
/*21146*/         OPC_CheckType, MVT::i32,
/*21148*/         OPC_MoveParent,
/*21149*/         OPC_MoveParent,
/*21150*/         OPC_MoveChild, 1,
/*21152*/         OPC_CheckInteger, 16, 
/*21154*/         OPC_CheckType, MVT::i32,
/*21156*/         OPC_MoveParent,
/*21157*/         OPC_MoveParent,
/*21158*/         OPC_RecordChild1, // #1 = $a
/*21159*/         OPC_MoveParent,
/*21160*/         OPC_MoveChild, 1,
/*21162*/         OPC_CheckInteger, 16, 
/*21164*/         OPC_CheckType, MVT::i32,
/*21166*/         OPC_MoveParent,
/*21167*/         OPC_CheckType, MVT::i32,
/*21169*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21171*/         OPC_EmitInteger, MVT::i32, 14, 
/*21174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21188*/       /*Scope*/ 67, /*->21256*/
/*21189*/         OPC_RecordChild0, // #0 = $Rn
/*21190*/         OPC_MoveChild, 1,
/*21192*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21195*/         OPC_RecordChild0, // #1 = $Rm
/*21196*/         OPC_MoveChild, 1,
/*21198*/         OPC_CheckInteger, 16, 
/*21200*/         OPC_CheckType, MVT::i32,
/*21202*/         OPC_MoveParent,
/*21203*/         OPC_MoveParent,
/*21204*/         OPC_MoveParent,
/*21205*/         OPC_MoveChild, 1,
/*21207*/         OPC_CheckInteger, 16, 
/*21209*/         OPC_CheckType, MVT::i32,
/*21211*/         OPC_MoveParent,
/*21212*/         OPC_CheckType, MVT::i32,
/*21214*/         OPC_Scope, 19, /*->21235*/ // 2 children in Scope
/*21216*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21218*/           OPC_EmitInteger, MVT::i32, 14, 
/*21221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21224*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21235*/         /*Scope*/ 19, /*->21255*/
/*21236*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21238*/           OPC_EmitInteger, MVT::i32, 14, 
/*21241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21244*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21255*/         0, /*End of Scope*/
/*21256*/       /*Scope*/ 67, /*->21324*/
/*21257*/         OPC_MoveChild, 0,
/*21259*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21262*/         OPC_RecordChild0, // #0 = $Rm
/*21263*/         OPC_MoveChild, 1,
/*21265*/         OPC_CheckInteger, 16, 
/*21267*/         OPC_CheckType, MVT::i32,
/*21269*/         OPC_MoveParent,
/*21270*/         OPC_MoveParent,
/*21271*/         OPC_RecordChild1, // #1 = $Rn
/*21272*/         OPC_MoveParent,
/*21273*/         OPC_MoveChild, 1,
/*21275*/         OPC_CheckInteger, 16, 
/*21277*/         OPC_CheckType, MVT::i32,
/*21279*/         OPC_MoveParent,
/*21280*/         OPC_CheckType, MVT::i32,
/*21282*/         OPC_Scope, 19, /*->21303*/ // 2 children in Scope
/*21284*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21286*/           OPC_EmitInteger, MVT::i32, 14, 
/*21289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21303*/         /*Scope*/ 19, /*->21323*/
/*21304*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21306*/           OPC_EmitInteger, MVT::i32, 14, 
/*21309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                    // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21323*/         0, /*End of Scope*/
/*21324*/       /*Scope*/ 63, /*->21388*/
/*21325*/         OPC_RecordChild0, // #0 = $Rn
/*21326*/         OPC_MoveChild, 1,
/*21328*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21331*/         OPC_RecordChild0, // #1 = $Rm
/*21332*/         OPC_MoveChild, 1,
/*21334*/         OPC_CheckValueType, MVT::i16,
/*21336*/         OPC_MoveParent,
/*21337*/         OPC_MoveParent,
/*21338*/         OPC_MoveParent,
/*21339*/         OPC_MoveChild, 1,
/*21341*/         OPC_CheckInteger, 16, 
/*21343*/         OPC_CheckType, MVT::i32,
/*21345*/         OPC_MoveParent,
/*21346*/         OPC_Scope, 19, /*->21367*/ // 2 children in Scope
/*21348*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21350*/           OPC_EmitInteger, MVT::i32, 14, 
/*21353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21356*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21367*/         /*Scope*/ 19, /*->21387*/
/*21368*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21370*/           OPC_EmitInteger, MVT::i32, 14, 
/*21373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21376*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21387*/         0, /*End of Scope*/
/*21388*/       /*Scope*/ 63, /*->21452*/
/*21389*/         OPC_MoveChild, 0,
/*21391*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21394*/         OPC_RecordChild0, // #0 = $Rm
/*21395*/         OPC_MoveChild, 1,
/*21397*/         OPC_CheckValueType, MVT::i16,
/*21399*/         OPC_MoveParent,
/*21400*/         OPC_MoveParent,
/*21401*/         OPC_RecordChild1, // #1 = $Rn
/*21402*/         OPC_MoveParent,
/*21403*/         OPC_MoveChild, 1,
/*21405*/         OPC_CheckInteger, 16, 
/*21407*/         OPC_CheckType, MVT::i32,
/*21409*/         OPC_MoveParent,
/*21410*/         OPC_Scope, 19, /*->21431*/ // 2 children in Scope
/*21412*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21414*/           OPC_EmitInteger, MVT::i32, 14, 
/*21417*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21420*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21431*/         /*Scope*/ 19, /*->21451*/
/*21432*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21434*/           OPC_EmitInteger, MVT::i32, 14, 
/*21437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                    // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21451*/         0, /*End of Scope*/
/*21452*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::BSWAP),// ->21485
/*21456*/       OPC_RecordChild0, // #0 = $Rm
/*21457*/       OPC_MoveParent,
/*21458*/       OPC_MoveChild, 1,
/*21460*/       OPC_CheckInteger, 16, 
/*21462*/       OPC_CheckType, MVT::i32,
/*21464*/       OPC_MoveParent,
/*21465*/       OPC_CheckType, MVT::i32,
/*21467*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21469*/       OPC_EmitInteger, MVT::i32, 14, 
/*21472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*21486*/   /*Scope*/ 30, /*->21517*/
/*21487*/     OPC_RecordNode, // #0 = $src
/*21488*/     OPC_CheckType, MVT::i32,
/*21490*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21492*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21495*/     OPC_EmitInteger, MVT::i32, 14, 
/*21498*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21501*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21517*/   /*Scope*/ 8|128,1/*136*/, /*->21655*/
/*21519*/     OPC_MoveChild, 0,
/*21521*/     OPC_SwitchOpcode /*2 cases */, 75,  TARGET_VAL(ISD::MUL),// ->21600
/*21525*/       OPC_RecordChild0, // #0 = $a
/*21526*/       OPC_Scope, 35, /*->21563*/ // 2 children in Scope
/*21528*/         OPC_RecordChild1, // #1 = $b
/*21529*/         OPC_MoveChild, 1,
/*21531*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21533*/         OPC_MoveParent,
/*21534*/         OPC_MoveParent,
/*21535*/         OPC_MoveChild, 1,
/*21537*/         OPC_CheckInteger, 16, 
/*21539*/         OPC_CheckType, MVT::i32,
/*21541*/         OPC_MoveParent,
/*21542*/         OPC_CheckType, MVT::i32,
/*21544*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21546*/         OPC_EmitInteger, MVT::i32, 14, 
/*21549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21552*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21563*/       /*Scope*/ 35, /*->21599*/
/*21564*/         OPC_MoveChild, 0,
/*21566*/         OPC_CheckPredicate, 1, // Predicate_sext_16_node
/*21568*/         OPC_MoveParent,
/*21569*/         OPC_RecordChild1, // #1 = $a
/*21570*/         OPC_MoveParent,
/*21571*/         OPC_MoveChild, 1,
/*21573*/         OPC_CheckInteger, 16, 
/*21575*/         OPC_CheckType, MVT::i32,
/*21577*/         OPC_MoveParent,
/*21578*/         OPC_CheckType, MVT::i32,
/*21580*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21582*/         OPC_EmitInteger, MVT::i32, 14, 
/*21585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21588*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21599*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::BSWAP),// ->21654
/*21603*/       OPC_RecordChild0, // #0 = $Rm
/*21604*/       OPC_MoveParent,
/*21605*/       OPC_MoveChild, 1,
/*21607*/       OPC_CheckInteger, 16, 
/*21609*/       OPC_CheckType, MVT::i32,
/*21611*/       OPC_MoveParent,
/*21612*/       OPC_CheckType, MVT::i32,
/*21614*/       OPC_Scope, 18, /*->21634*/ // 2 children in Scope
/*21616*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21618*/         OPC_EmitInteger, MVT::i32, 14, 
/*21621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21634*/       /*Scope*/ 18, /*->21653*/
/*21635*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21637*/         OPC_EmitInteger, MVT::i32, 14, 
/*21640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21653*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*21655*/   /*Scope*/ 29, /*->21685*/
/*21656*/     OPC_RecordNode, // #0 = $src
/*21657*/     OPC_CheckType, MVT::i32,
/*21659*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21661*/     OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21664*/     OPC_EmitInteger, MVT::i32, 14, 
/*21667*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21670*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21673*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21685*/   /*Scope*/ 4|128,1/*132*/, /*->21819*/
/*21687*/     OPC_RecordChild0, // #0 = $Rm
/*21688*/     OPC_RecordChild1, // #1 = $imm5
/*21689*/     OPC_Scope, 72, /*->21763*/ // 2 children in Scope
/*21691*/       OPC_MoveChild, 1,
/*21693*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21696*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*21698*/       OPC_CheckType, MVT::i32,
/*21700*/       OPC_MoveParent,
/*21701*/       OPC_CheckType, MVT::i32,
/*21703*/       OPC_Scope, 28, /*->21733*/ // 2 children in Scope
/*21705*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21707*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21710*/         OPC_EmitConvertToTarget, 1,
/*21712*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21715*/         OPC_EmitInteger, MVT::i32, 14, 
/*21718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21733*/       /*Scope*/ 28, /*->21762*/
/*21734*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21736*/         OPC_EmitConvertToTarget, 1,
/*21738*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21741*/         OPC_EmitInteger, MVT::i32, 14, 
/*21744*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21762*/       0, /*End of Scope*/
/*21763*/     /*Scope*/ 54, /*->21818*/
/*21764*/       OPC_CheckChild1Type, MVT::i32,
/*21766*/       OPC_CheckType, MVT::i32,
/*21768*/       OPC_Scope, 23, /*->21793*/ // 2 children in Scope
/*21770*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21772*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21775*/         OPC_EmitInteger, MVT::i32, 14, 
/*21778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21793*/       /*Scope*/ 23, /*->21817*/
/*21794*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21796*/         OPC_EmitInteger, MVT::i32, 14, 
/*21799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21817*/       0, /*End of Scope*/
/*21818*/     0, /*End of Scope*/
/*21819*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33|128,5/*673*/,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->22497
/*21824*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*21825*/   OPC_MoveChild, 1,
/*21827*/   OPC_Scope, 119, /*->21948*/ // 8 children in Scope
/*21829*/     OPC_CheckInteger, 10, 
/*21831*/     OPC_MoveParent,
/*21832*/     OPC_RecordChild2, // #1 = $cop
/*21833*/     OPC_MoveChild, 2,
/*21835*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21838*/     OPC_MoveParent,
/*21839*/     OPC_RecordChild3, // #2 = $opc1
/*21840*/     OPC_MoveChild, 3,
/*21842*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21845*/     OPC_MoveParent,
/*21846*/     OPC_RecordChild4, // #3 = $CRd
/*21847*/     OPC_MoveChild, 4,
/*21849*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21852*/     OPC_MoveParent,
/*21853*/     OPC_RecordChild5, // #4 = $CRn
/*21854*/     OPC_MoveChild, 5,
/*21856*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21859*/     OPC_MoveParent,
/*21860*/     OPC_RecordChild6, // #5 = $CRm
/*21861*/     OPC_MoveChild, 6,
/*21863*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21866*/     OPC_MoveParent,
/*21867*/     OPC_RecordChild7, // #6 = $opc2
/*21868*/     OPC_MoveChild, 7,
/*21870*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21873*/     OPC_MoveParent,
/*21874*/     OPC_Scope, 35, /*->21911*/ // 2 children in Scope
/*21876*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21878*/       OPC_EmitMergeInputChains1_0,
/*21879*/       OPC_EmitConvertToTarget, 1,
/*21881*/       OPC_EmitConvertToTarget, 2,
/*21883*/       OPC_EmitConvertToTarget, 3,
/*21885*/       OPC_EmitConvertToTarget, 4,
/*21887*/       OPC_EmitConvertToTarget, 5,
/*21889*/       OPC_EmitConvertToTarget, 6,
/*21891*/       OPC_EmitInteger, MVT::i32, 14, 
/*21894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21911*/     /*Scope*/ 35, /*->21947*/
/*21912*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21914*/       OPC_EmitMergeInputChains1_0,
/*21915*/       OPC_EmitConvertToTarget, 1,
/*21917*/       OPC_EmitConvertToTarget, 2,
/*21919*/       OPC_EmitConvertToTarget, 3,
/*21921*/       OPC_EmitConvertToTarget, 4,
/*21923*/       OPC_EmitConvertToTarget, 5,
/*21925*/       OPC_EmitConvertToTarget, 6,
/*21927*/       OPC_EmitInteger, MVT::i32, 14, 
/*21930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21933*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 10:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21947*/     0, /*End of Scope*/
/*21948*/   /*Scope*/ 111, /*->22060*/
/*21949*/     OPC_CheckInteger, 11, 
/*21951*/     OPC_MoveParent,
/*21952*/     OPC_RecordChild2, // #1 = $cop
/*21953*/     OPC_MoveChild, 2,
/*21955*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21958*/     OPC_MoveParent,
/*21959*/     OPC_RecordChild3, // #2 = $opc1
/*21960*/     OPC_MoveChild, 3,
/*21962*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21965*/     OPC_MoveParent,
/*21966*/     OPC_RecordChild4, // #3 = $CRd
/*21967*/     OPC_MoveChild, 4,
/*21969*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21972*/     OPC_MoveParent,
/*21973*/     OPC_RecordChild5, // #4 = $CRn
/*21974*/     OPC_MoveChild, 5,
/*21976*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21979*/     OPC_MoveParent,
/*21980*/     OPC_RecordChild6, // #5 = $CRm
/*21981*/     OPC_MoveChild, 6,
/*21983*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21986*/     OPC_MoveParent,
/*21987*/     OPC_RecordChild7, // #6 = $opc2
/*21988*/     OPC_MoveChild, 7,
/*21990*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21993*/     OPC_MoveParent,
/*21994*/     OPC_Scope, 27, /*->22023*/ // 2 children in Scope
/*21996*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21998*/       OPC_EmitMergeInputChains1_0,
/*21999*/       OPC_EmitConvertToTarget, 1,
/*22001*/       OPC_EmitConvertToTarget, 2,
/*22003*/       OPC_EmitConvertToTarget, 3,
/*22005*/       OPC_EmitConvertToTarget, 4,
/*22007*/       OPC_EmitConvertToTarget, 5,
/*22009*/       OPC_EmitConvertToTarget, 6,
/*22011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_void 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22023*/     /*Scope*/ 35, /*->22059*/
/*22024*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22026*/       OPC_EmitMergeInputChains1_0,
/*22027*/       OPC_EmitConvertToTarget, 1,
/*22029*/       OPC_EmitConvertToTarget, 2,
/*22031*/       OPC_EmitConvertToTarget, 3,
/*22033*/       OPC_EmitConvertToTarget, 4,
/*22035*/       OPC_EmitConvertToTarget, 5,
/*22037*/       OPC_EmitConvertToTarget, 6,
/*22039*/       OPC_EmitInteger, MVT::i32, 14, 
/*22042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                // Src: (intrinsic_void 11:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22059*/     0, /*End of Scope*/
/*22060*/   /*Scope*/ 109, /*->22170*/
/*22061*/     OPC_CheckInteger, 16, 
/*22063*/     OPC_MoveParent,
/*22064*/     OPC_RecordChild2, // #1 = $cop
/*22065*/     OPC_MoveChild, 2,
/*22067*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22070*/     OPC_MoveParent,
/*22071*/     OPC_RecordChild3, // #2 = $opc1
/*22072*/     OPC_MoveChild, 3,
/*22074*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22077*/     OPC_MoveParent,
/*22078*/     OPC_RecordChild4, // #3 = $Rt
/*22079*/     OPC_RecordChild5, // #4 = $CRn
/*22080*/     OPC_MoveChild, 5,
/*22082*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22085*/     OPC_MoveParent,
/*22086*/     OPC_RecordChild6, // #5 = $CRm
/*22087*/     OPC_MoveChild, 6,
/*22089*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22092*/     OPC_MoveParent,
/*22093*/     OPC_RecordChild7, // #6 = $opc2
/*22094*/     OPC_MoveChild, 7,
/*22096*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22099*/     OPC_MoveParent,
/*22100*/     OPC_Scope, 33, /*->22135*/ // 2 children in Scope
/*22102*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22104*/       OPC_EmitMergeInputChains1_0,
/*22105*/       OPC_EmitConvertToTarget, 1,
/*22107*/       OPC_EmitConvertToTarget, 2,
/*22109*/       OPC_EmitConvertToTarget, 4,
/*22111*/       OPC_EmitConvertToTarget, 5,
/*22113*/       OPC_EmitConvertToTarget, 6,
/*22115*/       OPC_EmitInteger, MVT::i32, 14, 
/*22118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 16:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22135*/     /*Scope*/ 33, /*->22169*/
/*22136*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22138*/       OPC_EmitMergeInputChains1_0,
/*22139*/       OPC_EmitConvertToTarget, 1,
/*22141*/       OPC_EmitConvertToTarget, 2,
/*22143*/       OPC_EmitConvertToTarget, 4,
/*22145*/       OPC_EmitConvertToTarget, 5,
/*22147*/       OPC_EmitConvertToTarget, 6,
/*22149*/       OPC_EmitInteger, MVT::i32, 14, 
/*22152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 16:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22169*/     0, /*End of Scope*/
/*22170*/   /*Scope*/ 101, /*->22272*/
/*22171*/     OPC_CheckInteger, 17, 
/*22173*/     OPC_MoveParent,
/*22174*/     OPC_RecordChild2, // #1 = $cop
/*22175*/     OPC_MoveChild, 2,
/*22177*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22180*/     OPC_MoveParent,
/*22181*/     OPC_RecordChild3, // #2 = $opc1
/*22182*/     OPC_MoveChild, 3,
/*22184*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22187*/     OPC_MoveParent,
/*22188*/     OPC_RecordChild4, // #3 = $Rt
/*22189*/     OPC_RecordChild5, // #4 = $CRn
/*22190*/     OPC_MoveChild, 5,
/*22192*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22195*/     OPC_MoveParent,
/*22196*/     OPC_RecordChild6, // #5 = $CRm
/*22197*/     OPC_MoveChild, 6,
/*22199*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22202*/     OPC_MoveParent,
/*22203*/     OPC_RecordChild7, // #6 = $opc2
/*22204*/     OPC_MoveChild, 7,
/*22206*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22209*/     OPC_MoveParent,
/*22210*/     OPC_Scope, 25, /*->22237*/ // 2 children in Scope
/*22212*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22214*/       OPC_EmitMergeInputChains1_0,
/*22215*/       OPC_EmitConvertToTarget, 1,
/*22217*/       OPC_EmitConvertToTarget, 2,
/*22219*/       OPC_EmitConvertToTarget, 4,
/*22221*/       OPC_EmitConvertToTarget, 5,
/*22223*/       OPC_EmitConvertToTarget, 6,
/*22225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                // Src: (intrinsic_void 17:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22237*/     /*Scope*/ 33, /*->22271*/
/*22238*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22240*/       OPC_EmitMergeInputChains1_0,
/*22241*/       OPC_EmitConvertToTarget, 1,
/*22243*/       OPC_EmitConvertToTarget, 2,
/*22245*/       OPC_EmitConvertToTarget, 4,
/*22247*/       OPC_EmitConvertToTarget, 5,
/*22249*/       OPC_EmitConvertToTarget, 6,
/*22251*/       OPC_EmitInteger, MVT::i32, 14, 
/*22254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                    0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                // Src: (intrinsic_void 17:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22271*/     0, /*End of Scope*/
/*22272*/   /*Scope*/ 86, /*->22359*/
/*22273*/     OPC_CheckInteger, 18, 
/*22275*/     OPC_MoveParent,
/*22276*/     OPC_RecordChild2, // #1 = $cop
/*22277*/     OPC_MoveChild, 2,
/*22279*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22282*/     OPC_MoveParent,
/*22283*/     OPC_RecordChild3, // #2 = $opc1
/*22284*/     OPC_MoveChild, 3,
/*22286*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22289*/     OPC_MoveParent,
/*22290*/     OPC_RecordChild4, // #3 = $Rt
/*22291*/     OPC_RecordChild5, // #4 = $Rt2
/*22292*/     OPC_RecordChild6, // #5 = $CRm
/*22293*/     OPC_MoveChild, 6,
/*22295*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22298*/     OPC_MoveParent,
/*22299*/     OPC_Scope, 28, /*->22329*/ // 2 children in Scope
/*22301*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22303*/       OPC_EmitMergeInputChains1_0,
/*22304*/       OPC_EmitConvertToTarget, 1,
/*22306*/       OPC_EmitConvertToTarget, 2,
/*22308*/       OPC_EmitConvertToTarget, 5,
/*22310*/       OPC_EmitInteger, MVT::i32, 14, 
/*22313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 18:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22329*/     /*Scope*/ 28, /*->22358*/
/*22330*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22332*/       OPC_EmitMergeInputChains1_0,
/*22333*/       OPC_EmitConvertToTarget, 1,
/*22335*/       OPC_EmitConvertToTarget, 2,
/*22337*/       OPC_EmitConvertToTarget, 5,
/*22339*/       OPC_EmitInteger, MVT::i32, 14, 
/*22342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 18:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22358*/     0, /*End of Scope*/
/*22359*/   /*Scope*/ 78, /*->22438*/
/*22360*/     OPC_CheckInteger, 19, 
/*22362*/     OPC_MoveParent,
/*22363*/     OPC_RecordChild2, // #1 = $cop
/*22364*/     OPC_MoveChild, 2,
/*22366*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22369*/     OPC_MoveParent,
/*22370*/     OPC_RecordChild3, // #2 = $opc1
/*22371*/     OPC_MoveChild, 3,
/*22373*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22376*/     OPC_MoveParent,
/*22377*/     OPC_RecordChild4, // #3 = $Rt
/*22378*/     OPC_RecordChild5, // #4 = $Rt2
/*22379*/     OPC_RecordChild6, // #5 = $CRm
/*22380*/     OPC_MoveChild, 6,
/*22382*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22385*/     OPC_MoveParent,
/*22386*/     OPC_Scope, 20, /*->22408*/ // 2 children in Scope
/*22388*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22390*/       OPC_EmitMergeInputChains1_0,
/*22391*/       OPC_EmitConvertToTarget, 1,
/*22393*/       OPC_EmitConvertToTarget, 2,
/*22395*/       OPC_EmitConvertToTarget, 5,
/*22397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                // Src: (intrinsic_void 19:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22408*/     /*Scope*/ 28, /*->22437*/
/*22409*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22411*/       OPC_EmitMergeInputChains1_0,
/*22412*/       OPC_EmitConvertToTarget, 1,
/*22414*/       OPC_EmitConvertToTarget, 2,
/*22416*/       OPC_EmitConvertToTarget, 5,
/*22418*/       OPC_EmitInteger, MVT::i32, 14, 
/*22421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                    0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                // Src: (intrinsic_void 19:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22437*/     0, /*End of Scope*/
/*22438*/   /*Scope*/ 33, /*->22472*/
/*22439*/     OPC_CheckInteger, 12, 
/*22441*/     OPC_MoveParent,
/*22442*/     OPC_Scope, 9, /*->22453*/ // 2 children in Scope
/*22444*/       OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22446*/       OPC_EmitMergeInputChains1_0,
/*22447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 12:iPTR) - Complexity = 8
                // Dst: (CLREX)
/*22453*/     /*Scope*/ 17, /*->22471*/
/*22454*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22456*/       OPC_EmitMergeInputChains1_0,
/*22457*/       OPC_EmitInteger, MVT::i32, 14, 
/*22460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 12:iPTR) - Complexity = 8
                // Dst: (t2CLREX)
/*22471*/     0, /*End of Scope*/
/*22472*/   /*Scope*/ 23, /*->22496*/
/*22473*/     OPC_CheckInteger, 12|128,1/*140*/, 
/*22476*/     OPC_MoveParent,
/*22477*/     OPC_RecordChild2, // #1 = $src
/*22478*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*22480*/     OPC_EmitMergeInputChains1_0,
/*22481*/     OPC_EmitInteger, MVT::i32, 14, 
/*22484*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22487*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (intrinsic_void 140:iPTR, GPR:i32:$src) - Complexity = 8
              // Dst: (VMSR GPR:i32:$src)
/*22496*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40|128,3/*424*/,  TARGET_VAL(ARMISD::PRELOAD),// ->22925
/*22501*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*22502*/   OPC_Scope, 94|128,2/*350*/, /*->22855*/ // 2 children in Scope
/*22505*/     OPC_RecordChild1, // #1 = $shift
/*22506*/     OPC_CheckChild1Type, MVT::i32,
/*22508*/     OPC_MoveChild, 2,
/*22510*/     OPC_CheckType, MVT::i32,
/*22512*/     OPC_Scope, 22|128,1/*150*/, /*->22665*/ // 2 children in Scope
/*22515*/       OPC_CheckInteger, 1, 
/*22517*/       OPC_MoveParent,
/*22518*/       OPC_MoveChild, 3,
/*22520*/       OPC_Scope, 34, /*->22556*/ // 2 children in Scope
/*22522*/         OPC_CheckInteger, 1, 
/*22524*/         OPC_MoveParent,
/*22525*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22527*/         OPC_Scope, 13, /*->22542*/ // 2 children in Scope
/*22529*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22532*/           OPC_EmitMergeInputChains1_0,
/*22533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                    // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22542*/         /*Scope*/ 12, /*->22555*/
/*22543*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22546*/           OPC_EmitMergeInputChains1_0,
/*22547*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                    // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22555*/         0, /*End of Scope*/
/*22556*/       /*Scope*/ 107, /*->22664*/
/*22557*/         OPC_CheckInteger, 0, 
/*22559*/         OPC_MoveParent,
/*22560*/         OPC_Scope, 15, /*->22577*/ // 4 children in Scope
/*22562*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22564*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22567*/           OPC_EmitMergeInputChains1_0,
/*22568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                    // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22577*/         /*Scope*/ 23, /*->22601*/
/*22578*/           OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22580*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22583*/           OPC_EmitMergeInputChains1_0,
/*22584*/           OPC_EmitInteger, MVT::i32, 14, 
/*22587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22590*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                    // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22601*/         /*Scope*/ 14, /*->22616*/
/*22602*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*22604*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22607*/           OPC_EmitMergeInputChains1_0,
/*22608*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22616*/         /*Scope*/ 46, /*->22663*/
/*22617*/           OPC_CheckPatternPredicate, 19, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22619*/           OPC_Scope, 20, /*->22641*/ // 2 children in Scope
/*22621*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22624*/             OPC_EmitMergeInputChains1_0,
/*22625*/             OPC_EmitInteger, MVT::i32, 14, 
/*22628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22631*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22641*/           /*Scope*/ 20, /*->22662*/
/*22642*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22645*/             OPC_EmitMergeInputChains1_0,
/*22646*/             OPC_EmitInteger, MVT::i32, 14, 
/*22649*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22652*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22662*/           0, /*End of Scope*/
/*22663*/         0, /*End of Scope*/
/*22664*/       0, /*End of Scope*/
/*22665*/     /*Scope*/ 59|128,1/*187*/, /*->22854*/
/*22667*/       OPC_CheckInteger, 0, 
/*22669*/       OPC_MoveParent,
/*22670*/       OPC_MoveChild, 3,
/*22672*/       OPC_Scope, 107, /*->22781*/ // 2 children in Scope
/*22674*/         OPC_CheckInteger, 1, 
/*22676*/         OPC_MoveParent,
/*22677*/         OPC_Scope, 15, /*->22694*/ // 4 children in Scope
/*22679*/           OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22681*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22684*/           OPC_EmitMergeInputChains1_0,
/*22685*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                        0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                    // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22694*/         /*Scope*/ 23, /*->22718*/
/*22695*/           OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22697*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22700*/           OPC_EmitMergeInputChains1_0,
/*22701*/           OPC_EmitInteger, MVT::i32, 14, 
/*22704*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22707*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                    // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22718*/         /*Scope*/ 14, /*->22733*/
/*22719*/           OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*22721*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22724*/           OPC_EmitMergeInputChains1_0,
/*22725*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                    // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22733*/         /*Scope*/ 46, /*->22780*/
/*22734*/           OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22736*/           OPC_Scope, 20, /*->22758*/ // 2 children in Scope
/*22738*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22741*/             OPC_EmitMergeInputChains1_0,
/*22742*/             OPC_EmitInteger, MVT::i32, 14, 
/*22745*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22748*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22758*/           /*Scope*/ 20, /*->22779*/
/*22759*/             OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22762*/             OPC_EmitMergeInputChains1_0,
/*22763*/             OPC_EmitInteger, MVT::i32, 14, 
/*22766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22769*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22779*/           0, /*End of Scope*/
/*22780*/         0, /*End of Scope*/
/*22781*/       /*Scope*/ 71, /*->22853*/
/*22782*/         OPC_CheckInteger, 0, 
/*22784*/         OPC_MoveParent,
/*22785*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22787*/         OPC_Scope, 21, /*->22810*/ // 3 children in Scope
/*22789*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22792*/           OPC_EmitMergeInputChains1_0,
/*22793*/           OPC_EmitInteger, MVT::i32, 14, 
/*22796*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22799*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                        0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                    // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22810*/         /*Scope*/ 20, /*->22831*/
/*22811*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22814*/           OPC_EmitMergeInputChains1_0,
/*22815*/           OPC_EmitInteger, MVT::i32, 14, 
/*22818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22821*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22831*/         /*Scope*/ 20, /*->22852*/
/*22832*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22835*/           OPC_EmitMergeInputChains1_0,
/*22836*/           OPC_EmitInteger, MVT::i32, 14, 
/*22839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22852*/         0, /*End of Scope*/
/*22853*/       0, /*End of Scope*/
/*22854*/     0, /*End of Scope*/
/*22855*/   /*Scope*/ 68, /*->22924*/
/*22856*/     OPC_MoveChild, 1,
/*22858*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*22861*/     OPC_RecordChild0, // #1 = $addr
/*22862*/     OPC_MoveChild, 0,
/*22864*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*22867*/     OPC_MoveParent,
/*22868*/     OPC_MoveParent,
/*22869*/     OPC_MoveChild, 2,
/*22871*/     OPC_CheckInteger, 0, 
/*22873*/     OPC_CheckType, MVT::i32,
/*22875*/     OPC_MoveParent,
/*22876*/     OPC_MoveChild, 3,
/*22878*/     OPC_Scope, 21, /*->22901*/ // 2 children in Scope
/*22880*/       OPC_CheckInteger, 0, 
/*22882*/       OPC_MoveParent,
/*22883*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22885*/       OPC_EmitMergeInputChains1_0,
/*22886*/       OPC_EmitInteger, MVT::i32, 14, 
/*22889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*22901*/     /*Scope*/ 21, /*->22923*/
/*22902*/       OPC_CheckInteger, 1, 
/*22904*/       OPC_MoveParent,
/*22905*/       OPC_CheckPatternPredicate, 17, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*22907*/       OPC_EmitMergeInputChains1_0,
/*22908*/       OPC_EmitInteger, MVT::i32, 14, 
/*22911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22914*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*22923*/     0, /*End of Scope*/
/*22924*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->23076
/*22929*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*22930*/   OPC_Scope, 93, /*->23025*/ // 2 children in Scope
/*22932*/     OPC_MoveChild, 1,
/*22934*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->22987
/*22938*/       OPC_RecordMemRef,
/*22939*/       OPC_RecordNode, // #1 = 'ld' chained node
/*22940*/       OPC_CheckFoldableChainNode,
/*22941*/       OPC_RecordChild1, // #2 = $target
/*22942*/       OPC_CheckChild1Type, MVT::i32,
/*22944*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*22946*/       OPC_CheckPredicate, 30, // Predicate_load
/*22948*/       OPC_CheckType, MVT::i32,
/*22950*/       OPC_MoveParent,
/*22951*/       OPC_RecordChild2, // #3 = $jt
/*22952*/       OPC_MoveChild, 2,
/*22954*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*22957*/       OPC_MoveParent,
/*22958*/       OPC_RecordChild3, // #4 = $id
/*22959*/       OPC_MoveChild, 3,
/*22961*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22964*/       OPC_MoveParent,
/*22965*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22967*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*22970*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*22974*/       OPC_EmitConvertToTarget, 4,
/*22976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->23024
/*22990*/       OPC_RecordChild0, // #1 = $target
/*22991*/       OPC_RecordChild1, // #2 = $idx
/*22992*/       OPC_CheckType, MVT::i32,
/*22994*/       OPC_MoveParent,
/*22995*/       OPC_RecordChild2, // #3 = $jt
/*22996*/       OPC_MoveChild, 2,
/*22998*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23001*/       OPC_MoveParent,
/*23002*/       OPC_RecordChild3, // #4 = $id
/*23003*/       OPC_MoveChild, 3,
/*23005*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23008*/       OPC_MoveParent,
/*23009*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23011*/       OPC_EmitMergeInputChains1_0,
/*23012*/       OPC_EmitConvertToTarget, 4,
/*23014*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*23025*/   /*Scope*/ 49, /*->23075*/
/*23026*/     OPC_RecordChild1, // #1 = $target
/*23027*/     OPC_CheckChild1Type, MVT::i32,
/*23029*/     OPC_RecordChild2, // #2 = $jt
/*23030*/     OPC_MoveChild, 2,
/*23032*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*23035*/     OPC_MoveParent,
/*23036*/     OPC_RecordChild3, // #3 = $id
/*23037*/     OPC_MoveChild, 3,
/*23039*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23042*/     OPC_MoveParent,
/*23043*/     OPC_Scope, 14, /*->23059*/ // 2 children in Scope
/*23045*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23047*/       OPC_EmitMergeInputChains1_0,
/*23048*/       OPC_EmitConvertToTarget, 3,
/*23050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23059*/     /*Scope*/ 14, /*->23074*/
/*23060*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23062*/       OPC_EmitMergeInputChains1_0,
/*23063*/       OPC_EmitConvertToTarget, 3,
/*23065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*23074*/     0, /*End of Scope*/
/*23075*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42|128,17/*2218*/,  TARGET_VAL(ISD::STORE),// ->25298
/*23080*/   OPC_RecordMemRef,
/*23081*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*23082*/   OPC_Scope, 85|128,2/*341*/, /*->23426*/ // 4 children in Scope
/*23085*/     OPC_MoveChild, 1,
/*23087*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23311
/*23092*/       OPC_RecordChild0, // #1 = $Vd
/*23093*/       OPC_Scope, 53, /*->23148*/ // 4 children in Scope
/*23095*/         OPC_CheckChild0Type, MVT::v8i8,
/*23097*/         OPC_RecordChild1, // #2 = $lane
/*23098*/         OPC_MoveChild, 1,
/*23100*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23103*/         OPC_MoveParent,
/*23104*/         OPC_MoveParent,
/*23105*/         OPC_RecordChild2, // #3 = $Rn
/*23106*/         OPC_RecordChild3, // #4 = $Rm
/*23107*/         OPC_CheckChild3Type, MVT::i32,
/*23109*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23111*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23113*/         OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23115*/         OPC_CheckType, MVT::i32,
/*23117*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23119*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23122*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23125*/         OPC_EmitMergeInputChains1_0,
/*23126*/         OPC_EmitConvertToTarget, 2,
/*23128*/         OPC_EmitInteger, MVT::i32, 14, 
/*23131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23134*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23148*/       /*Scope*/ 53, /*->23202*/
/*23149*/         OPC_CheckChild0Type, MVT::v4i16,
/*23151*/         OPC_RecordChild1, // #2 = $lane
/*23152*/         OPC_MoveChild, 1,
/*23154*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23157*/         OPC_MoveParent,
/*23158*/         OPC_MoveParent,
/*23159*/         OPC_RecordChild2, // #3 = $Rn
/*23160*/         OPC_RecordChild3, // #4 = $Rm
/*23161*/         OPC_CheckChild3Type, MVT::i32,
/*23163*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23165*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23167*/         OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23169*/         OPC_CheckType, MVT::i32,
/*23171*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23173*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23176*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23179*/         OPC_EmitMergeInputChains1_0,
/*23180*/         OPC_EmitConvertToTarget, 2,
/*23182*/         OPC_EmitInteger, MVT::i32, 14, 
/*23185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23202*/       /*Scope*/ 53, /*->23256*/
/*23203*/         OPC_CheckChild0Type, MVT::v16i8,
/*23205*/         OPC_RecordChild1, // #2 = $lane
/*23206*/         OPC_MoveChild, 1,
/*23208*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23211*/         OPC_MoveParent,
/*23212*/         OPC_MoveParent,
/*23213*/         OPC_RecordChild2, // #3 = $addr
/*23214*/         OPC_RecordChild3, // #4 = $offset
/*23215*/         OPC_CheckChild3Type, MVT::i32,
/*23217*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23219*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23221*/         OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23223*/         OPC_CheckType, MVT::i32,
/*23225*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23227*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23230*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23233*/         OPC_EmitMergeInputChains1_0,
/*23234*/         OPC_EmitConvertToTarget, 2,
/*23236*/         OPC_EmitInteger, MVT::i32, 14, 
/*23239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*23256*/       /*Scope*/ 53, /*->23310*/
/*23257*/         OPC_CheckChild0Type, MVT::v8i16,
/*23259*/         OPC_RecordChild1, // #2 = $lane
/*23260*/         OPC_MoveChild, 1,
/*23262*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23265*/         OPC_MoveParent,
/*23266*/         OPC_MoveParent,
/*23267*/         OPC_RecordChild2, // #3 = $addr
/*23268*/         OPC_RecordChild3, // #4 = $offset
/*23269*/         OPC_CheckChild3Type, MVT::i32,
/*23271*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23273*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23275*/         OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23277*/         OPC_CheckType, MVT::i32,
/*23279*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23281*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23284*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23287*/         OPC_EmitMergeInputChains1_0,
/*23288*/         OPC_EmitConvertToTarget, 2,
/*23290*/         OPC_EmitInteger, MVT::i32, 14, 
/*23293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*23310*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->23425
/*23314*/       OPC_RecordChild0, // #1 = $Vd
/*23315*/       OPC_Scope, 53, /*->23370*/ // 2 children in Scope
/*23317*/         OPC_CheckChild0Type, MVT::v2i32,
/*23319*/         OPC_RecordChild1, // #2 = $lane
/*23320*/         OPC_MoveChild, 1,
/*23322*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23325*/         OPC_MoveParent,
/*23326*/         OPC_CheckType, MVT::i32,
/*23328*/         OPC_MoveParent,
/*23329*/         OPC_RecordChild2, // #3 = $Rn
/*23330*/         OPC_RecordChild3, // #4 = $Rm
/*23331*/         OPC_CheckChild3Type, MVT::i32,
/*23333*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23335*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23337*/         OPC_CheckType, MVT::i32,
/*23339*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23341*/         OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*23344*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*23347*/         OPC_EmitMergeInputChains1_0,
/*23348*/         OPC_EmitConvertToTarget, 2,
/*23350*/         OPC_EmitInteger, MVT::i32, 14, 
/*23353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23356*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23370*/       /*Scope*/ 53, /*->23424*/
/*23371*/         OPC_CheckChild0Type, MVT::v4i32,
/*23373*/         OPC_RecordChild1, // #2 = $lane
/*23374*/         OPC_MoveChild, 1,
/*23376*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23379*/         OPC_MoveParent,
/*23380*/         OPC_CheckType, MVT::i32,
/*23382*/         OPC_MoveParent,
/*23383*/         OPC_RecordChild2, // #3 = $addr
/*23384*/         OPC_RecordChild3, // #4 = $offset
/*23385*/         OPC_CheckChild3Type, MVT::i32,
/*23387*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23389*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23391*/         OPC_CheckType, MVT::i32,
/*23393*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23395*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*23398*/         OPC_CheckComplexPat, /*CP*/13, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*23401*/         OPC_EmitMergeInputChains1_0,
/*23402*/         OPC_EmitConvertToTarget, 2,
/*23404*/         OPC_EmitInteger, MVT::i32, 14, 
/*23407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*23424*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23426*/   /*Scope*/ 5|128,2/*261*/, /*->23689*/
/*23428*/     OPC_RecordChild1, // #1 = $src
/*23429*/     OPC_CheckChild1Type, MVT::i32,
/*23431*/     OPC_RecordChild2, // #2 = $addr
/*23432*/     OPC_Scope, 89, /*->23523*/ // 2 children in Scope
/*23434*/       OPC_CheckChild2Type, MVT::i32,
/*23436*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23438*/       OPC_Scope, 25, /*->23465*/ // 2 children in Scope
/*23440*/         OPC_CheckPredicate, 38, // Predicate_store
/*23442*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23444*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23447*/         OPC_EmitMergeInputChains1_0,
/*23448*/         OPC_EmitInteger, MVT::i32, 14, 
/*23451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                  // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*23465*/       /*Scope*/ 56, /*->23522*/
/*23466*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23468*/         OPC_Scope, 25, /*->23495*/ // 2 children in Scope
/*23470*/           OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*23472*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23474*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23477*/           OPC_EmitMergeInputChains1_0,
/*23478*/           OPC_EmitInteger, MVT::i32, 14, 
/*23481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23484*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                    // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*23495*/         /*Scope*/ 25, /*->23521*/
/*23496*/           OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*23498*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23500*/           OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*23503*/           OPC_EmitMergeInputChains1_0,
/*23504*/           OPC_EmitInteger, MVT::i32, 14, 
/*23507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23510*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                    // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*23521*/         0, /*End of Scope*/
/*23522*/       0, /*End of Scope*/
/*23523*/     /*Scope*/ 35|128,1/*163*/, /*->23688*/
/*23525*/       OPC_RecordChild3, // #3 = $offset
/*23526*/       OPC_CheckChild3Type, MVT::i32,
/*23528*/       OPC_CheckType, MVT::i32,
/*23530*/       OPC_Scope, 59, /*->23591*/ // 2 children in Scope
/*23532*/         OPC_CheckPredicate, 35, // Predicate_istore
/*23534*/         OPC_CheckPredicate, 36, // Predicate_post_store
/*23536*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23538*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23541*/         OPC_Scope, 23, /*->23566*/ // 2 children in Scope
/*23543*/           OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23546*/           OPC_EmitMergeInputChains1_0,
/*23547*/           OPC_EmitInteger, MVT::i32, 14, 
/*23550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23553*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23566*/         /*Scope*/ 23, /*->23590*/
/*23567*/           OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23570*/           OPC_EmitMergeInputChains1_0,
/*23571*/           OPC_EmitInteger, MVT::i32, 14, 
/*23574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23577*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                    // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23590*/         0, /*End of Scope*/
/*23591*/       /*Scope*/ 95, /*->23687*/
/*23592*/         OPC_CheckPredicate, 31, // Predicate_itruncstore
/*23594*/         OPC_CheckPredicate, 32, // Predicate_post_truncst
/*23596*/         OPC_Scope, 57, /*->23655*/ // 2 children in Scope
/*23598*/           OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*23600*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23602*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23605*/           OPC_Scope, 23, /*->23630*/ // 2 children in Scope
/*23607*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*23610*/             OPC_EmitMergeInputChains1_0,
/*23611*/             OPC_EmitInteger, MVT::i32, 14, 
/*23614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23617*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*23630*/           /*Scope*/ 23, /*->23654*/
/*23631*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*23634*/             OPC_EmitMergeInputChains1_0,
/*23635*/             OPC_EmitInteger, MVT::i32, 14, 
/*23638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23641*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                      // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*23654*/           0, /*End of Scope*/
/*23655*/         /*Scope*/ 30, /*->23686*/
/*23656*/           OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*23658*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23660*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*23663*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*23666*/           OPC_EmitMergeInputChains1_0,
/*23667*/           OPC_EmitInteger, MVT::i32, 14, 
/*23670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23673*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                    // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                    // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*23686*/         0, /*End of Scope*/
/*23687*/       0, /*End of Scope*/
/*23688*/     0, /*End of Scope*/
/*23689*/   /*Scope*/ 126|128,2/*382*/, /*->24073*/
/*23691*/     OPC_MoveChild, 1,
/*23693*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->23885
/*23698*/       OPC_RecordChild0, // #1 = $Vd
/*23699*/       OPC_Scope, 45, /*->23746*/ // 4 children in Scope
/*23701*/         OPC_CheckChild0Type, MVT::v8i8,
/*23703*/         OPC_RecordChild1, // #2 = $lane
/*23704*/         OPC_MoveChild, 1,
/*23706*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23709*/         OPC_MoveParent,
/*23710*/         OPC_MoveParent,
/*23711*/         OPC_RecordChild2, // #3 = $Rn
/*23712*/         OPC_CheckChild2Type, MVT::i32,
/*23714*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23716*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23718*/         OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*23720*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23722*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23725*/         OPC_EmitMergeInputChains1_0,
/*23726*/         OPC_EmitConvertToTarget, 2,
/*23728*/         OPC_EmitInteger, MVT::i32, 14, 
/*23731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*23746*/       /*Scope*/ 45, /*->23792*/
/*23747*/         OPC_CheckChild0Type, MVT::v4i16,
/*23749*/         OPC_RecordChild1, // #2 = $lane
/*23750*/         OPC_MoveChild, 1,
/*23752*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23755*/         OPC_MoveParent,
/*23756*/         OPC_MoveParent,
/*23757*/         OPC_RecordChild2, // #3 = $Rn
/*23758*/         OPC_CheckChild2Type, MVT::i32,
/*23760*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23762*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23764*/         OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*23766*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23768*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23771*/         OPC_EmitMergeInputChains1_0,
/*23772*/         OPC_EmitConvertToTarget, 2,
/*23774*/         OPC_EmitInteger, MVT::i32, 14, 
/*23777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*23792*/       /*Scope*/ 45, /*->23838*/
/*23793*/         OPC_CheckChild0Type, MVT::v16i8,
/*23795*/         OPC_RecordChild1, // #2 = $lane
/*23796*/         OPC_MoveChild, 1,
/*23798*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23801*/         OPC_MoveParent,
/*23802*/         OPC_MoveParent,
/*23803*/         OPC_RecordChild2, // #3 = $addr
/*23804*/         OPC_CheckChild2Type, MVT::i32,
/*23806*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23808*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23810*/         OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*23812*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23814*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23817*/         OPC_EmitMergeInputChains1_0,
/*23818*/         OPC_EmitConvertToTarget, 2,
/*23820*/         OPC_EmitInteger, MVT::i32, 14, 
/*23823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*23838*/       /*Scope*/ 45, /*->23884*/
/*23839*/         OPC_CheckChild0Type, MVT::v8i16,
/*23841*/         OPC_RecordChild1, // #2 = $lane
/*23842*/         OPC_MoveChild, 1,
/*23844*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23847*/         OPC_MoveParent,
/*23848*/         OPC_MoveParent,
/*23849*/         OPC_RecordChild2, // #3 = $addr
/*23850*/         OPC_CheckChild2Type, MVT::i32,
/*23852*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23854*/         OPC_CheckPredicate, 39, // Predicate_truncstore
/*23856*/         OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*23858*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23860*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23863*/         OPC_EmitMergeInputChains1_0,
/*23864*/         OPC_EmitConvertToTarget, 2,
/*23866*/         OPC_EmitInteger, MVT::i32, 14, 
/*23869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*23884*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->24072
/*23889*/       OPC_RecordChild0, // #1 = $Vd
/*23890*/       OPC_Scope, 45, /*->23937*/ // 4 children in Scope
/*23892*/         OPC_CheckChild0Type, MVT::v2i32,
/*23894*/         OPC_RecordChild1, // #2 = $lane
/*23895*/         OPC_MoveChild, 1,
/*23897*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23900*/         OPC_MoveParent,
/*23901*/         OPC_CheckType, MVT::i32,
/*23903*/         OPC_MoveParent,
/*23904*/         OPC_RecordChild2, // #3 = $Rn
/*23905*/         OPC_CheckChild2Type, MVT::i32,
/*23907*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23909*/         OPC_CheckPredicate, 38, // Predicate_store
/*23911*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23913*/         OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*23916*/         OPC_EmitMergeInputChains1_0,
/*23917*/         OPC_EmitConvertToTarget, 2,
/*23919*/         OPC_EmitInteger, MVT::i32, 14, 
/*23922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23937*/       /*Scope*/ 45, /*->23983*/
/*23938*/         OPC_CheckChild0Type, MVT::v4i32,
/*23940*/         OPC_RecordChild1, // #2 = $lane
/*23941*/         OPC_MoveChild, 1,
/*23943*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23946*/         OPC_MoveParent,
/*23947*/         OPC_CheckType, MVT::i32,
/*23949*/         OPC_MoveParent,
/*23950*/         OPC_RecordChild2, // #3 = $addr
/*23951*/         OPC_CheckChild2Type, MVT::i32,
/*23953*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*23955*/         OPC_CheckPredicate, 38, // Predicate_store
/*23957*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23959*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23962*/         OPC_EmitMergeInputChains1_0,
/*23963*/         OPC_EmitConvertToTarget, 2,
/*23965*/         OPC_EmitInteger, MVT::i32, 14, 
/*23968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23971*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*23983*/       /*Scope*/ 43, /*->24027*/
/*23984*/         OPC_CheckChild0Type, MVT::v2f32,
/*23986*/         OPC_RecordChild1, // #2 = $lane
/*23987*/         OPC_MoveChild, 1,
/*23989*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23992*/         OPC_MoveParent,
/*23993*/         OPC_CheckType, MVT::f32,
/*23995*/         OPC_MoveParent,
/*23996*/         OPC_RecordChild2, // #3 = $addr
/*23997*/         OPC_CheckChild2Type, MVT::i32,
/*23999*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24001*/         OPC_CheckPredicate, 38, // Predicate_store
/*24003*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24006*/         OPC_EmitMergeInputChains1_0,
/*24007*/         OPC_EmitConvertToTarget, 2,
/*24009*/         OPC_EmitInteger, MVT::i32, 14, 
/*24012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*24027*/       /*Scope*/ 43, /*->24071*/
/*24028*/         OPC_CheckChild0Type, MVT::v4f32,
/*24030*/         OPC_RecordChild1, // #2 = $lane
/*24031*/         OPC_MoveChild, 1,
/*24033*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24036*/         OPC_MoveParent,
/*24037*/         OPC_CheckType, MVT::f32,
/*24039*/         OPC_MoveParent,
/*24040*/         OPC_RecordChild2, // #3 = $addr
/*24041*/         OPC_CheckChild2Type, MVT::i32,
/*24043*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24045*/         OPC_CheckPredicate, 38, // Predicate_store
/*24047*/         OPC_CheckComplexPat, /*CP*/12, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*24050*/         OPC_EmitMergeInputChains1_0,
/*24051*/         OPC_EmitConvertToTarget, 2,
/*24053*/         OPC_EmitInteger, MVT::i32, 14, 
/*24056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*24071*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*24073*/   /*Scope*/ 70|128,9/*1222*/, /*->25297*/
/*24075*/     OPC_RecordChild1, // #1 = $Rt
/*24076*/     OPC_Scope, 39|128,7/*935*/, /*->25014*/ // 4 children in Scope
/*24079*/       OPC_CheckChild1Type, MVT::i32,
/*24081*/       OPC_RecordChild2, // #2 = $shift
/*24082*/       OPC_Scope, 50|128,1/*178*/, /*->24263*/ // 3 children in Scope
/*24085*/         OPC_CheckChild2Type, MVT::i32,
/*24087*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24089*/         OPC_Scope, 26, /*->24117*/ // 4 children in Scope
/*24091*/           OPC_CheckPredicate, 38, // Predicate_store
/*24093*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24095*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*24098*/           OPC_EmitMergeInputChains1_0,
/*24099*/           OPC_EmitInteger, MVT::i32, 14, 
/*24102*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24105*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*24117*/         /*Scope*/ 58, /*->24176*/
/*24118*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24120*/           OPC_Scope, 26, /*->24148*/ // 2 children in Scope
/*24122*/             OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24124*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24126*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*24129*/             OPC_EmitMergeInputChains1_0,
/*24130*/             OPC_EmitInteger, MVT::i32, 14, 
/*24133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24136*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*24148*/           /*Scope*/ 26, /*->24175*/
/*24149*/             OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24151*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24153*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*24156*/             OPC_EmitMergeInputChains1_0,
/*24157*/             OPC_EmitInteger, MVT::i32, 14, 
/*24160*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24163*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*24175*/           0, /*End of Scope*/
/*24176*/         /*Scope*/ 26, /*->24203*/
/*24177*/           OPC_CheckPredicate, 38, // Predicate_store
/*24179*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24181*/           OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24184*/           OPC_EmitMergeInputChains1_0,
/*24185*/           OPC_EmitInteger, MVT::i32, 14, 
/*24188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24191*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24203*/         /*Scope*/ 58, /*->24262*/
/*24204*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24206*/           OPC_Scope, 26, /*->24234*/ // 2 children in Scope
/*24208*/             OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24210*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24212*/             OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24215*/             OPC_EmitMergeInputChains1_0,
/*24216*/             OPC_EmitInteger, MVT::i32, 14, 
/*24219*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24222*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24234*/           /*Scope*/ 26, /*->24261*/
/*24235*/             OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24237*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24239*/             OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*24242*/             OPC_EmitMergeInputChains1_0,
/*24243*/             OPC_EmitInteger, MVT::i32, 14, 
/*24246*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24249*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*24261*/           0, /*End of Scope*/
/*24262*/         0, /*End of Scope*/
/*24263*/       /*Scope*/ 87|128,2/*343*/, /*->24608*/
/*24265*/         OPC_RecordChild3, // #3 = $offset
/*24266*/         OPC_CheckChild3Type, MVT::i32,
/*24268*/         OPC_CheckType, MVT::i32,
/*24270*/         OPC_Scope, 31, /*->24303*/ // 6 children in Scope
/*24272*/           OPC_CheckPredicate, 35, // Predicate_istore
/*24274*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*24276*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24278*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*24281*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*24284*/           OPC_EmitMergeInputChains1_0,
/*24285*/           OPC_EmitInteger, MVT::i32, 14, 
/*24288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24291*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24303*/         /*Scope*/ 66, /*->24370*/
/*24304*/           OPC_CheckPredicate, 31, // Predicate_itruncstore
/*24306*/           OPC_CheckPredicate, 32, // Predicate_post_truncst
/*24308*/           OPC_Scope, 29, /*->24339*/ // 2 children in Scope
/*24310*/             OPC_CheckPredicate, 34, // Predicate_post_truncsti16
/*24312*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24314*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*24317*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*24320*/             OPC_EmitMergeInputChains1_0,
/*24321*/             OPC_EmitInteger, MVT::i32, 14, 
/*24324*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24327*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24339*/           /*Scope*/ 29, /*->24369*/
/*24340*/             OPC_CheckPredicate, 33, // Predicate_post_truncsti8
/*24342*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24344*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*24347*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*24350*/             OPC_EmitMergeInputChains1_0,
/*24351*/             OPC_EmitInteger, MVT::i32, 14, 
/*24354*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24357*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24369*/           0, /*End of Scope*/
/*24370*/         /*Scope*/ 56, /*->24427*/
/*24371*/           OPC_CheckPredicate, 35, // Predicate_istore
/*24373*/           OPC_CheckPredicate, 42, // Predicate_pre_store
/*24375*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24377*/           OPC_Scope, 23, /*->24402*/ // 2 children in Scope
/*24379*/             OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24382*/             OPC_EmitMergeInputChains1_0,
/*24383*/             OPC_EmitInteger, MVT::i32, 14, 
/*24386*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24389*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24402*/           /*Scope*/ 23, /*->24426*/
/*24403*/             OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24406*/             OPC_EmitMergeInputChains1_0,
/*24407*/             OPC_EmitInteger, MVT::i32, 14, 
/*24410*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24413*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24426*/           0, /*End of Scope*/
/*24427*/         /*Scope*/ 89, /*->24517*/
/*24428*/           OPC_CheckPredicate, 31, // Predicate_itruncstore
/*24430*/           OPC_CheckPredicate, 43, // Predicate_pre_truncst
/*24432*/           OPC_Scope, 54, /*->24488*/ // 2 children in Scope
/*24434*/             OPC_CheckPredicate, 44, // Predicate_pre_truncsti8
/*24436*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24438*/             OPC_Scope, 23, /*->24463*/ // 2 children in Scope
/*24440*/               OPC_CheckComplexPat, /*CP*/17, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*24443*/               OPC_EmitMergeInputChains1_0,
/*24444*/               OPC_EmitInteger, MVT::i32, 14, 
/*24447*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24450*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*24463*/             /*Scope*/ 23, /*->24487*/
/*24464*/               OPC_CheckComplexPat, /*CP*/16, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*24467*/               OPC_EmitMergeInputChains1_0,
/*24468*/               OPC_EmitInteger, MVT::i32, 14, 
/*24471*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24474*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                        // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*24487*/             0, /*End of Scope*/
/*24488*/           /*Scope*/ 27, /*->24516*/
/*24489*/             OPC_CheckPredicate, 45, // Predicate_pre_truncsti16
/*24491*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24493*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*24496*/             OPC_EmitMergeInputChains1_0,
/*24497*/             OPC_EmitInteger, MVT::i32, 14, 
/*24500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24503*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*24516*/           0, /*End of Scope*/
/*24517*/         /*Scope*/ 28, /*->24546*/
/*24518*/           OPC_CheckPredicate, 35, // Predicate_istore
/*24520*/           OPC_CheckPredicate, 42, // Predicate_pre_store
/*24522*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24524*/           OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24527*/           OPC_EmitMergeInputChains1_0,
/*24528*/           OPC_EmitInteger, MVT::i32, 14, 
/*24531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24534*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                    // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                    // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24546*/         /*Scope*/ 60, /*->24607*/
/*24547*/           OPC_CheckPredicate, 31, // Predicate_itruncstore
/*24549*/           OPC_CheckPredicate, 43, // Predicate_pre_truncst
/*24551*/           OPC_Scope, 26, /*->24579*/ // 2 children in Scope
/*24553*/             OPC_CheckPredicate, 44, // Predicate_pre_truncsti8
/*24555*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24557*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24560*/             OPC_EmitMergeInputChains1_0,
/*24561*/             OPC_EmitInteger, MVT::i32, 14, 
/*24564*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24567*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24579*/           /*Scope*/ 26, /*->24606*/
/*24580*/             OPC_CheckPredicate, 45, // Predicate_pre_truncsti16
/*24582*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24584*/             OPC_CheckComplexPat, /*CP*/20, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24587*/             OPC_EmitMergeInputChains1_0,
/*24588*/             OPC_EmitInteger, MVT::i32, 14, 
/*24591*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24594*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24606*/           0, /*End of Scope*/
/*24607*/         0, /*End of Scope*/
/*24608*/       /*Scope*/ 19|128,3/*403*/, /*->25013*/
/*24610*/         OPC_CheckChild2Type, MVT::i32,
/*24612*/         OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*24614*/         OPC_Scope, 25, /*->24641*/ // 6 children in Scope
/*24616*/           OPC_CheckPredicate, 38, // Predicate_store
/*24618*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24620*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*24623*/           OPC_EmitMergeInputChains1_0,
/*24624*/           OPC_EmitInteger, MVT::i32, 14, 
/*24627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24630*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*24641*/         /*Scope*/ 27, /*->24669*/
/*24642*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24644*/           OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24646*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24648*/           OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*24651*/           OPC_EmitMergeInputChains1_0,
/*24652*/           OPC_EmitInteger, MVT::i32, 14, 
/*24655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*24669*/         /*Scope*/ 50, /*->24720*/
/*24670*/           OPC_CheckPredicate, 38, // Predicate_store
/*24672*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24674*/           OPC_Scope, 21, /*->24697*/ // 2 children in Scope
/*24676*/             OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*24679*/             OPC_EmitMergeInputChains1_0,
/*24680*/             OPC_EmitInteger, MVT::i32, 14, 
/*24683*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24686*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*24697*/           /*Scope*/ 21, /*->24719*/
/*24698*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*24701*/             OPC_EmitMergeInputChains1_0,
/*24702*/             OPC_EmitInteger, MVT::i32, 14, 
/*24705*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24708*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*24719*/           0, /*End of Scope*/
/*24720*/         /*Scope*/ 106, /*->24827*/
/*24721*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24723*/           OPC_Scope, 50, /*->24775*/ // 2 children in Scope
/*24725*/             OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24727*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24729*/             OPC_Scope, 21, /*->24752*/ // 2 children in Scope
/*24731*/               OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*24734*/               OPC_EmitMergeInputChains1_0,
/*24735*/               OPC_EmitInteger, MVT::i32, 14, 
/*24738*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24741*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*24752*/             /*Scope*/ 21, /*->24774*/
/*24753*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*24756*/               OPC_EmitMergeInputChains1_0,
/*24757*/               OPC_EmitInteger, MVT::i32, 14, 
/*24760*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24763*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*24774*/             0, /*End of Scope*/
/*24775*/           /*Scope*/ 50, /*->24826*/
/*24776*/             OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24778*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24780*/             OPC_Scope, 21, /*->24803*/ // 2 children in Scope
/*24782*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*24785*/               OPC_EmitMergeInputChains1_0,
/*24786*/               OPC_EmitInteger, MVT::i32, 14, 
/*24789*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24792*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*24803*/             /*Scope*/ 21, /*->24825*/
/*24804*/               OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*24807*/               OPC_EmitMergeInputChains1_0,
/*24808*/               OPC_EmitInteger, MVT::i32, 14, 
/*24811*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24814*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*24825*/             0, /*End of Scope*/
/*24826*/           0, /*End of Scope*/
/*24827*/         /*Scope*/ 77, /*->24905*/
/*24828*/           OPC_CheckPredicate, 38, // Predicate_store
/*24830*/           OPC_Scope, 23, /*->24855*/ // 2 children in Scope
/*24832*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24834*/             OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*24837*/             OPC_EmitMergeInputChains1_0,
/*24838*/             OPC_EmitInteger, MVT::i32, 14, 
/*24841*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24844*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*24855*/           /*Scope*/ 48, /*->24904*/
/*24856*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24858*/             OPC_Scope, 21, /*->24881*/ // 2 children in Scope
/*24860*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24863*/               OPC_EmitMergeInputChains1_0,
/*24864*/               OPC_EmitInteger, MVT::i32, 14, 
/*24867*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24870*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24881*/             /*Scope*/ 21, /*->24903*/
/*24882*/               OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24885*/               OPC_EmitMergeInputChains1_0,
/*24886*/               OPC_EmitInteger, MVT::i32, 14, 
/*24889*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24892*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24903*/             0, /*End of Scope*/
/*24904*/           0, /*End of Scope*/
/*24905*/         /*Scope*/ 106, /*->25012*/
/*24906*/           OPC_CheckPredicate, 39, // Predicate_truncstore
/*24908*/           OPC_Scope, 50, /*->24960*/ // 2 children in Scope
/*24910*/             OPC_CheckPredicate, 41, // Predicate_truncstorei8
/*24912*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24914*/             OPC_Scope, 21, /*->24937*/ // 2 children in Scope
/*24916*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24919*/               OPC_EmitMergeInputChains1_0,
/*24920*/               OPC_EmitInteger, MVT::i32, 14, 
/*24923*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24926*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24937*/             /*Scope*/ 21, /*->24959*/
/*24938*/               OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24941*/               OPC_EmitMergeInputChains1_0,
/*24942*/               OPC_EmitInteger, MVT::i32, 14, 
/*24945*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24948*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*24959*/             0, /*End of Scope*/
/*24960*/           /*Scope*/ 50, /*->25011*/
/*24961*/             OPC_CheckPredicate, 40, // Predicate_truncstorei16
/*24963*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24965*/             OPC_Scope, 21, /*->24988*/ // 2 children in Scope
/*24967*/               OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*24970*/               OPC_EmitMergeInputChains1_0,
/*24971*/               OPC_EmitInteger, MVT::i32, 14, 
/*24974*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24977*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*24988*/             /*Scope*/ 21, /*->25010*/
/*24989*/               OPC_CheckComplexPat, /*CP*/10, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*24992*/               OPC_EmitMergeInputChains1_0,
/*24993*/               OPC_EmitInteger, MVT::i32, 14, 
/*24996*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24999*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*25010*/             0, /*End of Scope*/
/*25011*/           0, /*End of Scope*/
/*25012*/         0, /*End of Scope*/
/*25013*/       0, /*End of Scope*/
/*25014*/     /*Scope*/ 115, /*->25130*/
/*25015*/       OPC_CheckChild1Type, MVT::f64,
/*25017*/       OPC_RecordChild2, // #2 = $addr
/*25018*/       OPC_CheckChild2Type, MVT::i32,
/*25020*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*25022*/       OPC_CheckPredicate, 38, // Predicate_store
/*25024*/       OPC_Scope, 25, /*->25051*/ // 4 children in Scope
/*25026*/         OPC_CheckPredicate, 46, // Predicate_alignedstore32
/*25028*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25030*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*25033*/         OPC_EmitMergeInputChains1_0,
/*25034*/         OPC_EmitInteger, MVT::i32, 14, 
/*25037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*25051*/       /*Scope*/ 25, /*->25077*/
/*25052*/         OPC_CheckPredicate, 47, // Predicate_hword_alignedstore
/*25054*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25056*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25059*/         OPC_EmitMergeInputChains1_0,
/*25060*/         OPC_EmitInteger, MVT::i32, 14, 
/*25063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*25077*/       /*Scope*/ 25, /*->25103*/
/*25078*/         OPC_CheckPredicate, 48, // Predicate_byte_alignedstore
/*25080*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25082*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25085*/         OPC_EmitMergeInputChains1_0,
/*25086*/         OPC_EmitInteger, MVT::i32, 14, 
/*25089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*25103*/       /*Scope*/ 25, /*->25129*/
/*25104*/         OPC_CheckPredicate, 49, // Predicate_non_word_alignedstore
/*25106*/         OPC_CheckPatternPredicate, 22, // (getTargetLowering()->isBigEndian())
/*25108*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25111*/         OPC_EmitMergeInputChains1_0,
/*25112*/         OPC_EmitInteger, MVT::i32, 14, 
/*25115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*25129*/       0, /*End of Scope*/
/*25130*/     /*Scope*/ 32, /*->25163*/
/*25131*/       OPC_CheckChild1Type, MVT::f32,
/*25133*/       OPC_RecordChild2, // #2 = $addr
/*25134*/       OPC_CheckChild2Type, MVT::i32,
/*25136*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*25138*/       OPC_CheckPredicate, 38, // Predicate_store
/*25140*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25142*/       OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*25145*/       OPC_EmitMergeInputChains1_0,
/*25146*/       OPC_EmitInteger, MVT::i32, 14, 
/*25149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*25163*/     /*Scope*/ 3|128,1/*131*/, /*->25296*/
/*25165*/       OPC_CheckChild1Type, MVT::v2f64,
/*25167*/       OPC_RecordChild2, // #2 = $addr
/*25168*/       OPC_CheckChild2Type, MVT::i32,
/*25170*/       OPC_CheckPredicate, 37, // Predicate_unindexedstore
/*25172*/       OPC_CheckPredicate, 38, // Predicate_store
/*25174*/       OPC_Scope, 23, /*->25199*/ // 5 children in Scope
/*25176*/         OPC_CheckPredicate, 50, // Predicate_dword_alignedstore
/*25178*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25181*/         OPC_EmitMergeInputChains1_0,
/*25182*/         OPC_EmitInteger, MVT::i32, 14, 
/*25185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25199*/       /*Scope*/ 23, /*->25223*/
/*25200*/         OPC_CheckPredicate, 51, // Predicate_word_alignedstore
/*25202*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25205*/         OPC_EmitMergeInputChains1_0,
/*25206*/         OPC_EmitInteger, MVT::i32, 14, 
/*25209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                  // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25223*/       /*Scope*/ 25, /*->25249*/
/*25224*/         OPC_CheckPredicate, 47, // Predicate_hword_alignedstore
/*25226*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25228*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25231*/         OPC_EmitMergeInputChains1_0,
/*25232*/         OPC_EmitInteger, MVT::i32, 14, 
/*25235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25238*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                  // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25249*/       /*Scope*/ 25, /*->25275*/
/*25250*/         OPC_CheckPredicate, 48, // Predicate_byte_alignedstore
/*25252*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*25254*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*25257*/         OPC_EmitMergeInputChains1_0,
/*25258*/         OPC_EmitInteger, MVT::i32, 14, 
/*25261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                  // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                  // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*25275*/       /*Scope*/ 19, /*->25295*/
/*25276*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*25278*/         OPC_EmitMergeInputChains1_0,
/*25279*/         OPC_EmitInteger, MVT::i32, 14, 
/*25282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*25295*/       0, /*End of Scope*/
/*25296*/     0, /*End of Scope*/
/*25297*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 77|128,11/*1485*/,  TARGET_VAL(ARMISD::CMPZ),// ->26787
/*25302*/   OPC_Scope, 6|128,1/*134*/, /*->25439*/ // 12 children in Scope
/*25305*/     OPC_MoveChild, 0,
/*25307*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->25373
/*25311*/       OPC_RecordChild0, // #0 = $Rn
/*25312*/       OPC_RecordChild1, // #1 = $shift
/*25313*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*25315*/       OPC_CheckType, MVT::i32,
/*25317*/       OPC_MoveParent,
/*25318*/       OPC_MoveChild, 1,
/*25320*/       OPC_CheckInteger, 0, 
/*25322*/       OPC_MoveParent,
/*25323*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25325*/       OPC_Scope, 22, /*->25349*/ // 2 children in Scope
/*25327*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25330*/         OPC_EmitInteger, MVT::i32, 14, 
/*25333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25336*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25349*/       /*Scope*/ 22, /*->25372*/
/*25350*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25353*/         OPC_EmitInteger, MVT::i32, 14, 
/*25356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25372*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->25438
/*25376*/       OPC_RecordChild0, // #0 = $Rn
/*25377*/       OPC_RecordChild1, // #1 = $shift
/*25378*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*25380*/       OPC_CheckType, MVT::i32,
/*25382*/       OPC_MoveParent,
/*25383*/       OPC_MoveChild, 1,
/*25385*/       OPC_CheckInteger, 0, 
/*25387*/       OPC_MoveParent,
/*25388*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25390*/       OPC_Scope, 22, /*->25414*/ // 2 children in Scope
/*25392*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25395*/         OPC_EmitInteger, MVT::i32, 14, 
/*25398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25414*/       /*Scope*/ 22, /*->25437*/
/*25415*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25418*/         OPC_EmitInteger, MVT::i32, 14, 
/*25421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25437*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25439*/   /*Scope*/ 39, /*->25479*/
/*25440*/     OPC_RecordChild0, // #0 = $Rn
/*25441*/     OPC_CheckChild0Type, MVT::i32,
/*25443*/     OPC_MoveChild, 1,
/*25445*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25448*/     OPC_MoveChild, 0,
/*25450*/     OPC_CheckInteger, 0, 
/*25452*/     OPC_MoveParent,
/*25453*/     OPC_RecordChild1, // #1 = $shift
/*25454*/     OPC_MoveParent,
/*25455*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25457*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25460*/     OPC_EmitInteger, MVT::i32, 14, 
/*25463*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25466*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25479*/   /*Scope*/ 11|128,2/*267*/, /*->25748*/
/*25481*/     OPC_MoveChild, 0,
/*25483*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->25521
/*25487*/       OPC_MoveChild, 0,
/*25489*/       OPC_CheckInteger, 0, 
/*25491*/       OPC_MoveParent,
/*25492*/       OPC_RecordChild1, // #0 = $shift
/*25493*/       OPC_CheckType, MVT::i32,
/*25495*/       OPC_MoveParent,
/*25496*/       OPC_RecordChild1, // #1 = $Rn
/*25497*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25499*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25502*/       OPC_EmitInteger, MVT::i32, 14, 
/*25505*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25508*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::AND),// ->25634
/*25524*/       OPC_RecordChild0, // #0 = $Rn
/*25525*/       OPC_RecordChild1, // #1 = $shift
/*25526*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*25528*/       OPC_CheckType, MVT::i32,
/*25530*/       OPC_MoveParent,
/*25531*/       OPC_MoveChild, 1,
/*25533*/       OPC_CheckInteger, 0, 
/*25535*/       OPC_MoveParent,
/*25536*/       OPC_Scope, 23, /*->25561*/ // 4 children in Scope
/*25538*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25540*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25543*/         OPC_EmitInteger, MVT::i32, 14, 
/*25546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25549*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25561*/       /*Scope*/ 23, /*->25585*/
/*25562*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25564*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25567*/         OPC_EmitInteger, MVT::i32, 14, 
/*25570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25585*/       /*Scope*/ 23, /*->25609*/
/*25586*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25588*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25591*/         OPC_EmitInteger, MVT::i32, 14, 
/*25594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25597*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25609*/       /*Scope*/ 23, /*->25633*/
/*25610*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25612*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25615*/         OPC_EmitInteger, MVT::i32, 14, 
/*25618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25621*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25633*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 110,  TARGET_VAL(ISD::XOR),// ->25747
/*25637*/       OPC_RecordChild0, // #0 = $Rn
/*25638*/       OPC_RecordChild1, // #1 = $shift
/*25639*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*25641*/       OPC_CheckType, MVT::i32,
/*25643*/       OPC_MoveParent,
/*25644*/       OPC_MoveChild, 1,
/*25646*/       OPC_CheckInteger, 0, 
/*25648*/       OPC_MoveParent,
/*25649*/       OPC_Scope, 23, /*->25674*/ // 4 children in Scope
/*25651*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25653*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25656*/         OPC_EmitInteger, MVT::i32, 14, 
/*25659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25662*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25674*/       /*Scope*/ 23, /*->25698*/
/*25675*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25677*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25680*/         OPC_EmitInteger, MVT::i32, 14, 
/*25683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25698*/       /*Scope*/ 23, /*->25722*/
/*25699*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25701*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25704*/         OPC_EmitInteger, MVT::i32, 14, 
/*25707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25710*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25722*/       /*Scope*/ 23, /*->25746*/
/*25723*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25725*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25728*/         OPC_EmitInteger, MVT::i32, 14, 
/*25731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25746*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*25748*/   /*Scope*/ 65, /*->25814*/
/*25749*/     OPC_RecordChild0, // #0 = $Rn
/*25750*/     OPC_CheckChild0Type, MVT::i32,
/*25752*/     OPC_MoveChild, 1,
/*25754*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*25757*/     OPC_MoveChild, 0,
/*25759*/     OPC_CheckInteger, 0, 
/*25761*/     OPC_MoveParent,
/*25762*/     OPC_RecordChild1, // #1 = $shift
/*25763*/     OPC_MoveParent,
/*25764*/     OPC_Scope, 23, /*->25789*/ // 2 children in Scope
/*25766*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25768*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*25771*/       OPC_EmitInteger, MVT::i32, 14, 
/*25774*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25777*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25789*/     /*Scope*/ 23, /*->25813*/
/*25790*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25792*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25795*/       OPC_EmitInteger, MVT::i32, 14, 
/*25798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25813*/     0, /*End of Scope*/
/*25814*/   /*Scope*/ 103|128,1/*231*/, /*->26047*/
/*25816*/     OPC_MoveChild, 0,
/*25818*/     OPC_SwitchOpcode /*3 cases */, 60,  TARGET_VAL(ISD::SUB),// ->25882
/*25822*/       OPC_MoveChild, 0,
/*25824*/       OPC_CheckInteger, 0, 
/*25826*/       OPC_MoveParent,
/*25827*/       OPC_RecordChild1, // #0 = $shift
/*25828*/       OPC_CheckType, MVT::i32,
/*25830*/       OPC_MoveParent,
/*25831*/       OPC_RecordChild1, // #1 = $Rn
/*25832*/       OPC_Scope, 23, /*->25857*/ // 2 children in Scope
/*25834*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25836*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*25839*/         OPC_EmitInteger, MVT::i32, 14, 
/*25842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25845*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*25857*/       /*Scope*/ 23, /*->25881*/
/*25858*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25860*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25863*/         OPC_EmitInteger, MVT::i32, 14, 
/*25866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25881*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->25964
/*25885*/       OPC_RecordChild0, // #0 = $Rn
/*25886*/       OPC_RecordChild1, // #1 = $imm
/*25887*/       OPC_MoveChild, 1,
/*25889*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25892*/       OPC_Scope, 34, /*->25928*/ // 2 children in Scope
/*25894*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25896*/         OPC_MoveParent,
/*25897*/         OPC_CheckPredicate, 52, // Predicate_and_su
/*25899*/         OPC_CheckType, MVT::i32,
/*25901*/         OPC_MoveParent,
/*25902*/         OPC_MoveChild, 1,
/*25904*/         OPC_CheckInteger, 0, 
/*25906*/         OPC_MoveParent,
/*25907*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25909*/         OPC_EmitConvertToTarget, 1,
/*25911*/         OPC_EmitInteger, MVT::i32, 14, 
/*25914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25917*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25928*/       /*Scope*/ 34, /*->25963*/
/*25929*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*25931*/         OPC_MoveParent,
/*25932*/         OPC_CheckPredicate, 52, // Predicate_and_su
/*25934*/         OPC_CheckType, MVT::i32,
/*25936*/         OPC_MoveParent,
/*25937*/         OPC_MoveChild, 1,
/*25939*/         OPC_CheckInteger, 0, 
/*25941*/         OPC_MoveParent,
/*25942*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25944*/         OPC_EmitConvertToTarget, 1,
/*25946*/         OPC_EmitInteger, MVT::i32, 14, 
/*25949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*25963*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->26046
/*25967*/       OPC_RecordChild0, // #0 = $Rn
/*25968*/       OPC_RecordChild1, // #1 = $imm
/*25969*/       OPC_MoveChild, 1,
/*25971*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25974*/       OPC_Scope, 34, /*->26010*/ // 2 children in Scope
/*25976*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*25978*/         OPC_MoveParent,
/*25979*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*25981*/         OPC_CheckType, MVT::i32,
/*25983*/         OPC_MoveParent,
/*25984*/         OPC_MoveChild, 1,
/*25986*/         OPC_CheckInteger, 0, 
/*25988*/         OPC_MoveParent,
/*25989*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25991*/         OPC_EmitConvertToTarget, 1,
/*25993*/         OPC_EmitInteger, MVT::i32, 14, 
/*25996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25999*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26010*/       /*Scope*/ 34, /*->26045*/
/*26011*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26013*/         OPC_MoveParent,
/*26014*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*26016*/         OPC_CheckType, MVT::i32,
/*26018*/         OPC_MoveParent,
/*26019*/         OPC_MoveChild, 1,
/*26021*/         OPC_CheckInteger, 0, 
/*26023*/         OPC_MoveParent,
/*26024*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26026*/         OPC_EmitConvertToTarget, 1,
/*26028*/         OPC_EmitInteger, MVT::i32, 14, 
/*26031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26034*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*26045*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*26047*/   /*Scope*/ 76, /*->26124*/
/*26048*/     OPC_RecordChild0, // #0 = $src
/*26049*/     OPC_CheckChild0Type, MVT::i32,
/*26051*/     OPC_RecordChild1, // #1 = $rhs
/*26052*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26054*/     OPC_Scope, 22, /*->26078*/ // 3 children in Scope
/*26056*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26059*/       OPC_EmitInteger, MVT::i32, 14, 
/*26062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26078*/     /*Scope*/ 22, /*->26101*/
/*26079*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26082*/       OPC_EmitInteger, MVT::i32, 14, 
/*26085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26088*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26101*/     /*Scope*/ 21, /*->26123*/
/*26102*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*26105*/       OPC_EmitInteger, MVT::i32, 14, 
/*26108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26123*/     0, /*End of Scope*/
/*26124*/   /*Scope*/ 95, /*->26220*/
/*26125*/     OPC_MoveChild, 0,
/*26127*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->26185
/*26131*/       OPC_RecordChild0, // #0 = $Rn
/*26132*/       OPC_RecordChild1, // #1 = $Rm
/*26133*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*26135*/       OPC_CheckType, MVT::i32,
/*26137*/       OPC_MoveParent,
/*26138*/       OPC_MoveChild, 1,
/*26140*/       OPC_CheckInteger, 0, 
/*26142*/       OPC_MoveParent,
/*26143*/       OPC_Scope, 19, /*->26164*/ // 2 children in Scope
/*26145*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26147*/         OPC_EmitInteger, MVT::i32, 14, 
/*26150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26164*/       /*Scope*/ 19, /*->26184*/
/*26165*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26167*/         OPC_EmitInteger, MVT::i32, 14, 
/*26170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26184*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->26219
/*26188*/       OPC_RecordChild0, // #0 = $Rn
/*26189*/       OPC_RecordChild1, // #1 = $Rm
/*26190*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*26192*/       OPC_CheckType, MVT::i32,
/*26194*/       OPC_MoveParent,
/*26195*/       OPC_MoveChild, 1,
/*26197*/       OPC_CheckInteger, 0, 
/*26199*/       OPC_MoveParent,
/*26200*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26202*/       OPC_EmitInteger, MVT::i32, 14, 
/*26205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*26220*/   /*Scope*/ 27, /*->26248*/
/*26221*/     OPC_RecordChild0, // #0 = $lhs
/*26222*/     OPC_CheckChild0Type, MVT::i32,
/*26224*/     OPC_RecordChild1, // #1 = $rhs
/*26225*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26227*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26230*/     OPC_EmitInteger, MVT::i32, 14, 
/*26233*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26236*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26248*/   /*Scope*/ 102, /*->26351*/
/*26249*/     OPC_MoveChild, 0,
/*26251*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->26301
/*26255*/       OPC_RecordChild0, // #0 = $Rn
/*26256*/       OPC_RecordChild1, // #1 = $Rm
/*26257*/       OPC_CheckPredicate, 52, // Predicate_and_su
/*26259*/       OPC_CheckType, MVT::i32,
/*26261*/       OPC_MoveParent,
/*26262*/       OPC_MoveChild, 1,
/*26264*/       OPC_CheckInteger, 0, 
/*26266*/       OPC_MoveParent,
/*26267*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26269*/       OPC_EmitInteger, MVT::i32, 14, 
/*26272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26275*/       OPC_Scope, 11, /*->26288*/ // 2 children in Scope
/*26277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26288*/       /*Scope*/ 11, /*->26300*/
/*26289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26300*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->26350
/*26304*/       OPC_RecordChild0, // #0 = $Rn
/*26305*/       OPC_RecordChild1, // #1 = $Rm
/*26306*/       OPC_CheckPredicate, 53, // Predicate_xor_su
/*26308*/       OPC_CheckType, MVT::i32,
/*26310*/       OPC_MoveParent,
/*26311*/       OPC_MoveChild, 1,
/*26313*/       OPC_CheckInteger, 0, 
/*26315*/       OPC_MoveParent,
/*26316*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26318*/       OPC_EmitInteger, MVT::i32, 14, 
/*26321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26324*/       OPC_Scope, 11, /*->26337*/ // 2 children in Scope
/*26326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26337*/       /*Scope*/ 11, /*->26349*/
/*26338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26349*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*26351*/   /*Scope*/ 4|128,1/*132*/, /*->26485*/
/*26353*/     OPC_RecordChild0, // #0 = $rhs
/*26354*/     OPC_CheckChild0Type, MVT::i32,
/*26356*/     OPC_Scope, 51, /*->26409*/ // 2 children in Scope
/*26358*/       OPC_RecordChild1, // #1 = $src
/*26359*/       OPC_Scope, 23, /*->26384*/ // 2 children in Scope
/*26361*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26363*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*26366*/         OPC_EmitInteger, MVT::i32, 14, 
/*26369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26384*/       /*Scope*/ 23, /*->26408*/
/*26385*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26387*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26390*/         OPC_EmitInteger, MVT::i32, 14, 
/*26393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                  // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26408*/       0, /*End of Scope*/
/*26409*/     /*Scope*/ 74, /*->26484*/
/*26410*/       OPC_MoveChild, 1,
/*26412*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26415*/       OPC_MoveChild, 0,
/*26417*/       OPC_CheckInteger, 0, 
/*26419*/       OPC_MoveParent,
/*26420*/       OPC_RecordChild1, // #1 = $Rm
/*26421*/       OPC_MoveParent,
/*26422*/       OPC_Scope, 19, /*->26443*/ // 3 children in Scope
/*26424*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26426*/         OPC_EmitInteger, MVT::i32, 14, 
/*26429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26432*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26443*/       /*Scope*/ 19, /*->26463*/
/*26444*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26446*/         OPC_EmitInteger, MVT::i32, 14, 
/*26449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26452*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26463*/       /*Scope*/ 19, /*->26483*/
/*26464*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26466*/         OPC_EmitInteger, MVT::i32, 14, 
/*26469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26483*/       0, /*End of Scope*/
/*26484*/     0, /*End of Scope*/
/*26485*/   /*Scope*/ 77, /*->26563*/
/*26486*/     OPC_MoveChild, 0,
/*26488*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26491*/     OPC_MoveChild, 0,
/*26493*/     OPC_CheckInteger, 0, 
/*26495*/     OPC_MoveParent,
/*26496*/     OPC_RecordChild1, // #0 = $Rm
/*26497*/     OPC_CheckType, MVT::i32,
/*26499*/     OPC_MoveParent,
/*26500*/     OPC_RecordChild1, // #1 = $Rn
/*26501*/     OPC_Scope, 19, /*->26522*/ // 3 children in Scope
/*26503*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26505*/       OPC_EmitInteger, MVT::i32, 14, 
/*26508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26522*/     /*Scope*/ 19, /*->26542*/
/*26523*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26525*/       OPC_EmitInteger, MVT::i32, 14, 
/*26528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26531*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26542*/     /*Scope*/ 19, /*->26562*/
/*26543*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26545*/       OPC_EmitInteger, MVT::i32, 14, 
/*26548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26562*/     0, /*End of Scope*/
/*26563*/   /*Scope*/ 93|128,1/*221*/, /*->26786*/
/*26565*/     OPC_RecordChild0, // #0 = $src
/*26566*/     OPC_CheckChild0Type, MVT::i32,
/*26568*/     OPC_RecordChild1, // #1 = $imm
/*26569*/     OPC_Scope, 10|128,1/*138*/, /*->26710*/ // 4 children in Scope
/*26572*/       OPC_MoveChild, 1,
/*26574*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26577*/       OPC_Scope, 24, /*->26603*/ // 5 children in Scope
/*26579*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*26581*/         OPC_MoveParent,
/*26582*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26584*/         OPC_EmitConvertToTarget, 1,
/*26586*/         OPC_EmitInteger, MVT::i32, 14, 
/*26589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*26603*/       /*Scope*/ 27, /*->26631*/
/*26604*/         OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*26606*/         OPC_MoveParent,
/*26607*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26609*/         OPC_EmitConvertToTarget, 1,
/*26611*/         OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*26614*/         OPC_EmitInteger, MVT::i32, 14, 
/*26617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*26631*/       /*Scope*/ 24, /*->26656*/
/*26632*/         OPC_CheckPredicate, 54, // Predicate_imm0_255
/*26634*/         OPC_MoveParent,
/*26635*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26637*/         OPC_EmitConvertToTarget, 1,
/*26639*/         OPC_EmitInteger, MVT::i32, 14, 
/*26642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26645*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*26656*/       /*Scope*/ 24, /*->26681*/
/*26657*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*26659*/         OPC_MoveParent,
/*26660*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26662*/         OPC_EmitConvertToTarget, 1,
/*26664*/         OPC_EmitInteger, MVT::i32, 14, 
/*26667*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26670*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*26681*/       /*Scope*/ 27, /*->26709*/
/*26682*/         OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*26684*/         OPC_MoveParent,
/*26685*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26687*/         OPC_EmitConvertToTarget, 1,
/*26689*/         OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*26692*/         OPC_EmitInteger, MVT::i32, 14, 
/*26695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*26709*/       0, /*End of Scope*/
/*26710*/     /*Scope*/ 19, /*->26730*/
/*26711*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26713*/       OPC_EmitInteger, MVT::i32, 14, 
/*26716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*26730*/     /*Scope*/ 19, /*->26750*/
/*26731*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26733*/       OPC_EmitInteger, MVT::i32, 14, 
/*26736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26750*/     /*Scope*/ 34, /*->26785*/
/*26751*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26753*/       OPC_EmitInteger, MVT::i32, 14, 
/*26756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26759*/       OPC_Scope, 11, /*->26772*/ // 2 children in Scope
/*26761*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26772*/       /*Scope*/ 11, /*->26784*/
/*26773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*26784*/       0, /*End of Scope*/
/*26785*/     0, /*End of Scope*/
/*26786*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 20|128,5/*660*/,  TARGET_VAL(ARMISD::CMOV),// ->27451
/*26791*/   OPC_CaptureGlueInput,
/*26792*/   OPC_RecordChild0, // #0 = $false
/*26793*/   OPC_Scope, 47, /*->26842*/ // 3 children in Scope
/*26795*/     OPC_RecordChild1, // #1 = $shift
/*26796*/     OPC_RecordChild2, // #2 = $p
/*26797*/     OPC_CheckType, MVT::i32,
/*26799*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26801*/     OPC_Scope, 19, /*->26822*/ // 2 children in Scope
/*26803*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*26806*/       OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #6 #7
/*26809*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*26822*/     /*Scope*/ 18, /*->26841*/
/*26823*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*26826*/       OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #5 #6
/*26829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*26841*/     0, /*End of Scope*/
/*26842*/   /*Scope*/ 34|128,1/*162*/, /*->27006*/
/*26844*/     OPC_MoveChild, 1,
/*26846*/     OPC_SwitchOpcode /*4 cases */, 35,  TARGET_VAL(ISD::SHL),// ->26885
/*26850*/       OPC_RecordChild0, // #1 = $Rm
/*26851*/       OPC_RecordChild1, // #2 = $imm
/*26852*/       OPC_MoveChild, 1,
/*26854*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26857*/       OPC_CheckPredicate, 55, // Predicate_imm0_31
/*26859*/       OPC_CheckType, MVT::i32,
/*26861*/       OPC_MoveParent,
/*26862*/       OPC_MoveParent,
/*26863*/       OPC_RecordChild2, // #3 = $p
/*26864*/       OPC_CheckType, MVT::i32,
/*26866*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26868*/       OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*26871*/       OPC_EmitConvertToTarget, 2,
/*26873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
              /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRL),// ->26926
/*26888*/       OPC_RecordChild0, // #1 = $Rm
/*26889*/       OPC_RecordChild1, // #2 = $imm
/*26890*/       OPC_MoveChild, 1,
/*26892*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26895*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*26897*/       OPC_CheckType, MVT::i32,
/*26899*/       OPC_MoveParent,
/*26900*/       OPC_MoveParent,
/*26901*/       OPC_RecordChild2, // #3 = $p
/*26902*/       OPC_CheckType, MVT::i32,
/*26904*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26906*/       OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*26909*/       OPC_EmitConvertToTarget, 2,
/*26911*/       OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*26914*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
              /*SwitchOpcode*/ 38,  TARGET_VAL(ISD::SRA),// ->26967
/*26929*/       OPC_RecordChild0, // #1 = $Rm
/*26930*/       OPC_RecordChild1, // #2 = $imm
/*26931*/       OPC_MoveChild, 1,
/*26933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26936*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*26938*/       OPC_CheckType, MVT::i32,
/*26940*/       OPC_MoveParent,
/*26941*/       OPC_MoveParent,
/*26942*/       OPC_RecordChild2, // #3 = $p
/*26943*/       OPC_CheckType, MVT::i32,
/*26945*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26947*/       OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*26950*/       OPC_EmitConvertToTarget, 2,
/*26952*/       OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*26955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::ROTR),// ->27005
/*26970*/       OPC_RecordChild0, // #1 = $Rm
/*26971*/       OPC_RecordChild1, // #2 = $imm
/*26972*/       OPC_MoveChild, 1,
/*26974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26977*/       OPC_CheckPredicate, 55, // Predicate_imm0_31
/*26979*/       OPC_CheckType, MVT::i32,
/*26981*/       OPC_MoveParent,
/*26982*/       OPC_MoveParent,
/*26983*/       OPC_RecordChild2, // #3 = $p
/*26984*/       OPC_CheckType, MVT::i32,
/*26986*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26988*/       OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*26991*/       OPC_EmitConvertToTarget, 2,
/*26993*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
              0, // EndSwitchOpcode
/*27006*/   /*Scope*/ 58|128,3/*442*/, /*->27450*/
/*27008*/     OPC_RecordChild1, // #1 = $imm
/*27009*/     OPC_Scope, 80|128,1/*208*/, /*->27220*/ // 4 children in Scope
/*27012*/       OPC_MoveChild, 1,
/*27014*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27017*/       OPC_Scope, 24, /*->27043*/ // 7 children in Scope
/*27019*/         OPC_CheckPredicate, 56, // Predicate_imm0_65535
/*27021*/         OPC_MoveParent,
/*27022*/         OPC_RecordChild2, // #2 = $p
/*27023*/         OPC_CheckType, MVT::i32,
/*27025*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*27027*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27030*/         OPC_EmitConvertToTarget, 1,
/*27032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27043*/       /*Scope*/ 24, /*->27068*/
/*27044*/         OPC_CheckPredicate, 3, // Predicate_so_imm
/*27046*/         OPC_MoveParent,
/*27047*/         OPC_RecordChild2, // #2 = $p
/*27048*/         OPC_CheckType, MVT::i32,
/*27050*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27052*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27055*/         OPC_EmitConvertToTarget, 1,
/*27057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27068*/       /*Scope*/ 27, /*->27096*/
/*27069*/         OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*27071*/         OPC_MoveParent,
/*27072*/         OPC_RecordChild2, // #2 = $p
/*27073*/         OPC_CheckType, MVT::i32,
/*27075*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27077*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27080*/         OPC_EmitConvertToTarget, 1,
/*27082*/         OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*27085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27096*/       /*Scope*/ 24, /*->27121*/
/*27097*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*27099*/         OPC_MoveParent,
/*27100*/         OPC_RecordChild2, // #2 = $p
/*27101*/         OPC_CheckType, MVT::i32,
/*27103*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27105*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27108*/         OPC_EmitConvertToTarget, 1,
/*27110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27121*/       /*Scope*/ 24, /*->27146*/
/*27122*/         OPC_CheckPredicate, 56, // Predicate_imm0_65535
/*27124*/         OPC_MoveParent,
/*27125*/         OPC_RecordChild2, // #2 = $p
/*27126*/         OPC_CheckType, MVT::i32,
/*27128*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27130*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27133*/         OPC_EmitConvertToTarget, 1,
/*27135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27146*/       /*Scope*/ 27, /*->27174*/
/*27147*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*27149*/         OPC_MoveParent,
/*27150*/         OPC_RecordChild2, // #2 = $p
/*27151*/         OPC_CheckType, MVT::i32,
/*27153*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27155*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27158*/         OPC_EmitConvertToTarget, 1,
/*27160*/         OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*27163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                  // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27174*/       /*Scope*/ 44, /*->27219*/
/*27175*/         OPC_MoveParent,
/*27176*/         OPC_RecordChild2, // #2 = $p
/*27177*/         OPC_CheckType, MVT::i32,
/*27179*/         OPC_Scope, 18, /*->27199*/ // 2 children in Scope
/*27181*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*27183*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27186*/           OPC_EmitConvertToTarget, 1,
/*27188*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                    // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*27199*/         /*Scope*/ 18, /*->27218*/
/*27200*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27202*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27205*/           OPC_EmitConvertToTarget, 1,
/*27207*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                    // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*27218*/         0, /*End of Scope*/
/*27219*/       0, /*End of Scope*/
/*27220*/     /*Scope*/ 54, /*->27275*/
/*27221*/       OPC_RecordChild2, // #2 = $p
/*27222*/       OPC_CheckType, MVT::i32,
/*27224*/       OPC_Scope, 16, /*->27242*/ // 3 children in Scope
/*27226*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27228*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*27242*/       /*Scope*/ 16, /*->27259*/
/*27243*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27245*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*27259*/       /*Scope*/ 14, /*->27274*/
/*27260*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*27274*/       0, /*End of Scope*/
/*27275*/     /*Scope*/ 4|128,1/*132*/, /*->27409*/
/*27277*/       OPC_MoveChild, 2,
/*27279*/       OPC_Scope, 31, /*->27312*/ // 4 children in Scope
/*27281*/         OPC_CheckInteger, 12, 
/*27283*/         OPC_MoveParent,
/*27284*/         OPC_SwitchType /*2 cases */, 11,  MVT::f32,// ->27298
/*27287*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*27289*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                  /*SwitchType*/ 11,  MVT::f64,// ->27311
/*27300*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*27302*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                  0, // EndSwitchType
/*27312*/       /*Scope*/ 31, /*->27344*/
/*27313*/         OPC_CheckInteger, 10, 
/*27315*/         OPC_MoveParent,
/*27316*/         OPC_SwitchType /*2 cases */, 11,  MVT::f32,// ->27330
/*27319*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*27321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                  /*SwitchType*/ 11,  MVT::f64,// ->27343
/*27332*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*27334*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                  0, // EndSwitchType
/*27344*/       /*Scope*/ 31, /*->27376*/
/*27345*/         OPC_CheckInteger, 0, 
/*27347*/         OPC_MoveParent,
/*27348*/         OPC_SwitchType /*2 cases */, 11,  MVT::f32,// ->27362
/*27351*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*27353*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                  /*SwitchType*/ 11,  MVT::f64,// ->27375
/*27364*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*27366*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                  0, // EndSwitchType
/*27376*/       /*Scope*/ 31, /*->27408*/
/*27377*/         OPC_CheckInteger, 6, 
/*27379*/         OPC_MoveParent,
/*27380*/         OPC_SwitchType /*2 cases */, 11,  MVT::f32,// ->27394
/*27383*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*27385*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                  /*SwitchType*/ 11,  MVT::f64,// ->27407
/*27396*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*27398*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                  0, // EndSwitchType
/*27408*/       0, /*End of Scope*/
/*27409*/     /*Scope*/ 39, /*->27449*/
/*27410*/       OPC_RecordChild2, // #2 = $p
/*27411*/       OPC_SwitchType /*2 cases */, 16,  MVT::f64,// ->27430
/*27414*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*27416*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27419*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
                /*SwitchType*/ 16,  MVT::f32,// ->27448
/*27432*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*27434*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                  // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                  // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
                0, // EndSwitchType
/*27449*/     0, /*End of Scope*/
/*27450*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 113|128,37/*4849*/,  TARGET_VAL(ISD::LOAD),// ->32304
/*27455*/   OPC_RecordMemRef,
/*27456*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*27457*/   OPC_Scope, 74|128,1/*202*/, /*->27662*/ // 5 children in Scope
/*27460*/     OPC_RecordChild1, // #1 = $addr
/*27461*/     OPC_CheckChild1Type, MVT::i32,
/*27463*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27465*/     OPC_CheckType, MVT::i32,
/*27467*/     OPC_Scope, 25, /*->27494*/ // 3 children in Scope
/*27469*/       OPC_CheckPredicate, 30, // Predicate_load
/*27471*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27473*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27476*/       OPC_EmitMergeInputChains1_0,
/*27477*/       OPC_EmitInteger, MVT::i32, 14, 
/*27480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27483*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*27494*/     /*Scope*/ 56, /*->27551*/
/*27495*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*27497*/       OPC_Scope, 25, /*->27524*/ // 2 children in Scope
/*27499*/         OPC_CheckPredicate, 58, // Predicate_zextloadi16
/*27501*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27503*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27506*/         OPC_EmitMergeInputChains1_0,
/*27507*/         OPC_EmitInteger, MVT::i32, 14, 
/*27510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*27524*/       /*Scope*/ 25, /*->27550*/
/*27525*/         OPC_CheckPredicate, 59, // Predicate_zextloadi8
/*27527*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27529*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27532*/         OPC_EmitMergeInputChains1_0,
/*27533*/         OPC_EmitInteger, MVT::i32, 14, 
/*27536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*27550*/       0, /*End of Scope*/
/*27551*/     /*Scope*/ 109, /*->27661*/
/*27552*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*27554*/       OPC_Scope, 25, /*->27581*/ // 3 children in Scope
/*27556*/         OPC_CheckPredicate, 61, // Predicate_sextloadi16
/*27558*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27560*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27563*/         OPC_EmitMergeInputChains1_0,
/*27564*/         OPC_EmitInteger, MVT::i32, 14, 
/*27567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*27581*/       /*Scope*/ 52, /*->27634*/
/*27582*/         OPC_CheckPredicate, 62, // Predicate_sextloadi8
/*27584*/         OPC_Scope, 23, /*->27609*/ // 2 children in Scope
/*27586*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27588*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*27591*/           OPC_EmitMergeInputChains1_0,
/*27592*/           OPC_EmitInteger, MVT::i32, 14, 
/*27595*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27598*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*27609*/         /*Scope*/ 23, /*->27633*/
/*27610*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27612*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27615*/           OPC_EmitMergeInputChains1_0,
/*27616*/           OPC_EmitInteger, MVT::i32, 14, 
/*27619*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27622*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*27633*/         0, /*End of Scope*/
/*27634*/       /*Scope*/ 25, /*->27660*/
/*27635*/         OPC_CheckPredicate, 61, // Predicate_sextloadi16
/*27637*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27639*/         OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27642*/         OPC_EmitMergeInputChains1_0,
/*27643*/         OPC_EmitInteger, MVT::i32, 14, 
/*27646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27649*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*27660*/       0, /*End of Scope*/
/*27661*/     0, /*End of Scope*/
/*27662*/   /*Scope*/ 30, /*->27693*/
/*27663*/     OPC_MoveChild, 1,
/*27665*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*27668*/     OPC_RecordChild0, // #1 = $addr
/*27669*/     OPC_MoveChild, 0,
/*27671*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*27674*/     OPC_MoveParent,
/*27675*/     OPC_MoveParent,
/*27676*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27678*/     OPC_CheckPredicate, 30, // Predicate_load
/*27680*/     OPC_CheckType, MVT::i32,
/*27682*/     OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*27684*/     OPC_EmitMergeInputChains1_0,
/*27685*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*27693*/   /*Scope*/ 37|128,16/*2085*/, /*->29780*/
/*27695*/     OPC_RecordChild1, // #1 = $shift
/*27696*/     OPC_CheckChild1Type, MVT::i32,
/*27698*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27700*/     OPC_CheckType, MVT::i32,
/*27702*/     OPC_Scope, 26, /*->27730*/ // 24 children in Scope
/*27704*/       OPC_CheckPredicate, 30, // Predicate_load
/*27706*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27708*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27711*/       OPC_EmitMergeInputChains1_0,
/*27712*/       OPC_EmitInteger, MVT::i32, 14, 
/*27715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27718*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*27730*/     /*Scope*/ 58, /*->27789*/
/*27731*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*27733*/       OPC_Scope, 26, /*->27761*/ // 2 children in Scope
/*27735*/         OPC_CheckPredicate, 59, // Predicate_zextloadi8
/*27737*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27739*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*27742*/         OPC_EmitMergeInputChains1_0,
/*27743*/         OPC_EmitInteger, MVT::i32, 14, 
/*27746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*27761*/       /*Scope*/ 26, /*->27788*/
/*27762*/         OPC_CheckPredicate, 58, // Predicate_zextloadi16
/*27764*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27766*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27769*/         OPC_EmitMergeInputChains1_0,
/*27770*/         OPC_EmitInteger, MVT::i32, 14, 
/*27773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27776*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*27788*/       0, /*End of Scope*/
/*27789*/     /*Scope*/ 58, /*->27848*/
/*27790*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*27792*/       OPC_Scope, 26, /*->27820*/ // 2 children in Scope
/*27794*/         OPC_CheckPredicate, 61, // Predicate_sextloadi16
/*27796*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27798*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27801*/         OPC_EmitMergeInputChains1_0,
/*27802*/         OPC_EmitInteger, MVT::i32, 14, 
/*27805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*27820*/       /*Scope*/ 26, /*->27847*/
/*27821*/         OPC_CheckPredicate, 62, // Predicate_sextloadi8
/*27823*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27825*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27828*/         OPC_EmitMergeInputChains1_0,
/*27829*/         OPC_EmitInteger, MVT::i32, 14, 
/*27832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*27847*/       0, /*End of Scope*/
/*27848*/     /*Scope*/ 28, /*->27877*/
/*27849*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*27851*/       OPC_CheckPredicate, 63, // Predicate_zextloadi1
/*27853*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27855*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27858*/       OPC_EmitMergeInputChains1_0,
/*27859*/       OPC_EmitInteger, MVT::i32, 14, 
/*27862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27877*/     /*Scope*/ 85, /*->27963*/
/*27878*/       OPC_CheckPredicate, 64, // Predicate_extload
/*27880*/       OPC_Scope, 26, /*->27908*/ // 3 children in Scope
/*27882*/         OPC_CheckPredicate, 65, // Predicate_extloadi1
/*27884*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27886*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27889*/         OPC_EmitMergeInputChains1_0,
/*27890*/         OPC_EmitInteger, MVT::i32, 14, 
/*27893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27908*/       /*Scope*/ 26, /*->27935*/
/*27909*/         OPC_CheckPredicate, 66, // Predicate_extloadi8
/*27911*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27913*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*27916*/         OPC_EmitMergeInputChains1_0,
/*27917*/         OPC_EmitInteger, MVT::i32, 14, 
/*27920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*27935*/       /*Scope*/ 26, /*->27962*/
/*27936*/         OPC_CheckPredicate, 67, // Predicate_extloadi16
/*27938*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27940*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*27943*/         OPC_EmitMergeInputChains1_0,
/*27944*/         OPC_EmitInteger, MVT::i32, 14, 
/*27947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*27962*/       0, /*End of Scope*/
/*27963*/     /*Scope*/ 26, /*->27990*/
/*27964*/       OPC_CheckPredicate, 30, // Predicate_load
/*27966*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27968*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*27971*/       OPC_EmitMergeInputChains1_0,
/*27972*/       OPC_EmitInteger, MVT::i32, 14, 
/*27975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27978*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*27990*/     /*Scope*/ 58, /*->28049*/
/*27991*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*27993*/       OPC_Scope, 26, /*->28021*/ // 2 children in Scope
/*27995*/         OPC_CheckPredicate, 58, // Predicate_zextloadi16
/*27997*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27999*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28002*/         OPC_EmitMergeInputChains1_0,
/*28003*/         OPC_EmitInteger, MVT::i32, 14, 
/*28006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28009*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*28021*/       /*Scope*/ 26, /*->28048*/
/*28022*/         OPC_CheckPredicate, 59, // Predicate_zextloadi8
/*28024*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28026*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28029*/         OPC_EmitMergeInputChains1_0,
/*28030*/         OPC_EmitInteger, MVT::i32, 14, 
/*28033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28048*/       0, /*End of Scope*/
/*28049*/     /*Scope*/ 58, /*->28108*/
/*28050*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*28052*/       OPC_Scope, 26, /*->28080*/ // 2 children in Scope
/*28054*/         OPC_CheckPredicate, 61, // Predicate_sextloadi16
/*28056*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28058*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28061*/         OPC_EmitMergeInputChains1_0,
/*28062*/         OPC_EmitInteger, MVT::i32, 14, 
/*28065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*28080*/       /*Scope*/ 26, /*->28107*/
/*28081*/         OPC_CheckPredicate, 62, // Predicate_sextloadi8
/*28083*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28085*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28088*/         OPC_EmitMergeInputChains1_0,
/*28089*/         OPC_EmitInteger, MVT::i32, 14, 
/*28092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*28107*/       0, /*End of Scope*/
/*28108*/     /*Scope*/ 28, /*->28137*/
/*28109*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*28111*/       OPC_CheckPredicate, 63, // Predicate_zextloadi1
/*28113*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28115*/       OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28118*/       OPC_EmitMergeInputChains1_0,
/*28119*/       OPC_EmitInteger, MVT::i32, 14, 
/*28122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28137*/     /*Scope*/ 85, /*->28223*/
/*28138*/       OPC_CheckPredicate, 64, // Predicate_extload
/*28140*/       OPC_Scope, 26, /*->28168*/ // 3 children in Scope
/*28142*/         OPC_CheckPredicate, 65, // Predicate_extloadi1
/*28144*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28146*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28149*/         OPC_EmitMergeInputChains1_0,
/*28150*/         OPC_EmitInteger, MVT::i32, 14, 
/*28153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28156*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28168*/       /*Scope*/ 26, /*->28195*/
/*28169*/         OPC_CheckPredicate, 66, // Predicate_extloadi8
/*28171*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28173*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28176*/         OPC_EmitMergeInputChains1_0,
/*28177*/         OPC_EmitInteger, MVT::i32, 14, 
/*28180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28195*/       /*Scope*/ 26, /*->28222*/
/*28196*/         OPC_CheckPredicate, 67, // Predicate_extloadi16
/*28198*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28200*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28203*/         OPC_EmitMergeInputChains1_0,
/*28204*/         OPC_EmitInteger, MVT::i32, 14, 
/*28207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*28222*/       0, /*End of Scope*/
/*28223*/     /*Scope*/ 25, /*->28249*/
/*28224*/       OPC_CheckPredicate, 30, // Predicate_load
/*28226*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28228*/       OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28231*/       OPC_EmitMergeInputChains1_0,
/*28232*/       OPC_EmitInteger, MVT::i32, 14, 
/*28235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28238*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*28249*/     /*Scope*/ 56, /*->28306*/
/*28250*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*28252*/       OPC_Scope, 25, /*->28279*/ // 2 children in Scope
/*28254*/         OPC_CheckPredicate, 59, // Predicate_zextloadi8
/*28256*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28258*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28261*/         OPC_EmitMergeInputChains1_0,
/*28262*/         OPC_EmitInteger, MVT::i32, 14, 
/*28265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28279*/       /*Scope*/ 25, /*->28305*/
/*28280*/         OPC_CheckPredicate, 63, // Predicate_zextloadi1
/*28282*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28284*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28287*/         OPC_EmitMergeInputChains1_0,
/*28288*/         OPC_EmitInteger, MVT::i32, 14, 
/*28291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28305*/       0, /*End of Scope*/
/*28306*/     /*Scope*/ 107, /*->28414*/
/*28307*/       OPC_CheckPredicate, 64, // Predicate_extload
/*28309*/       OPC_Scope, 25, /*->28336*/ // 3 children in Scope
/*28311*/         OPC_CheckPredicate, 65, // Predicate_extloadi1
/*28313*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28315*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28318*/         OPC_EmitMergeInputChains1_0,
/*28319*/         OPC_EmitInteger, MVT::i32, 14, 
/*28322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28336*/       /*Scope*/ 50, /*->28387*/
/*28337*/         OPC_CheckPredicate, 66, // Predicate_extloadi8
/*28339*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28341*/         OPC_Scope, 21, /*->28364*/ // 2 children in Scope
/*28343*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28346*/           OPC_EmitMergeInputChains1_0,
/*28347*/           OPC_EmitInteger, MVT::i32, 14, 
/*28350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28353*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28364*/         /*Scope*/ 21, /*->28386*/
/*28365*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28368*/           OPC_EmitMergeInputChains1_0,
/*28369*/           OPC_EmitInteger, MVT::i32, 14, 
/*28372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28375*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*28386*/         0, /*End of Scope*/
/*28387*/       /*Scope*/ 25, /*->28413*/
/*28388*/         OPC_CheckPredicate, 67, // Predicate_extloadi16
/*28390*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28392*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28395*/         OPC_EmitMergeInputChains1_0,
/*28396*/         OPC_EmitInteger, MVT::i32, 14, 
/*28399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*28413*/       0, /*End of Scope*/
/*28414*/     /*Scope*/ 50, /*->28465*/
/*28415*/       OPC_CheckPredicate, 30, // Predicate_load
/*28417*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28419*/       OPC_Scope, 21, /*->28442*/ // 2 children in Scope
/*28421*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*28424*/         OPC_EmitMergeInputChains1_0,
/*28425*/         OPC_EmitInteger, MVT::i32, 14, 
/*28428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28431*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*28442*/       /*Scope*/ 21, /*->28464*/
/*28443*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*28446*/         OPC_EmitMergeInputChains1_0,
/*28447*/         OPC_EmitInteger, MVT::i32, 14, 
/*28450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*28464*/       0, /*End of Scope*/
/*28465*/     /*Scope*/ 106, /*->28572*/
/*28466*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*28468*/       OPC_Scope, 50, /*->28520*/ // 2 children in Scope
/*28470*/         OPC_CheckPredicate, 59, // Predicate_zextloadi8
/*28472*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28474*/         OPC_Scope, 21, /*->28497*/ // 2 children in Scope
/*28476*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28479*/           OPC_EmitMergeInputChains1_0,
/*28480*/           OPC_EmitInteger, MVT::i32, 14, 
/*28483*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28486*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28497*/         /*Scope*/ 21, /*->28519*/
/*28498*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28501*/           OPC_EmitMergeInputChains1_0,
/*28502*/           OPC_EmitInteger, MVT::i32, 14, 
/*28505*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28508*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28519*/         0, /*End of Scope*/
/*28520*/       /*Scope*/ 50, /*->28571*/
/*28521*/         OPC_CheckPredicate, 58, // Predicate_zextloadi16
/*28523*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28525*/         OPC_Scope, 21, /*->28548*/ // 2 children in Scope
/*28527*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28530*/           OPC_EmitMergeInputChains1_0,
/*28531*/           OPC_EmitInteger, MVT::i32, 14, 
/*28534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28537*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*28548*/         /*Scope*/ 21, /*->28570*/
/*28549*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28552*/           OPC_EmitMergeInputChains1_0,
/*28553*/           OPC_EmitInteger, MVT::i32, 14, 
/*28556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28559*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*28570*/         0, /*End of Scope*/
/*28571*/       0, /*End of Scope*/
/*28572*/     /*Scope*/ 25, /*->28598*/
/*28573*/       OPC_CheckPredicate, 30, // Predicate_load
/*28575*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28577*/       OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*28580*/       OPC_EmitMergeInputChains1_0,
/*28581*/       OPC_EmitInteger, MVT::i32, 14, 
/*28584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*28598*/     /*Scope*/ 52, /*->28651*/
/*28599*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*28601*/       OPC_CheckPredicate, 63, // Predicate_zextloadi1
/*28603*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28605*/       OPC_Scope, 21, /*->28628*/ // 2 children in Scope
/*28607*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28610*/         OPC_EmitMergeInputChains1_0,
/*28611*/         OPC_EmitInteger, MVT::i32, 14, 
/*28614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28628*/       /*Scope*/ 21, /*->28650*/
/*28629*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28632*/         OPC_EmitMergeInputChains1_0,
/*28633*/         OPC_EmitInteger, MVT::i32, 14, 
/*28636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28650*/       0, /*End of Scope*/
/*28651*/     /*Scope*/ 29|128,1/*157*/, /*->28810*/
/*28653*/       OPC_CheckPredicate, 64, // Predicate_extload
/*28655*/       OPC_Scope, 50, /*->28707*/ // 3 children in Scope
/*28657*/         OPC_CheckPredicate, 65, // Predicate_extloadi1
/*28659*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28661*/         OPC_Scope, 21, /*->28684*/ // 2 children in Scope
/*28663*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28666*/           OPC_EmitMergeInputChains1_0,
/*28667*/           OPC_EmitInteger, MVT::i32, 14, 
/*28670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28673*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28684*/         /*Scope*/ 21, /*->28706*/
/*28685*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28688*/           OPC_EmitMergeInputChains1_0,
/*28689*/           OPC_EmitInteger, MVT::i32, 14, 
/*28692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28695*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28706*/         0, /*End of Scope*/
/*28707*/       /*Scope*/ 50, /*->28758*/
/*28708*/         OPC_CheckPredicate, 66, // Predicate_extloadi8
/*28710*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28712*/         OPC_Scope, 21, /*->28735*/ // 2 children in Scope
/*28714*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*28717*/           OPC_EmitMergeInputChains1_0,
/*28718*/           OPC_EmitInteger, MVT::i32, 14, 
/*28721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28724*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*28735*/         /*Scope*/ 21, /*->28757*/
/*28736*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*28739*/           OPC_EmitMergeInputChains1_0,
/*28740*/           OPC_EmitInteger, MVT::i32, 14, 
/*28743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28746*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*28757*/         0, /*End of Scope*/
/*28758*/       /*Scope*/ 50, /*->28809*/
/*28759*/         OPC_CheckPredicate, 67, // Predicate_extloadi16
/*28761*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28763*/         OPC_Scope, 21, /*->28786*/ // 2 children in Scope
/*28765*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*28768*/           OPC_EmitMergeInputChains1_0,
/*28769*/           OPC_EmitInteger, MVT::i32, 14, 
/*28772*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28775*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*28786*/         /*Scope*/ 21, /*->28808*/
/*28787*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*28790*/           OPC_EmitMergeInputChains1_0,
/*28791*/           OPC_EmitInteger, MVT::i32, 14, 
/*28794*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28797*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*28808*/         0, /*End of Scope*/
/*28809*/       0, /*End of Scope*/
/*28810*/     /*Scope*/ 50, /*->28861*/
/*28811*/       OPC_CheckPredicate, 30, // Predicate_load
/*28813*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28815*/       OPC_Scope, 21, /*->28838*/ // 2 children in Scope
/*28817*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28820*/         OPC_EmitMergeInputChains1_0,
/*28821*/         OPC_EmitInteger, MVT::i32, 14, 
/*28824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*28838*/       /*Scope*/ 21, /*->28860*/
/*28839*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28842*/         OPC_EmitMergeInputChains1_0,
/*28843*/         OPC_EmitInteger, MVT::i32, 14, 
/*28846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*28860*/       0, /*End of Scope*/
/*28861*/     /*Scope*/ 106, /*->28968*/
/*28862*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*28864*/       OPC_Scope, 50, /*->28916*/ // 2 children in Scope
/*28866*/         OPC_CheckPredicate, 58, // Predicate_zextloadi16
/*28868*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28870*/         OPC_Scope, 21, /*->28893*/ // 2 children in Scope
/*28872*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28875*/           OPC_EmitMergeInputChains1_0,
/*28876*/           OPC_EmitInteger, MVT::i32, 14, 
/*28879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*28893*/         /*Scope*/ 21, /*->28915*/
/*28894*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28897*/           OPC_EmitMergeInputChains1_0,
/*28898*/           OPC_EmitInteger, MVT::i32, 14, 
/*28901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28904*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*28915*/         0, /*End of Scope*/
/*28916*/       /*Scope*/ 50, /*->28967*/
/*28917*/         OPC_CheckPredicate, 59, // Predicate_zextloadi8
/*28919*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28921*/         OPC_Scope, 21, /*->28944*/ // 2 children in Scope
/*28923*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28926*/           OPC_EmitMergeInputChains1_0,
/*28927*/           OPC_EmitInteger, MVT::i32, 14, 
/*28930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28933*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*28944*/         /*Scope*/ 21, /*->28966*/
/*28945*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28948*/           OPC_EmitMergeInputChains1_0,
/*28949*/           OPC_EmitInteger, MVT::i32, 14, 
/*28952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28955*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*28966*/         0, /*End of Scope*/
/*28967*/       0, /*End of Scope*/
/*28968*/     /*Scope*/ 106, /*->29075*/
/*28969*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*28971*/       OPC_Scope, 50, /*->29023*/ // 2 children in Scope
/*28973*/         OPC_CheckPredicate, 61, // Predicate_sextloadi16
/*28975*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28977*/         OPC_Scope, 21, /*->29000*/ // 2 children in Scope
/*28979*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28982*/           OPC_EmitMergeInputChains1_0,
/*28983*/           OPC_EmitInteger, MVT::i32, 14, 
/*28986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28989*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*29000*/         /*Scope*/ 21, /*->29022*/
/*29001*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29004*/           OPC_EmitMergeInputChains1_0,
/*29005*/           OPC_EmitInteger, MVT::i32, 14, 
/*29008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29011*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29022*/         0, /*End of Scope*/
/*29023*/       /*Scope*/ 50, /*->29074*/
/*29024*/         OPC_CheckPredicate, 62, // Predicate_sextloadi8
/*29026*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29028*/         OPC_Scope, 21, /*->29051*/ // 2 children in Scope
/*29030*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29033*/           OPC_EmitMergeInputChains1_0,
/*29034*/           OPC_EmitInteger, MVT::i32, 14, 
/*29037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29040*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*29051*/         /*Scope*/ 21, /*->29073*/
/*29052*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29055*/           OPC_EmitMergeInputChains1_0,
/*29056*/           OPC_EmitInteger, MVT::i32, 14, 
/*29059*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29062*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29073*/         0, /*End of Scope*/
/*29074*/       0, /*End of Scope*/
/*29075*/     /*Scope*/ 52, /*->29128*/
/*29076*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*29078*/       OPC_CheckPredicate, 63, // Predicate_zextloadi1
/*29080*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29082*/       OPC_Scope, 21, /*->29105*/ // 2 children in Scope
/*29084*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29087*/         OPC_EmitMergeInputChains1_0,
/*29088*/         OPC_EmitInteger, MVT::i32, 14, 
/*29091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29094*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29105*/       /*Scope*/ 21, /*->29127*/
/*29106*/         OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29109*/         OPC_EmitMergeInputChains1_0,
/*29110*/         OPC_EmitInteger, MVT::i32, 14, 
/*29113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29127*/       0, /*End of Scope*/
/*29128*/     /*Scope*/ 29|128,1/*157*/, /*->29287*/
/*29130*/       OPC_CheckPredicate, 64, // Predicate_extload
/*29132*/       OPC_Scope, 50, /*->29184*/ // 3 children in Scope
/*29134*/         OPC_CheckPredicate, 65, // Predicate_extloadi1
/*29136*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29138*/         OPC_Scope, 21, /*->29161*/ // 2 children in Scope
/*29140*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29143*/           OPC_EmitMergeInputChains1_0,
/*29144*/           OPC_EmitInteger, MVT::i32, 14, 
/*29147*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29150*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29161*/         /*Scope*/ 21, /*->29183*/
/*29162*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29165*/           OPC_EmitMergeInputChains1_0,
/*29166*/           OPC_EmitInteger, MVT::i32, 14, 
/*29169*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29172*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29183*/         0, /*End of Scope*/
/*29184*/       /*Scope*/ 50, /*->29235*/
/*29185*/         OPC_CheckPredicate, 66, // Predicate_extloadi8
/*29187*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29189*/         OPC_Scope, 21, /*->29212*/ // 2 children in Scope
/*29191*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29194*/           OPC_EmitMergeInputChains1_0,
/*29195*/           OPC_EmitInteger, MVT::i32, 14, 
/*29198*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29201*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29212*/         /*Scope*/ 21, /*->29234*/
/*29213*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29216*/           OPC_EmitMergeInputChains1_0,
/*29217*/           OPC_EmitInteger, MVT::i32, 14, 
/*29220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29234*/         0, /*End of Scope*/
/*29235*/       /*Scope*/ 50, /*->29286*/
/*29236*/         OPC_CheckPredicate, 67, // Predicate_extloadi16
/*29238*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29240*/         OPC_Scope, 21, /*->29263*/ // 2 children in Scope
/*29242*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29245*/           OPC_EmitMergeInputChains1_0,
/*29246*/           OPC_EmitInteger, MVT::i32, 14, 
/*29249*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29252*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*29263*/         /*Scope*/ 21, /*->29285*/
/*29264*/           OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29267*/           OPC_EmitMergeInputChains1_0,
/*29268*/           OPC_EmitInteger, MVT::i32, 14, 
/*29271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29274*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29285*/         0, /*End of Scope*/
/*29286*/       0, /*End of Scope*/
/*29287*/     /*Scope*/ 106|128,3/*490*/, /*->29779*/
/*29289*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*29291*/       OPC_Scope, 88, /*->29381*/ // 4 children in Scope
/*29293*/         OPC_CheckPredicate, 62, // Predicate_sextloadi8
/*29295*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29297*/         OPC_Scope, 40, /*->29339*/ // 2 children in Scope
/*29299*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29302*/           OPC_EmitMergeInputChains1_0,
/*29303*/           OPC_EmitInteger, MVT::i32, 14, 
/*29306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29309*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29320*/           OPC_EmitInteger, MVT::i32, 14, 
/*29323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29326*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29336*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*29339*/         /*Scope*/ 40, /*->29380*/
/*29340*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29343*/           OPC_EmitMergeInputChains1_0,
/*29344*/           OPC_EmitInteger, MVT::i32, 14, 
/*29347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29350*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29361*/           OPC_EmitInteger, MVT::i32, 14, 
/*29364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29367*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29377*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*29380*/         0, /*End of Scope*/
/*29381*/       /*Scope*/ 88, /*->29470*/
/*29382*/         OPC_CheckPredicate, 61, // Predicate_sextloadi16
/*29384*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29386*/         OPC_Scope, 40, /*->29428*/ // 2 children in Scope
/*29388*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29391*/           OPC_EmitMergeInputChains1_0,
/*29392*/           OPC_EmitInteger, MVT::i32, 14, 
/*29395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29398*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29409*/           OPC_EmitInteger, MVT::i32, 14, 
/*29412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29415*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29425*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*29428*/         /*Scope*/ 40, /*->29469*/
/*29429*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*29432*/           OPC_EmitMergeInputChains1_0,
/*29433*/           OPC_EmitInteger, MVT::i32, 14, 
/*29436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29439*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29450*/           OPC_EmitInteger, MVT::i32, 14, 
/*29453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29456*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29466*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*29469*/         0, /*End of Scope*/
/*29470*/       /*Scope*/ 24|128,1/*152*/, /*->29624*/
/*29472*/         OPC_CheckPredicate, 62, // Predicate_sextloadi8
/*29474*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29476*/         OPC_Scope, 72, /*->29550*/ // 2 children in Scope
/*29478*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29481*/           OPC_EmitMergeInputChains1_0,
/*29482*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29485*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29488*/           OPC_EmitInteger, MVT::i32, 14, 
/*29491*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29494*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29505*/           OPC_EmitInteger, MVT::i32, 24, 
/*29508*/           OPC_EmitInteger, MVT::i32, 14, 
/*29511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29514*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29526*/           OPC_EmitInteger, MVT::i32, 24, 
/*29529*/           OPC_EmitInteger, MVT::i32, 14, 
/*29532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29535*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29547*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*29550*/         /*Scope*/ 72, /*->29623*/
/*29551*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29554*/           OPC_EmitMergeInputChains1_0,
/*29555*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29558*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29561*/           OPC_EmitInteger, MVT::i32, 14, 
/*29564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29567*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29578*/           OPC_EmitInteger, MVT::i32, 24, 
/*29581*/           OPC_EmitInteger, MVT::i32, 14, 
/*29584*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29587*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29599*/           OPC_EmitInteger, MVT::i32, 24, 
/*29602*/           OPC_EmitInteger, MVT::i32, 14, 
/*29605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29608*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29620*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*29623*/         0, /*End of Scope*/
/*29624*/       /*Scope*/ 24|128,1/*152*/, /*->29778*/
/*29626*/         OPC_CheckPredicate, 61, // Predicate_sextloadi16
/*29628*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29630*/         OPC_Scope, 72, /*->29704*/ // 2 children in Scope
/*29632*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*29635*/           OPC_EmitMergeInputChains1_0,
/*29636*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29639*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29642*/           OPC_EmitInteger, MVT::i32, 14, 
/*29645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29648*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29659*/           OPC_EmitInteger, MVT::i32, 16, 
/*29662*/           OPC_EmitInteger, MVT::i32, 14, 
/*29665*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29668*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29680*/           OPC_EmitInteger, MVT::i32, 16, 
/*29683*/           OPC_EmitInteger, MVT::i32, 14, 
/*29686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29689*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29701*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*29704*/         /*Scope*/ 72, /*->29777*/
/*29705*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29708*/           OPC_EmitMergeInputChains1_0,
/*29709*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29712*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*29715*/           OPC_EmitInteger, MVT::i32, 14, 
/*29718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29721*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*29732*/           OPC_EmitInteger, MVT::i32, 16, 
/*29735*/           OPC_EmitInteger, MVT::i32, 14, 
/*29738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29741*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*29753*/           OPC_EmitInteger, MVT::i32, 16, 
/*29756*/           OPC_EmitInteger, MVT::i32, 14, 
/*29759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29762*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*29774*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*29777*/         0, /*End of Scope*/
/*29778*/       0, /*End of Scope*/
/*29779*/     0, /*End of Scope*/
/*29780*/   /*Scope*/ 1|128,2/*257*/, /*->30039*/
/*29782*/     OPC_MoveChild, 1,
/*29784*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*29787*/     OPC_RecordChild0, // #1 = $addr
/*29788*/     OPC_MoveChild, 0,
/*29790*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*29793*/     OPC_MoveParent,
/*29794*/     OPC_MoveParent,
/*29795*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*29797*/     OPC_CheckType, MVT::i32,
/*29799*/     OPC_Scope, 44, /*->29845*/ // 5 children in Scope
/*29801*/       OPC_CheckPredicate, 30, // Predicate_load
/*29803*/       OPC_Scope, 19, /*->29824*/ // 2 children in Scope
/*29805*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29807*/         OPC_EmitMergeInputChains1_0,
/*29808*/         OPC_EmitInteger, MVT::i32, 14, 
/*29811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*29824*/       /*Scope*/ 19, /*->29844*/
/*29825*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29827*/         OPC_EmitMergeInputChains1_0,
/*29828*/         OPC_EmitInteger, MVT::i32, 14, 
/*29831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*29844*/       0, /*End of Scope*/
/*29845*/     /*Scope*/ 48, /*->29894*/
/*29846*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*29848*/       OPC_Scope, 21, /*->29871*/ // 2 children in Scope
/*29850*/         OPC_CheckPredicate, 58, // Predicate_zextloadi16
/*29852*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29854*/         OPC_EmitMergeInputChains1_0,
/*29855*/         OPC_EmitInteger, MVT::i32, 14, 
/*29858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*29871*/       /*Scope*/ 21, /*->29893*/
/*29872*/         OPC_CheckPredicate, 59, // Predicate_zextloadi8
/*29874*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29876*/         OPC_EmitMergeInputChains1_0,
/*29877*/         OPC_EmitInteger, MVT::i32, 14, 
/*29880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29893*/       0, /*End of Scope*/
/*29894*/     /*Scope*/ 48, /*->29943*/
/*29895*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*29897*/       OPC_Scope, 21, /*->29920*/ // 2 children in Scope
/*29899*/         OPC_CheckPredicate, 61, // Predicate_sextloadi16
/*29901*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29903*/         OPC_EmitMergeInputChains1_0,
/*29904*/         OPC_EmitInteger, MVT::i32, 14, 
/*29907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29910*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*29920*/       /*Scope*/ 21, /*->29942*/
/*29921*/         OPC_CheckPredicate, 62, // Predicate_sextloadi8
/*29923*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29925*/         OPC_EmitMergeInputChains1_0,
/*29926*/         OPC_EmitInteger, MVT::i32, 14, 
/*29929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29932*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*29942*/       0, /*End of Scope*/
/*29943*/     /*Scope*/ 23, /*->29967*/
/*29944*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*29946*/       OPC_CheckPredicate, 63, // Predicate_zextloadi1
/*29948*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29950*/       OPC_EmitMergeInputChains1_0,
/*29951*/       OPC_EmitInteger, MVT::i32, 14, 
/*29954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29967*/     /*Scope*/ 70, /*->30038*/
/*29968*/       OPC_CheckPredicate, 64, // Predicate_extload
/*29970*/       OPC_Scope, 21, /*->29993*/ // 3 children in Scope
/*29972*/         OPC_CheckPredicate, 65, // Predicate_extloadi1
/*29974*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29976*/         OPC_EmitMergeInputChains1_0,
/*29977*/         OPC_EmitInteger, MVT::i32, 14, 
/*29980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*29993*/       /*Scope*/ 21, /*->30015*/
/*29994*/         OPC_CheckPredicate, 66, // Predicate_extloadi8
/*29996*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29998*/         OPC_EmitMergeInputChains1_0,
/*29999*/         OPC_EmitInteger, MVT::i32, 14, 
/*30002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30005*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30015*/       /*Scope*/ 21, /*->30037*/
/*30016*/         OPC_CheckPredicate, 67, // Predicate_extloadi16
/*30018*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30020*/         OPC_EmitMergeInputChains1_0,
/*30021*/         OPC_EmitInteger, MVT::i32, 14, 
/*30024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*30037*/       0, /*End of Scope*/
/*30038*/     0, /*End of Scope*/
/*30039*/   /*Scope*/ 86|128,17/*2262*/, /*->32303*/
/*30041*/     OPC_RecordChild1, // #1 = $addr
/*30042*/     OPC_CheckChild1Type, MVT::i32,
/*30044*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*30046*/     OPC_Scope, 12|128,1/*140*/, /*->30189*/ // 29 children in Scope
/*30049*/       OPC_CheckPredicate, 30, // Predicate_load
/*30051*/       OPC_SwitchType /*2 cases */, 109,  MVT::f64,// ->30163
/*30054*/         OPC_Scope, 25, /*->30081*/ // 2 children in Scope
/*30056*/           OPC_CheckPredicate, 68, // Predicate_alignedload32
/*30058*/           OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*30060*/           OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30063*/           OPC_EmitMergeInputChains1_0,
/*30064*/           OPC_EmitInteger, MVT::i32, 14, 
/*30067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30070*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                    // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*30081*/         /*Scope*/ 80, /*->30162*/
/*30082*/           OPC_Scope, 25, /*->30109*/ // 3 children in Scope
/*30084*/             OPC_CheckPredicate, 69, // Predicate_hword_alignedload
/*30086*/             OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*30088*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30091*/             OPC_EmitMergeInputChains1_0,
/*30092*/             OPC_EmitInteger, MVT::i32, 14, 
/*30095*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30098*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                      // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*30109*/           /*Scope*/ 25, /*->30135*/
/*30110*/             OPC_CheckPredicate, 70, // Predicate_byte_alignedload
/*30112*/             OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*30114*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30117*/             OPC_EmitMergeInputChains1_0,
/*30118*/             OPC_EmitInteger, MVT::i32, 14, 
/*30121*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30124*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*30135*/           /*Scope*/ 25, /*->30161*/
/*30136*/             OPC_CheckPredicate, 71, // Predicate_non_word_alignedload
/*30138*/             OPC_CheckPatternPredicate, 22, // (getTargetLowering()->isBigEndian())
/*30140*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30143*/             OPC_EmitMergeInputChains1_0,
/*30144*/             OPC_EmitInteger, MVT::i32, 14, 
/*30147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30150*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                      // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*30161*/           0, /*End of Scope*/
/*30162*/         0, /*End of Scope*/
                /*SwitchType*/ 23,  MVT::f32,// ->30188
/*30165*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*30167*/         OPC_CheckComplexPat, /*CP*/28, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30170*/         OPC_EmitMergeInputChains1_0,
/*30171*/         OPC_EmitInteger, MVT::i32, 14, 
/*30174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (VLDRS:f32 addrmode5:i32:$addr)
                0, // EndSwitchType
/*30189*/     /*Scope*/ 46, /*->30236*/
/*30190*/       OPC_CheckPredicate, 64, // Predicate_extload
/*30192*/       OPC_CheckPredicate, 72, // Predicate_extloadvi8
/*30194*/       OPC_CheckType, MVT::v8i16,
/*30196*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30199*/       OPC_EmitMergeInputChains1_0,
/*30200*/       OPC_EmitInteger, MVT::i32, 14, 
/*30203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30206*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30217*/       OPC_EmitInteger, MVT::i32, 14, 
/*30220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30223*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30233*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30236*/     /*Scope*/ 46, /*->30283*/
/*30237*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*30239*/       OPC_CheckPredicate, 73, // Predicate_zextloadvi8
/*30241*/       OPC_CheckType, MVT::v8i16,
/*30243*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30246*/       OPC_EmitMergeInputChains1_0,
/*30247*/       OPC_EmitInteger, MVT::i32, 14, 
/*30250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30253*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30264*/       OPC_EmitInteger, MVT::i32, 14, 
/*30267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30270*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30280*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30283*/     /*Scope*/ 46, /*->30330*/
/*30284*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*30286*/       OPC_CheckPredicate, 74, // Predicate_sextloadvi8
/*30288*/       OPC_CheckType, MVT::v8i16,
/*30290*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30293*/       OPC_EmitMergeInputChains1_0,
/*30294*/       OPC_EmitInteger, MVT::i32, 14, 
/*30297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30300*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30311*/       OPC_EmitInteger, MVT::i32, 14, 
/*30314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30317*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30327*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30330*/     /*Scope*/ 46, /*->30377*/
/*30331*/       OPC_CheckPredicate, 64, // Predicate_extload
/*30333*/       OPC_CheckPredicate, 75, // Predicate_extloadvi16
/*30335*/       OPC_CheckType, MVT::v4i32,
/*30337*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30340*/       OPC_EmitMergeInputChains1_0,
/*30341*/       OPC_EmitInteger, MVT::i32, 14, 
/*30344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30347*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30358*/       OPC_EmitInteger, MVT::i32, 14, 
/*30361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30364*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30374*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30377*/     /*Scope*/ 46, /*->30424*/
/*30378*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*30380*/       OPC_CheckPredicate, 76, // Predicate_zextloadvi16
/*30382*/       OPC_CheckType, MVT::v4i32,
/*30384*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30387*/       OPC_EmitMergeInputChains1_0,
/*30388*/       OPC_EmitInteger, MVT::i32, 14, 
/*30391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30394*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30405*/       OPC_EmitInteger, MVT::i32, 14, 
/*30408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30411*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30421*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30424*/     /*Scope*/ 46, /*->30471*/
/*30425*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*30427*/       OPC_CheckPredicate, 77, // Predicate_sextloadvi16
/*30429*/       OPC_CheckType, MVT::v4i32,
/*30431*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30434*/       OPC_EmitMergeInputChains1_0,
/*30435*/       OPC_EmitInteger, MVT::i32, 14, 
/*30438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30441*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30452*/       OPC_EmitInteger, MVT::i32, 14, 
/*30455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30458*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30468*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30471*/     /*Scope*/ 46, /*->30518*/
/*30472*/       OPC_CheckPredicate, 64, // Predicate_extload
/*30474*/       OPC_CheckPredicate, 78, // Predicate_extloadvi32
/*30476*/       OPC_CheckType, MVT::v2i64,
/*30478*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30481*/       OPC_EmitMergeInputChains1_0,
/*30482*/       OPC_EmitInteger, MVT::i32, 14, 
/*30485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30488*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30499*/       OPC_EmitInteger, MVT::i32, 14, 
/*30502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30505*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30515*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*30518*/     /*Scope*/ 46, /*->30565*/
/*30519*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*30521*/       OPC_CheckPredicate, 79, // Predicate_zextloadvi32
/*30523*/       OPC_CheckType, MVT::v2i64,
/*30525*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30528*/       OPC_EmitMergeInputChains1_0,
/*30529*/       OPC_EmitInteger, MVT::i32, 14, 
/*30532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30535*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30546*/       OPC_EmitInteger, MVT::i32, 14, 
/*30549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30552*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30562*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*30565*/     /*Scope*/ 46, /*->30612*/
/*30566*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*30568*/       OPC_CheckPredicate, 80, // Predicate_sextloadvi32
/*30570*/       OPC_CheckType, MVT::v2i64,
/*30572*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30575*/       OPC_EmitMergeInputChains1_0,
/*30576*/       OPC_EmitInteger, MVT::i32, 14, 
/*30579*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30582*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30593*/       OPC_EmitInteger, MVT::i32, 14, 
/*30596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30599*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30609*/       OPC_CompleteMatch, 1, 9, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*30612*/     /*Scope*/ 67, /*->30680*/
/*30613*/       OPC_CheckPredicate, 64, // Predicate_extload
/*30615*/       OPC_CheckPredicate, 72, // Predicate_extloadvi8
/*30617*/       OPC_CheckType, MVT::v4i16,
/*30619*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30622*/       OPC_EmitMergeInputChains1_0,
/*30623*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30630*/       OPC_EmitInteger, MVT::i32, 0, 
/*30633*/       OPC_EmitInteger, MVT::i32, 14, 
/*30636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30639*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30652*/       OPC_EmitInteger, MVT::i32, 14, 
/*30655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30658*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30668*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30671*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30680*/     /*Scope*/ 67, /*->30748*/
/*30681*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*30683*/       OPC_CheckPredicate, 73, // Predicate_zextloadvi8
/*30685*/       OPC_CheckType, MVT::v4i16,
/*30687*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30690*/       OPC_EmitMergeInputChains1_0,
/*30691*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30698*/       OPC_EmitInteger, MVT::i32, 0, 
/*30701*/       OPC_EmitInteger, MVT::i32, 14, 
/*30704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30707*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30720*/       OPC_EmitInteger, MVT::i32, 14, 
/*30723*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30726*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30736*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30739*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30748*/     /*Scope*/ 67, /*->30816*/
/*30749*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*30751*/       OPC_CheckPredicate, 74, // Predicate_sextloadvi8
/*30753*/       OPC_CheckType, MVT::v4i16,
/*30755*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30758*/       OPC_EmitMergeInputChains1_0,
/*30759*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30766*/       OPC_EmitInteger, MVT::i32, 0, 
/*30769*/       OPC_EmitInteger, MVT::i32, 14, 
/*30772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30775*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30788*/       OPC_EmitInteger, MVT::i32, 14, 
/*30791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30794*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30804*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30807*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30816*/     /*Scope*/ 67, /*->30884*/
/*30817*/       OPC_CheckPredicate, 64, // Predicate_extload
/*30819*/       OPC_CheckPredicate, 75, // Predicate_extloadvi16
/*30821*/       OPC_CheckType, MVT::v2i32,
/*30823*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30826*/       OPC_EmitMergeInputChains1_0,
/*30827*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30834*/       OPC_EmitInteger, MVT::i32, 0, 
/*30837*/       OPC_EmitInteger, MVT::i32, 14, 
/*30840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30843*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30856*/       OPC_EmitInteger, MVT::i32, 14, 
/*30859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30862*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30872*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30875*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30884*/     /*Scope*/ 67, /*->30952*/
/*30885*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*30887*/       OPC_CheckPredicate, 76, // Predicate_zextloadvi16
/*30889*/       OPC_CheckType, MVT::v2i32,
/*30891*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30894*/       OPC_EmitMergeInputChains1_0,
/*30895*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30902*/       OPC_EmitInteger, MVT::i32, 0, 
/*30905*/       OPC_EmitInteger, MVT::i32, 14, 
/*30908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30911*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30924*/       OPC_EmitInteger, MVT::i32, 14, 
/*30927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30930*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30940*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30943*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*30952*/     /*Scope*/ 67, /*->31020*/
/*30953*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*30955*/       OPC_CheckPredicate, 77, // Predicate_sextloadvi16
/*30957*/       OPC_CheckType, MVT::v2i32,
/*30959*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30962*/       OPC_EmitMergeInputChains1_0,
/*30963*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*30970*/       OPC_EmitInteger, MVT::i32, 0, 
/*30973*/       OPC_EmitInteger, MVT::i32, 14, 
/*30976*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30979*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30992*/       OPC_EmitInteger, MVT::i32, 14, 
/*30995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30998*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31008*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31011*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31020*/     /*Scope*/ 86, /*->31107*/
/*31021*/       OPC_CheckPredicate, 64, // Predicate_extload
/*31023*/       OPC_CheckPredicate, 72, // Predicate_extloadvi8
/*31025*/       OPC_CheckType, MVT::v4i32,
/*31027*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31030*/       OPC_EmitMergeInputChains1_0,
/*31031*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31038*/       OPC_EmitInteger, MVT::i32, 0, 
/*31041*/       OPC_EmitInteger, MVT::i32, 14, 
/*31044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31047*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31060*/       OPC_EmitInteger, MVT::i32, 14, 
/*31063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31066*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31076*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31079*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31088*/       OPC_EmitInteger, MVT::i32, 14, 
/*31091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31094*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31104*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31107*/     /*Scope*/ 86, /*->31194*/
/*31108*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*31110*/       OPC_CheckPredicate, 73, // Predicate_zextloadvi8
/*31112*/       OPC_CheckType, MVT::v4i32,
/*31114*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31117*/       OPC_EmitMergeInputChains1_0,
/*31118*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31125*/       OPC_EmitInteger, MVT::i32, 0, 
/*31128*/       OPC_EmitInteger, MVT::i32, 14, 
/*31131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31134*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31147*/       OPC_EmitInteger, MVT::i32, 14, 
/*31150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31153*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31163*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31166*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31175*/       OPC_EmitInteger, MVT::i32, 14, 
/*31178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31181*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31191*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31194*/     /*Scope*/ 86, /*->31281*/
/*31195*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*31197*/       OPC_CheckPredicate, 74, // Predicate_sextloadvi8
/*31199*/       OPC_CheckType, MVT::v4i32,
/*31201*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31204*/       OPC_EmitMergeInputChains1_0,
/*31205*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31212*/       OPC_EmitInteger, MVT::i32, 0, 
/*31215*/       OPC_EmitInteger, MVT::i32, 14, 
/*31218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31221*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31234*/       OPC_EmitInteger, MVT::i32, 14, 
/*31237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31240*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31250*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31253*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31262*/       OPC_EmitInteger, MVT::i32, 14, 
/*31265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31268*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31278*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31281*/     /*Scope*/ 86, /*->31368*/
/*31282*/       OPC_CheckPredicate, 64, // Predicate_extload
/*31284*/       OPC_CheckPredicate, 75, // Predicate_extloadvi16
/*31286*/       OPC_CheckType, MVT::v2i64,
/*31288*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31291*/       OPC_EmitMergeInputChains1_0,
/*31292*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31299*/       OPC_EmitInteger, MVT::i32, 0, 
/*31302*/       OPC_EmitInteger, MVT::i32, 14, 
/*31305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31308*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31321*/       OPC_EmitInteger, MVT::i32, 14, 
/*31324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31327*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31337*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31340*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31349*/       OPC_EmitInteger, MVT::i32, 14, 
/*31352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31355*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31365*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31368*/     /*Scope*/ 86, /*->31455*/
/*31369*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*31371*/       OPC_CheckPredicate, 76, // Predicate_zextloadvi16
/*31373*/       OPC_CheckType, MVT::v2i64,
/*31375*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31378*/       OPC_EmitMergeInputChains1_0,
/*31379*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31386*/       OPC_EmitInteger, MVT::i32, 0, 
/*31389*/       OPC_EmitInteger, MVT::i32, 14, 
/*31392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31395*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31408*/       OPC_EmitInteger, MVT::i32, 14, 
/*31411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31414*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31424*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31427*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31436*/       OPC_EmitInteger, MVT::i32, 14, 
/*31439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31442*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31452*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31455*/     /*Scope*/ 86, /*->31542*/
/*31456*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*31458*/       OPC_CheckPredicate, 77, // Predicate_sextloadvi16
/*31460*/       OPC_CheckType, MVT::v2i64,
/*31462*/       OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31465*/       OPC_EmitMergeInputChains1_0,
/*31466*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31473*/       OPC_EmitInteger, MVT::i32, 0, 
/*31476*/       OPC_EmitInteger, MVT::i32, 14, 
/*31479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31482*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31495*/       OPC_EmitInteger, MVT::i32, 14, 
/*31498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31501*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31511*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31514*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31523*/       OPC_EmitInteger, MVT::i32, 14, 
/*31526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31529*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31539*/       OPC_CompleteMatch, 1, 16, 
                // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31542*/     /*Scope*/ 95, /*->31638*/
/*31543*/       OPC_CheckPredicate, 64, // Predicate_extload
/*31545*/       OPC_CheckPredicate, 72, // Predicate_extloadvi8
/*31547*/       OPC_CheckType, MVT::v2i32,
/*31549*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31552*/       OPC_EmitMergeInputChains1_0,
/*31553*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31560*/       OPC_EmitInteger, MVT::i32, 0, 
/*31563*/       OPC_EmitInteger, MVT::i32, 14, 
/*31566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31569*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31582*/       OPC_EmitInteger, MVT::i32, 14, 
/*31585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31588*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31598*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31601*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31610*/       OPC_EmitInteger, MVT::i32, 14, 
/*31613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31616*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31626*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31629*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31638*/     /*Scope*/ 95, /*->31734*/
/*31639*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*31641*/       OPC_CheckPredicate, 73, // Predicate_zextloadvi8
/*31643*/       OPC_CheckType, MVT::v2i32,
/*31645*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31648*/       OPC_EmitMergeInputChains1_0,
/*31649*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31656*/       OPC_EmitInteger, MVT::i32, 0, 
/*31659*/       OPC_EmitInteger, MVT::i32, 14, 
/*31662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31665*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31678*/       OPC_EmitInteger, MVT::i32, 14, 
/*31681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31684*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31694*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31697*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31706*/       OPC_EmitInteger, MVT::i32, 14, 
/*31709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31712*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31722*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31725*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31734*/     /*Scope*/ 95, /*->31830*/
/*31735*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*31737*/       OPC_CheckPredicate, 74, // Predicate_sextloadvi8
/*31739*/       OPC_CheckType, MVT::v2i32,
/*31741*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31744*/       OPC_EmitMergeInputChains1_0,
/*31745*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31752*/       OPC_EmitInteger, MVT::i32, 0, 
/*31755*/       OPC_EmitInteger, MVT::i32, 14, 
/*31758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31761*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31774*/       OPC_EmitInteger, MVT::i32, 14, 
/*31777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31780*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31790*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31793*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31802*/       OPC_EmitInteger, MVT::i32, 14, 
/*31805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31808*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31818*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31821*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*31830*/     /*Scope*/ 114, /*->31945*/
/*31831*/       OPC_CheckPredicate, 64, // Predicate_extload
/*31833*/       OPC_CheckPredicate, 72, // Predicate_extloadvi8
/*31835*/       OPC_CheckType, MVT::v2i64,
/*31837*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31840*/       OPC_EmitMergeInputChains1_0,
/*31841*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31848*/       OPC_EmitInteger, MVT::i32, 0, 
/*31851*/       OPC_EmitInteger, MVT::i32, 14, 
/*31854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31857*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31870*/       OPC_EmitInteger, MVT::i32, 14, 
/*31873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31876*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31886*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31889*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31898*/       OPC_EmitInteger, MVT::i32, 14, 
/*31901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31904*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31914*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31917*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31926*/       OPC_EmitInteger, MVT::i32, 14, 
/*31929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31932*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31942*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31945*/     /*Scope*/ 114, /*->32060*/
/*31946*/       OPC_CheckPredicate, 57, // Predicate_zextload
/*31948*/       OPC_CheckPredicate, 73, // Predicate_zextloadvi8
/*31950*/       OPC_CheckType, MVT::v2i64,
/*31952*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31955*/       OPC_EmitMergeInputChains1_0,
/*31956*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31963*/       OPC_EmitInteger, MVT::i32, 0, 
/*31966*/       OPC_EmitInteger, MVT::i32, 14, 
/*31969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31972*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31985*/       OPC_EmitInteger, MVT::i32, 14, 
/*31988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31991*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32001*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32004*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32013*/       OPC_EmitInteger, MVT::i32, 14, 
/*32016*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32019*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32029*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32032*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32041*/       OPC_EmitInteger, MVT::i32, 14, 
/*32044*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32047*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32057*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32060*/     /*Scope*/ 114, /*->32175*/
/*32061*/       OPC_CheckPredicate, 60, // Predicate_sextload
/*32063*/       OPC_CheckPredicate, 74, // Predicate_sextloadvi8
/*32065*/       OPC_CheckType, MVT::v2i64,
/*32067*/       OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32070*/       OPC_EmitMergeInputChains1_0,
/*32071*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32078*/       OPC_EmitInteger, MVT::i32, 0, 
/*32081*/       OPC_EmitInteger, MVT::i32, 14, 
/*32084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32087*/       OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32100*/       OPC_EmitInteger, MVT::i32, 14, 
/*32103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32106*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32116*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32119*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32128*/       OPC_EmitInteger, MVT::i32, 14, 
/*32131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32134*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32144*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32147*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*32156*/       OPC_EmitInteger, MVT::i32, 14, 
/*32159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32162*/       OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*32172*/       OPC_CompleteMatch, 1, 21, 
                // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*32175*/     /*Scope*/ 126, /*->32302*/
/*32176*/       OPC_CheckPredicate, 30, // Predicate_load
/*32178*/       OPC_CheckType, MVT::v2f64,
/*32180*/       OPC_Scope, 23, /*->32205*/ // 5 children in Scope
/*32182*/         OPC_CheckPredicate, 81, // Predicate_dword_alignedload
/*32184*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32187*/         OPC_EmitMergeInputChains1_0,
/*32188*/         OPC_EmitInteger, MVT::i32, 14, 
/*32191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32194*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*32205*/       /*Scope*/ 23, /*->32229*/
/*32206*/         OPC_CheckPredicate, 82, // Predicate_word_alignedload
/*32208*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32211*/         OPC_EmitMergeInputChains1_0,
/*32212*/         OPC_EmitInteger, MVT::i32, 14, 
/*32215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32218*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                  // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*32229*/       /*Scope*/ 25, /*->32255*/
/*32230*/         OPC_CheckPredicate, 69, // Predicate_hword_alignedload
/*32232*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*32234*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32237*/         OPC_EmitMergeInputChains1_0,
/*32238*/         OPC_EmitInteger, MVT::i32, 14, 
/*32241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32244*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                  // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*32255*/       /*Scope*/ 25, /*->32281*/
/*32256*/         OPC_CheckPredicate, 70, // Predicate_byte_alignedload
/*32258*/         OPC_CheckPatternPredicate, 21, // (getTargetLowering()->isLittleEndian())
/*32260*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32263*/         OPC_EmitMergeInputChains1_0,
/*32264*/         OPC_EmitInteger, MVT::i32, 14, 
/*32267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                  // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*32281*/       /*Scope*/ 19, /*->32301*/
/*32282*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*32284*/         OPC_EmitMergeInputChains1_0,
/*32285*/         OPC_EmitInteger, MVT::i32, 14, 
/*32288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*32301*/       0, /*End of Scope*/
/*32302*/     0, /*End of Scope*/
/*32303*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53|128,5/*693*/,  TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->33001
/*32308*/   OPC_RecordNode,   // #0 = 'intrinsic_w_chain' chained node
/*32309*/   OPC_MoveChild, 1,
/*32311*/   OPC_Scope, 59|128,2/*315*/, /*->32629*/ // 4 children in Scope
/*32314*/     OPC_CheckInteger, 14|128,1/*142*/, 
/*32317*/     OPC_MoveParent,
/*32318*/     OPC_Scope, 14|128,1/*142*/, /*->32463*/ // 2 children in Scope
/*32321*/       OPC_MoveChild, 2,
/*32323*/       OPC_Scope, 33, /*->32358*/ // 4 children in Scope
/*32325*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*32328*/         OPC_RecordChild0, // #1 = $Rt
/*32329*/         OPC_MoveParent,
/*32330*/         OPC_RecordChild3, // #2 = $addr
/*32331*/         OPC_CheckChild3Type, MVT::i32,
/*32333*/         OPC_CheckPredicate, 83, // Predicate_strex_1
/*32335*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32337*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32340*/         OPC_EmitMergeInputChains1_0,
/*32341*/         OPC_EmitInteger, MVT::i32, 14, 
/*32344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                  // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32358*/       /*Scope*/ 34, /*->32393*/
/*32359*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32363*/         OPC_RecordChild0, // #1 = $Rt
/*32364*/         OPC_MoveParent,
/*32365*/         OPC_RecordChild3, // #2 = $addr
/*32366*/         OPC_CheckChild3Type, MVT::i32,
/*32368*/         OPC_CheckPredicate, 84, // Predicate_strex_2
/*32370*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32372*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32375*/         OPC_EmitMergeInputChains1_0,
/*32376*/         OPC_EmitInteger, MVT::i32, 14, 
/*32379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                  // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32393*/       /*Scope*/ 33, /*->32427*/
/*32394*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*32397*/         OPC_RecordChild0, // #1 = $Rt
/*32398*/         OPC_MoveParent,
/*32399*/         OPC_RecordChild3, // #2 = $addr
/*32400*/         OPC_CheckChild3Type, MVT::i32,
/*32402*/         OPC_CheckPredicate, 83, // Predicate_strex_1
/*32404*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32406*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32409*/         OPC_EmitMergeInputChains1_0,
/*32410*/         OPC_EmitInteger, MVT::i32, 14, 
/*32413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                  // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32427*/       /*Scope*/ 34, /*->32462*/
/*32428*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32432*/         OPC_RecordChild0, // #1 = $Rt
/*32433*/         OPC_MoveParent,
/*32434*/         OPC_RecordChild3, // #2 = $addr
/*32435*/         OPC_CheckChild3Type, MVT::i32,
/*32437*/         OPC_CheckPredicate, 84, // Predicate_strex_2
/*32439*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32441*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32444*/         OPC_EmitMergeInputChains1_0,
/*32445*/         OPC_EmitInteger, MVT::i32, 14, 
/*32448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                  // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32462*/       0, /*End of Scope*/
/*32463*/     /*Scope*/ 35|128,1/*163*/, /*->32628*/
/*32465*/       OPC_RecordChild2, // #1 = $Rt
/*32466*/       OPC_RecordChild3, // #2 = $addr
/*32467*/       OPC_CheckChild3Type, MVT::i32,
/*32469*/       OPC_Scope, 26, /*->32497*/ // 6 children in Scope
/*32471*/         OPC_CheckPredicate, 85, // Predicate_strex_4
/*32473*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32475*/         OPC_CheckComplexPat, /*CP*/31, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*32478*/         OPC_EmitMergeInputChains1_0,
/*32479*/         OPC_EmitInteger, MVT::i32, 14, 
/*32482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                  // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*32497*/       /*Scope*/ 25, /*->32523*/
/*32498*/         OPC_CheckPredicate, 83, // Predicate_strex_1
/*32500*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32502*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32505*/         OPC_EmitMergeInputChains1_0,
/*32506*/         OPC_EmitInteger, MVT::i32, 14, 
/*32509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32512*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                  // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32523*/       /*Scope*/ 25, /*->32549*/
/*32524*/         OPC_CheckPredicate, 84, // Predicate_strex_2
/*32526*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32528*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32531*/         OPC_EmitMergeInputChains1_0,
/*32532*/         OPC_EmitInteger, MVT::i32, 14, 
/*32535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32538*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                  // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32549*/       /*Scope*/ 25, /*->32575*/
/*32550*/         OPC_CheckPredicate, 85, // Predicate_strex_4
/*32552*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32554*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32557*/         OPC_EmitMergeInputChains1_0,
/*32558*/         OPC_EmitInteger, MVT::i32, 14, 
/*32561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                  // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32575*/       /*Scope*/ 25, /*->32601*/
/*32576*/         OPC_CheckPredicate, 83, // Predicate_strex_1
/*32578*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32580*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32583*/         OPC_EmitMergeInputChains1_0,
/*32584*/         OPC_EmitInteger, MVT::i32, 14, 
/*32587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32590*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                  // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32601*/       /*Scope*/ 25, /*->32627*/
/*32602*/         OPC_CheckPredicate, 84, // Predicate_strex_2
/*32604*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32606*/         OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32609*/         OPC_EmitMergeInputChains1_0,
/*32610*/         OPC_EmitInteger, MVT::i32, 14, 
/*32613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 142:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                  // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32627*/       0, /*End of Scope*/
/*32628*/     0, /*End of Scope*/
/*32629*/   /*Scope*/ 108, /*->32738*/
/*32630*/     OPC_CheckInteger, 20, 
/*32632*/     OPC_MoveParent,
/*32633*/     OPC_RecordChild2, // #1 = $cop
/*32634*/     OPC_MoveChild, 2,
/*32636*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32639*/     OPC_MoveParent,
/*32640*/     OPC_RecordChild3, // #2 = $opc1
/*32641*/     OPC_MoveChild, 3,
/*32643*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32646*/     OPC_MoveParent,
/*32647*/     OPC_RecordChild4, // #3 = $CRn
/*32648*/     OPC_MoveChild, 4,
/*32650*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32653*/     OPC_MoveParent,
/*32654*/     OPC_RecordChild5, // #4 = $CRm
/*32655*/     OPC_MoveChild, 5,
/*32657*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32660*/     OPC_MoveParent,
/*32661*/     OPC_RecordChild6, // #5 = $opc2
/*32662*/     OPC_MoveChild, 6,
/*32664*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32667*/     OPC_MoveParent,
/*32668*/     OPC_Scope, 33, /*->32703*/ // 2 children in Scope
/*32670*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32672*/       OPC_EmitMergeInputChains1_0,
/*32673*/       OPC_EmitConvertToTarget, 1,
/*32675*/       OPC_EmitConvertToTarget, 2,
/*32677*/       OPC_EmitConvertToTarget, 3,
/*32679*/       OPC_EmitConvertToTarget, 4,
/*32681*/       OPC_EmitConvertToTarget, 5,
/*32683*/       OPC_EmitInteger, MVT::i32, 14, 
/*32686*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32689*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 20:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32703*/     /*Scope*/ 33, /*->32737*/
/*32704*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*32706*/       OPC_EmitMergeInputChains1_0,
/*32707*/       OPC_EmitConvertToTarget, 1,
/*32709*/       OPC_EmitConvertToTarget, 2,
/*32711*/       OPC_EmitConvertToTarget, 3,
/*32713*/       OPC_EmitConvertToTarget, 4,
/*32715*/       OPC_EmitConvertToTarget, 5,
/*32717*/       OPC_EmitInteger, MVT::i32, 14, 
/*32720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 20:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32737*/     0, /*End of Scope*/
/*32738*/   /*Scope*/ 100, /*->32839*/
/*32739*/     OPC_CheckInteger, 21, 
/*32741*/     OPC_MoveParent,
/*32742*/     OPC_RecordChild2, // #1 = $cop
/*32743*/     OPC_MoveChild, 2,
/*32745*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32748*/     OPC_MoveParent,
/*32749*/     OPC_RecordChild3, // #2 = $opc1
/*32750*/     OPC_MoveChild, 3,
/*32752*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32755*/     OPC_MoveParent,
/*32756*/     OPC_RecordChild4, // #3 = $CRn
/*32757*/     OPC_MoveChild, 4,
/*32759*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32762*/     OPC_MoveParent,
/*32763*/     OPC_RecordChild5, // #4 = $CRm
/*32764*/     OPC_MoveChild, 5,
/*32766*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32769*/     OPC_MoveParent,
/*32770*/     OPC_RecordChild6, // #5 = $opc2
/*32771*/     OPC_MoveChild, 6,
/*32773*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32776*/     OPC_MoveParent,
/*32777*/     OPC_Scope, 25, /*->32804*/ // 2 children in Scope
/*32779*/       OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*32781*/       OPC_EmitMergeInputChains1_0,
/*32782*/       OPC_EmitConvertToTarget, 1,
/*32784*/       OPC_EmitConvertToTarget, 2,
/*32786*/       OPC_EmitConvertToTarget, 3,
/*32788*/       OPC_EmitConvertToTarget, 4,
/*32790*/       OPC_EmitConvertToTarget, 5,
/*32792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                // Src: (intrinsic_w_chain:i32 21:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32804*/     /*Scope*/ 33, /*->32838*/
/*32805*/       OPC_CheckPatternPredicate, 25, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*32807*/       OPC_EmitMergeInputChains1_0,
/*32808*/       OPC_EmitConvertToTarget, 1,
/*32810*/       OPC_EmitConvertToTarget, 2,
/*32812*/       OPC_EmitConvertToTarget, 3,
/*32814*/       OPC_EmitConvertToTarget, 4,
/*32816*/       OPC_EmitConvertToTarget, 5,
/*32818*/       OPC_EmitInteger, MVT::i32, 14, 
/*32821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32824*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (intrinsic_w_chain:i32 21:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32838*/     0, /*End of Scope*/
/*32839*/   /*Scope*/ 31|128,1/*159*/, /*->33000*/
/*32841*/     OPC_CheckInteger, 14, 
/*32843*/     OPC_MoveParent,
/*32844*/     OPC_RecordChild2, // #1 = $addr
/*32845*/     OPC_CheckChild2Type, MVT::i32,
/*32847*/     OPC_Scope, 25, /*->32874*/ // 6 children in Scope
/*32849*/       OPC_CheckPredicate, 86, // Predicate_ldrex_4
/*32851*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32853*/       OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32856*/       OPC_EmitMergeInputChains1_0,
/*32857*/       OPC_EmitInteger, MVT::i32, 14, 
/*32860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32874*/     /*Scope*/ 24, /*->32899*/
/*32875*/       OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*32877*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32879*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32882*/       OPC_EmitMergeInputChains1_0,
/*32883*/       OPC_EmitInteger, MVT::i32, 14, 
/*32886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32899*/     /*Scope*/ 24, /*->32924*/
/*32900*/       OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*32902*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32904*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32907*/       OPC_EmitMergeInputChains1_0,
/*32908*/       OPC_EmitInteger, MVT::i32, 14, 
/*32911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32914*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32924*/     /*Scope*/ 24, /*->32949*/
/*32925*/       OPC_CheckPredicate, 86, // Predicate_ldrex_4
/*32927*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32929*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32932*/       OPC_EmitMergeInputChains1_0,
/*32933*/       OPC_EmitInteger, MVT::i32, 14, 
/*32936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32949*/     /*Scope*/ 24, /*->32974*/
/*32950*/       OPC_CheckPredicate, 22, // Predicate_ldrex_1
/*32952*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32954*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32957*/       OPC_EmitMergeInputChains1_0,
/*32958*/       OPC_EmitInteger, MVT::i32, 14, 
/*32961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32974*/     /*Scope*/ 24, /*->32999*/
/*32975*/       OPC_CheckPredicate, 23, // Predicate_ldrex_2
/*32977*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*32979*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32982*/       OPC_EmitMergeInputChains1_0,
/*32983*/       OPC_EmitInteger, MVT::i32, 14, 
/*32986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_w_chain:i32 14:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*32999*/     0, /*End of Scope*/
/*33000*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,17/*2217*/,  TARGET_VAL(ISD::XOR),// ->35222
/*33005*/   OPC_Scope, 87|128,1/*215*/, /*->33223*/ // 7 children in Scope
/*33008*/     OPC_RecordChild0, // #0 = $shift
/*33009*/     OPC_Scope, 100, /*->33111*/ // 3 children in Scope
/*33011*/       OPC_MoveChild, 1,
/*33013*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33024*/       OPC_MoveParent,
/*33025*/       OPC_CheckType, MVT::i32,
/*33027*/       OPC_Scope, 27, /*->33056*/ // 3 children in Scope
/*33029*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33031*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*33034*/         OPC_EmitInteger, MVT::i32, 14, 
/*33037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*33056*/       /*Scope*/ 26, /*->33083*/
/*33057*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33059*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*33062*/         OPC_EmitInteger, MVT::i32, 14, 
/*33065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*33083*/       /*Scope*/ 26, /*->33110*/
/*33084*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33086*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*33089*/         OPC_EmitInteger, MVT::i32, 14, 
/*33092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                  // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*33110*/       0, /*End of Scope*/
/*33111*/     /*Scope*/ 61, /*->33173*/
/*33112*/       OPC_RecordChild1, // #1 = $shift
/*33113*/       OPC_CheckType, MVT::i32,
/*33115*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33117*/       OPC_Scope, 26, /*->33145*/ // 2 children in Scope
/*33119*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*33122*/         OPC_EmitInteger, MVT::i32, 14, 
/*33125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33145*/       /*Scope*/ 26, /*->33172*/
/*33146*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*33149*/         OPC_EmitInteger, MVT::i32, 14, 
/*33152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33172*/       0, /*End of Scope*/
/*33173*/     /*Scope*/ 48, /*->33222*/
/*33174*/       OPC_MoveChild, 0,
/*33176*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33179*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*33181*/       OPC_MoveParent,
/*33182*/       OPC_MoveChild, 1,
/*33184*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33195*/       OPC_MoveParent,
/*33196*/       OPC_CheckType, MVT::i32,
/*33198*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33200*/       OPC_EmitConvertToTarget, 0,
/*33202*/       OPC_EmitInteger, MVT::i32, 14, 
/*33205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33208*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33211*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33222*/     0, /*End of Scope*/
/*33223*/   /*Scope*/ 49, /*->33273*/
/*33224*/     OPC_MoveChild, 0,
/*33226*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33237*/     OPC_MoveParent,
/*33238*/     OPC_RecordChild1, // #0 = $imm
/*33239*/     OPC_MoveChild, 1,
/*33241*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33244*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*33246*/     OPC_MoveParent,
/*33247*/     OPC_CheckType, MVT::i32,
/*33249*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33251*/     OPC_EmitConvertToTarget, 0,
/*33253*/     OPC_EmitInteger, MVT::i32, 14, 
/*33256*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33259*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33262*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33273*/   /*Scope*/ 118, /*->33392*/
/*33274*/     OPC_RecordChild0, // #0 = $Rn
/*33275*/     OPC_RecordChild1, // #1 = $shift
/*33276*/     OPC_CheckType, MVT::i32,
/*33278*/     OPC_Scope, 27, /*->33307*/ // 4 children in Scope
/*33280*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33282*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33285*/       OPC_EmitInteger, MVT::i32, 14, 
/*33288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33307*/     /*Scope*/ 27, /*->33335*/
/*33308*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33310*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*33313*/       OPC_EmitInteger, MVT::i32, 14, 
/*33316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33335*/     /*Scope*/ 27, /*->33363*/
/*33336*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33338*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33341*/       OPC_EmitInteger, MVT::i32, 14, 
/*33344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33347*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33350*/       OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33363*/     /*Scope*/ 27, /*->33391*/
/*33364*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33366*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*33369*/       OPC_EmitInteger, MVT::i32, 14, 
/*33372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33378*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33391*/     0, /*End of Scope*/
/*33392*/   /*Scope*/ 37|128,10/*1317*/, /*->34711*/
/*33394*/     OPC_MoveChild, 0,
/*33396*/     OPC_SwitchOpcode /*3 cases */, 57|128,7/*953*/,  TARGET_VAL(ISD::BITCAST),// ->34354
/*33401*/       OPC_MoveChild, 0,
/*33403*/       OPC_SwitchOpcode /*2 cases */, 43|128,3/*427*/,  TARGET_VAL(ARMISD::VSHRs),// ->33835
/*33408*/         OPC_RecordChild0, // #0 = $src
/*33409*/         OPC_MoveChild, 1,
/*33411*/         OPC_Scope, 81|128,1/*209*/, /*->33623*/ // 2 children in Scope
/*33414*/           OPC_CheckInteger, 7, 
/*33416*/           OPC_MoveParent,
/*33417*/           OPC_SwitchType /*2 cases */, 100,  MVT::v8i8,// ->33520
/*33420*/             OPC_MoveParent,
/*33421*/             OPC_MoveParent,
/*33422*/             OPC_MoveChild, 1,
/*33424*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33427*/             OPC_MoveChild, 0,
/*33429*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33432*/             OPC_MoveChild, 0,
/*33434*/             OPC_Scope, 41, /*->33477*/ // 2 children in Scope
/*33436*/               OPC_CheckSame, 0,
/*33438*/               OPC_MoveParent,
/*33439*/               OPC_MoveChild, 1,
/*33441*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33444*/               OPC_MoveChild, 0,
/*33446*/               OPC_CheckSame, 0,
/*33448*/               OPC_MoveParent,
/*33449*/               OPC_MoveChild, 1,
/*33451*/               OPC_CheckInteger, 7, 
/*33453*/               OPC_MoveParent,
/*33454*/               OPC_MoveParent,
/*33455*/               OPC_CheckType, MVT::v8i8,
/*33457*/               OPC_MoveParent,
/*33458*/               OPC_MoveParent,
/*33459*/               OPC_CheckType, MVT::v2i32,
/*33461*/               OPC_EmitInteger, MVT::i32, 14, 
/*33464*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33467*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33477*/             /*Scope*/ 41, /*->33519*/
/*33478*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33481*/               OPC_MoveChild, 0,
/*33483*/               OPC_CheckSame, 0,
/*33485*/               OPC_MoveParent,
/*33486*/               OPC_MoveChild, 1,
/*33488*/               OPC_CheckInteger, 7, 
/*33490*/               OPC_MoveParent,
/*33491*/               OPC_MoveParent,
/*33492*/               OPC_MoveChild, 1,
/*33494*/               OPC_CheckSame, 0,
/*33496*/               OPC_MoveParent,
/*33497*/               OPC_CheckType, MVT::v8i8,
/*33499*/               OPC_MoveParent,
/*33500*/               OPC_MoveParent,
/*33501*/               OPC_CheckType, MVT::v2i32,
/*33503*/               OPC_EmitInteger, MVT::i32, 14, 
/*33506*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33509*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                        // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33519*/             0, /*End of Scope*/
                    /*SwitchType*/ 100,  MVT::v16i8,// ->33622
/*33522*/             OPC_MoveParent,
/*33523*/             OPC_MoveParent,
/*33524*/             OPC_MoveChild, 1,
/*33526*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33529*/             OPC_MoveChild, 0,
/*33531*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33534*/             OPC_MoveChild, 0,
/*33536*/             OPC_Scope, 41, /*->33579*/ // 2 children in Scope
/*33538*/               OPC_CheckSame, 0,
/*33540*/               OPC_MoveParent,
/*33541*/               OPC_MoveChild, 1,
/*33543*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33546*/               OPC_MoveChild, 0,
/*33548*/               OPC_CheckSame, 0,
/*33550*/               OPC_MoveParent,
/*33551*/               OPC_MoveChild, 1,
/*33553*/               OPC_CheckInteger, 7, 
/*33555*/               OPC_MoveParent,
/*33556*/               OPC_MoveParent,
/*33557*/               OPC_CheckType, MVT::v16i8,
/*33559*/               OPC_MoveParent,
/*33560*/               OPC_MoveParent,
/*33561*/               OPC_CheckType, MVT::v4i32,
/*33563*/               OPC_EmitInteger, MVT::i32, 14, 
/*33566*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33569*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33579*/             /*Scope*/ 41, /*->33621*/
/*33580*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33583*/               OPC_MoveChild, 0,
/*33585*/               OPC_CheckSame, 0,
/*33587*/               OPC_MoveParent,
/*33588*/               OPC_MoveChild, 1,
/*33590*/               OPC_CheckInteger, 7, 
/*33592*/               OPC_MoveParent,
/*33593*/               OPC_MoveParent,
/*33594*/               OPC_MoveChild, 1,
/*33596*/               OPC_CheckSame, 0,
/*33598*/               OPC_MoveParent,
/*33599*/               OPC_CheckType, MVT::v16i8,
/*33601*/               OPC_MoveParent,
/*33602*/               OPC_MoveParent,
/*33603*/               OPC_CheckType, MVT::v4i32,
/*33605*/               OPC_EmitInteger, MVT::i32, 14, 
/*33608*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33611*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                        // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33621*/             0, /*End of Scope*/
                    0, // EndSwitchType
/*33623*/         /*Scope*/ 81|128,1/*209*/, /*->33834*/
/*33625*/           OPC_CheckInteger, 15, 
/*33627*/           OPC_MoveParent,
/*33628*/           OPC_SwitchType /*2 cases */, 100,  MVT::v4i16,// ->33731
/*33631*/             OPC_MoveParent,
/*33632*/             OPC_MoveParent,
/*33633*/             OPC_MoveChild, 1,
/*33635*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33638*/             OPC_MoveChild, 0,
/*33640*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33643*/             OPC_MoveChild, 0,
/*33645*/             OPC_Scope, 41, /*->33688*/ // 2 children in Scope
/*33647*/               OPC_CheckSame, 0,
/*33649*/               OPC_MoveParent,
/*33650*/               OPC_MoveChild, 1,
/*33652*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33655*/               OPC_MoveChild, 0,
/*33657*/               OPC_CheckSame, 0,
/*33659*/               OPC_MoveParent,
/*33660*/               OPC_MoveChild, 1,
/*33662*/               OPC_CheckInteger, 15, 
/*33664*/               OPC_MoveParent,
/*33665*/               OPC_MoveParent,
/*33666*/               OPC_CheckType, MVT::v4i16,
/*33668*/               OPC_MoveParent,
/*33669*/               OPC_MoveParent,
/*33670*/               OPC_CheckType, MVT::v2i32,
/*33672*/               OPC_EmitInteger, MVT::i32, 14, 
/*33675*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33678*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33688*/             /*Scope*/ 41, /*->33730*/
/*33689*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33692*/               OPC_MoveChild, 0,
/*33694*/               OPC_CheckSame, 0,
/*33696*/               OPC_MoveParent,
/*33697*/               OPC_MoveChild, 1,
/*33699*/               OPC_CheckInteger, 15, 
/*33701*/               OPC_MoveParent,
/*33702*/               OPC_MoveParent,
/*33703*/               OPC_MoveChild, 1,
/*33705*/               OPC_CheckSame, 0,
/*33707*/               OPC_MoveParent,
/*33708*/               OPC_CheckType, MVT::v4i16,
/*33710*/               OPC_MoveParent,
/*33711*/               OPC_MoveParent,
/*33712*/               OPC_CheckType, MVT::v2i32,
/*33714*/               OPC_EmitInteger, MVT::i32, 14, 
/*33717*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33720*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                            1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                        // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*33730*/             0, /*End of Scope*/
                    /*SwitchType*/ 100,  MVT::v8i16,// ->33833
/*33733*/             OPC_MoveParent,
/*33734*/             OPC_MoveParent,
/*33735*/             OPC_MoveChild, 1,
/*33737*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33740*/             OPC_MoveChild, 0,
/*33742*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33745*/             OPC_MoveChild, 0,
/*33747*/             OPC_Scope, 41, /*->33790*/ // 2 children in Scope
/*33749*/               OPC_CheckSame, 0,
/*33751*/               OPC_MoveParent,
/*33752*/               OPC_MoveChild, 1,
/*33754*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33757*/               OPC_MoveChild, 0,
/*33759*/               OPC_CheckSame, 0,
/*33761*/               OPC_MoveParent,
/*33762*/               OPC_MoveChild, 1,
/*33764*/               OPC_CheckInteger, 15, 
/*33766*/               OPC_MoveParent,
/*33767*/               OPC_MoveParent,
/*33768*/               OPC_CheckType, MVT::v8i16,
/*33770*/               OPC_MoveParent,
/*33771*/               OPC_MoveParent,
/*33772*/               OPC_CheckType, MVT::v4i32,
/*33774*/               OPC_EmitInteger, MVT::i32, 14, 
/*33777*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33780*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33790*/             /*Scope*/ 41, /*->33832*/
/*33791*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33794*/               OPC_MoveChild, 0,
/*33796*/               OPC_CheckSame, 0,
/*33798*/               OPC_MoveParent,
/*33799*/               OPC_MoveChild, 1,
/*33801*/               OPC_CheckInteger, 15, 
/*33803*/               OPC_MoveParent,
/*33804*/               OPC_MoveParent,
/*33805*/               OPC_MoveChild, 1,
/*33807*/               OPC_CheckSame, 0,
/*33809*/               OPC_MoveParent,
/*33810*/               OPC_CheckType, MVT::v8i16,
/*33812*/               OPC_MoveParent,
/*33813*/               OPC_MoveParent,
/*33814*/               OPC_CheckType, MVT::v4i32,
/*33816*/               OPC_EmitInteger, MVT::i32, 14, 
/*33819*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33822*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                            1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                        // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*33832*/             0, /*End of Scope*/
                    0, // EndSwitchType
/*33834*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 2|128,4/*514*/,  TARGET_VAL(ISD::ADD),// ->34353
/*33839*/         OPC_Scope, 63, /*->33904*/ // 8 children in Scope
/*33841*/           OPC_RecordChild0, // #0 = $src
/*33842*/           OPC_MoveChild, 1,
/*33844*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33847*/           OPC_MoveChild, 0,
/*33849*/           OPC_CheckSame, 0,
/*33851*/           OPC_MoveParent,
/*33852*/           OPC_MoveChild, 1,
/*33854*/           OPC_CheckInteger, 7, 
/*33856*/           OPC_MoveParent,
/*33857*/           OPC_MoveParent,
/*33858*/           OPC_CheckType, MVT::v8i8,
/*33860*/           OPC_MoveParent,
/*33861*/           OPC_MoveParent,
/*33862*/           OPC_MoveChild, 1,
/*33864*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33867*/           OPC_MoveChild, 0,
/*33869*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33872*/           OPC_MoveChild, 0,
/*33874*/           OPC_CheckSame, 0,
/*33876*/           OPC_MoveParent,
/*33877*/           OPC_MoveChild, 1,
/*33879*/           OPC_CheckInteger, 7, 
/*33881*/           OPC_MoveParent,
/*33882*/           OPC_CheckType, MVT::v8i8,
/*33884*/           OPC_MoveParent,
/*33885*/           OPC_MoveParent,
/*33886*/           OPC_CheckType, MVT::v2i32,
/*33888*/           OPC_EmitInteger, MVT::i32, 14, 
/*33891*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33894*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33904*/         /*Scope*/ 63, /*->33968*/
/*33905*/           OPC_MoveChild, 0,
/*33907*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33910*/           OPC_RecordChild0, // #0 = $src
/*33911*/           OPC_MoveChild, 1,
/*33913*/           OPC_CheckInteger, 7, 
/*33915*/           OPC_MoveParent,
/*33916*/           OPC_MoveParent,
/*33917*/           OPC_MoveChild, 1,
/*33919*/           OPC_CheckSame, 0,
/*33921*/           OPC_MoveParent,
/*33922*/           OPC_CheckType, MVT::v8i8,
/*33924*/           OPC_MoveParent,
/*33925*/           OPC_MoveParent,
/*33926*/           OPC_MoveChild, 1,
/*33928*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33931*/           OPC_MoveChild, 0,
/*33933*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33936*/           OPC_MoveChild, 0,
/*33938*/           OPC_CheckSame, 0,
/*33940*/           OPC_MoveParent,
/*33941*/           OPC_MoveChild, 1,
/*33943*/           OPC_CheckInteger, 7, 
/*33945*/           OPC_MoveParent,
/*33946*/           OPC_CheckType, MVT::v8i8,
/*33948*/           OPC_MoveParent,
/*33949*/           OPC_MoveParent,
/*33950*/           OPC_CheckType, MVT::v2i32,
/*33952*/           OPC_EmitInteger, MVT::i32, 14, 
/*33955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33958*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33968*/         /*Scope*/ 63, /*->34032*/
/*33969*/           OPC_RecordChild0, // #0 = $src
/*33970*/           OPC_MoveChild, 1,
/*33972*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33975*/           OPC_MoveChild, 0,
/*33977*/           OPC_CheckSame, 0,
/*33979*/           OPC_MoveParent,
/*33980*/           OPC_MoveChild, 1,
/*33982*/           OPC_CheckInteger, 15, 
/*33984*/           OPC_MoveParent,
/*33985*/           OPC_MoveParent,
/*33986*/           OPC_CheckType, MVT::v4i16,
/*33988*/           OPC_MoveParent,
/*33989*/           OPC_MoveParent,
/*33990*/           OPC_MoveChild, 1,
/*33992*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33995*/           OPC_MoveChild, 0,
/*33997*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34000*/           OPC_MoveChild, 0,
/*34002*/           OPC_CheckSame, 0,
/*34004*/           OPC_MoveParent,
/*34005*/           OPC_MoveChild, 1,
/*34007*/           OPC_CheckInteger, 15, 
/*34009*/           OPC_MoveParent,
/*34010*/           OPC_CheckType, MVT::v4i16,
/*34012*/           OPC_MoveParent,
/*34013*/           OPC_MoveParent,
/*34014*/           OPC_CheckType, MVT::v2i32,
/*34016*/           OPC_EmitInteger, MVT::i32, 14, 
/*34019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34022*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34032*/         /*Scope*/ 63, /*->34096*/
/*34033*/           OPC_MoveChild, 0,
/*34035*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34038*/           OPC_RecordChild0, // #0 = $src
/*34039*/           OPC_MoveChild, 1,
/*34041*/           OPC_CheckInteger, 15, 
/*34043*/           OPC_MoveParent,
/*34044*/           OPC_MoveParent,
/*34045*/           OPC_MoveChild, 1,
/*34047*/           OPC_CheckSame, 0,
/*34049*/           OPC_MoveParent,
/*34050*/           OPC_CheckType, MVT::v4i16,
/*34052*/           OPC_MoveParent,
/*34053*/           OPC_MoveParent,
/*34054*/           OPC_MoveChild, 1,
/*34056*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34059*/           OPC_MoveChild, 0,
/*34061*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34064*/           OPC_MoveChild, 0,
/*34066*/           OPC_CheckSame, 0,
/*34068*/           OPC_MoveParent,
/*34069*/           OPC_MoveChild, 1,
/*34071*/           OPC_CheckInteger, 15, 
/*34073*/           OPC_MoveParent,
/*34074*/           OPC_CheckType, MVT::v4i16,
/*34076*/           OPC_MoveParent,
/*34077*/           OPC_MoveParent,
/*34078*/           OPC_CheckType, MVT::v2i32,
/*34080*/           OPC_EmitInteger, MVT::i32, 14, 
/*34083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34086*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34096*/         /*Scope*/ 63, /*->34160*/
/*34097*/           OPC_RecordChild0, // #0 = $src
/*34098*/           OPC_MoveChild, 1,
/*34100*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34103*/           OPC_MoveChild, 0,
/*34105*/           OPC_CheckSame, 0,
/*34107*/           OPC_MoveParent,
/*34108*/           OPC_MoveChild, 1,
/*34110*/           OPC_CheckInteger, 7, 
/*34112*/           OPC_MoveParent,
/*34113*/           OPC_MoveParent,
/*34114*/           OPC_CheckType, MVT::v16i8,
/*34116*/           OPC_MoveParent,
/*34117*/           OPC_MoveParent,
/*34118*/           OPC_MoveChild, 1,
/*34120*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34123*/           OPC_MoveChild, 0,
/*34125*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34128*/           OPC_MoveChild, 0,
/*34130*/           OPC_CheckSame, 0,
/*34132*/           OPC_MoveParent,
/*34133*/           OPC_MoveChild, 1,
/*34135*/           OPC_CheckInteger, 7, 
/*34137*/           OPC_MoveParent,
/*34138*/           OPC_CheckType, MVT::v16i8,
/*34140*/           OPC_MoveParent,
/*34141*/           OPC_MoveParent,
/*34142*/           OPC_CheckType, MVT::v4i32,
/*34144*/           OPC_EmitInteger, MVT::i32, 14, 
/*34147*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34150*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34160*/         /*Scope*/ 63, /*->34224*/
/*34161*/           OPC_MoveChild, 0,
/*34163*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34166*/           OPC_RecordChild0, // #0 = $src
/*34167*/           OPC_MoveChild, 1,
/*34169*/           OPC_CheckInteger, 7, 
/*34171*/           OPC_MoveParent,
/*34172*/           OPC_MoveParent,
/*34173*/           OPC_MoveChild, 1,
/*34175*/           OPC_CheckSame, 0,
/*34177*/           OPC_MoveParent,
/*34178*/           OPC_CheckType, MVT::v16i8,
/*34180*/           OPC_MoveParent,
/*34181*/           OPC_MoveParent,
/*34182*/           OPC_MoveChild, 1,
/*34184*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34187*/           OPC_MoveChild, 0,
/*34189*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34192*/           OPC_MoveChild, 0,
/*34194*/           OPC_CheckSame, 0,
/*34196*/           OPC_MoveParent,
/*34197*/           OPC_MoveChild, 1,
/*34199*/           OPC_CheckInteger, 7, 
/*34201*/           OPC_MoveParent,
/*34202*/           OPC_CheckType, MVT::v16i8,
/*34204*/           OPC_MoveParent,
/*34205*/           OPC_MoveParent,
/*34206*/           OPC_CheckType, MVT::v4i32,
/*34208*/           OPC_EmitInteger, MVT::i32, 14, 
/*34211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34214*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                    // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34224*/         /*Scope*/ 63, /*->34288*/
/*34225*/           OPC_RecordChild0, // #0 = $src
/*34226*/           OPC_MoveChild, 1,
/*34228*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34231*/           OPC_MoveChild, 0,
/*34233*/           OPC_CheckSame, 0,
/*34235*/           OPC_MoveParent,
/*34236*/           OPC_MoveChild, 1,
/*34238*/           OPC_CheckInteger, 15, 
/*34240*/           OPC_MoveParent,
/*34241*/           OPC_MoveParent,
/*34242*/           OPC_CheckType, MVT::v8i16,
/*34244*/           OPC_MoveParent,
/*34245*/           OPC_MoveParent,
/*34246*/           OPC_MoveChild, 1,
/*34248*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34251*/           OPC_MoveChild, 0,
/*34253*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34256*/           OPC_MoveChild, 0,
/*34258*/           OPC_CheckSame, 0,
/*34260*/           OPC_MoveParent,
/*34261*/           OPC_MoveChild, 1,
/*34263*/           OPC_CheckInteger, 15, 
/*34265*/           OPC_MoveParent,
/*34266*/           OPC_CheckType, MVT::v8i16,
/*34268*/           OPC_MoveParent,
/*34269*/           OPC_MoveParent,
/*34270*/           OPC_CheckType, MVT::v4i32,
/*34272*/           OPC_EmitInteger, MVT::i32, 14, 
/*34275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34278*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34288*/         /*Scope*/ 63, /*->34352*/
/*34289*/           OPC_MoveChild, 0,
/*34291*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34294*/           OPC_RecordChild0, // #0 = $src
/*34295*/           OPC_MoveChild, 1,
/*34297*/           OPC_CheckInteger, 15, 
/*34299*/           OPC_MoveParent,
/*34300*/           OPC_MoveParent,
/*34301*/           OPC_MoveChild, 1,
/*34303*/           OPC_CheckSame, 0,
/*34305*/           OPC_MoveParent,
/*34306*/           OPC_CheckType, MVT::v8i16,
/*34308*/           OPC_MoveParent,
/*34309*/           OPC_MoveParent,
/*34310*/           OPC_MoveChild, 1,
/*34312*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34315*/           OPC_MoveChild, 0,
/*34317*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34320*/           OPC_MoveChild, 0,
/*34322*/           OPC_CheckSame, 0,
/*34324*/           OPC_MoveParent,
/*34325*/           OPC_MoveChild, 1,
/*34327*/           OPC_CheckInteger, 15, 
/*34329*/           OPC_MoveParent,
/*34330*/           OPC_CheckType, MVT::v8i16,
/*34332*/           OPC_MoveParent,
/*34333*/           OPC_MoveParent,
/*34334*/           OPC_CheckType, MVT::v4i32,
/*34336*/           OPC_EmitInteger, MVT::i32, 14, 
/*34339*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34342*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                    // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34352*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 6|128,1/*134*/,  TARGET_VAL(ARMISD::VSHRs),// ->34492
/*34358*/       OPC_RecordChild0, // #0 = $src
/*34359*/       OPC_MoveChild, 1,
/*34361*/       OPC_CheckInteger, 31, 
/*34363*/       OPC_MoveParent,
/*34364*/       OPC_MoveParent,
/*34365*/       OPC_MoveChild, 1,
/*34367*/       OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34370*/       OPC_MoveChild, 0,
/*34372*/       OPC_Scope, 58, /*->34432*/ // 2 children in Scope
/*34374*/         OPC_CheckSame, 0,
/*34376*/         OPC_MoveParent,
/*34377*/         OPC_MoveChild, 1,
/*34379*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34382*/         OPC_MoveChild, 0,
/*34384*/         OPC_CheckSame, 0,
/*34386*/         OPC_MoveParent,
/*34387*/         OPC_MoveChild, 1,
/*34389*/         OPC_CheckInteger, 31, 
/*34391*/         OPC_MoveParent,
/*34392*/         OPC_MoveParent,
/*34393*/         OPC_MoveParent,
/*34394*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->34413
/*34397*/           OPC_EmitInteger, MVT::i32, 14, 
/*34400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34403*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
                  /*SwitchType*/ 16,  MVT::v4i32,// ->34431
/*34415*/           OPC_EmitInteger, MVT::i32, 14, 
/*34418*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34421*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
                  0, // EndSwitchType
/*34432*/       /*Scope*/ 58, /*->34491*/
/*34433*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34436*/         OPC_MoveChild, 0,
/*34438*/         OPC_CheckSame, 0,
/*34440*/         OPC_MoveParent,
/*34441*/         OPC_MoveChild, 1,
/*34443*/         OPC_CheckInteger, 31, 
/*34445*/         OPC_MoveParent,
/*34446*/         OPC_MoveParent,
/*34447*/         OPC_MoveChild, 1,
/*34449*/         OPC_CheckSame, 0,
/*34451*/         OPC_MoveParent,
/*34452*/         OPC_MoveParent,
/*34453*/         OPC_SwitchType /*2 cases */, 16,  MVT::v2i32,// ->34472
/*34456*/           OPC_EmitInteger, MVT::i32, 14, 
/*34459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34462*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
                  /*SwitchType*/ 16,  MVT::v4i32,// ->34490
/*34474*/           OPC_EmitInteger, MVT::i32, 14, 
/*34477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34480*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
                  0, // EndSwitchType
/*34491*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 86|128,1/*214*/,  TARGET_VAL(ISD::ADD),// ->34710
/*34496*/       OPC_Scope, 52, /*->34550*/ // 4 children in Scope
/*34498*/         OPC_RecordChild0, // #0 = $src
/*34499*/         OPC_MoveChild, 1,
/*34501*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34504*/         OPC_MoveChild, 0,
/*34506*/         OPC_CheckSame, 0,
/*34508*/         OPC_MoveParent,
/*34509*/         OPC_MoveChild, 1,
/*34511*/         OPC_CheckInteger, 31, 
/*34513*/         OPC_MoveParent,
/*34514*/         OPC_MoveParent,
/*34515*/         OPC_MoveParent,
/*34516*/         OPC_MoveChild, 1,
/*34518*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34521*/         OPC_MoveChild, 0,
/*34523*/         OPC_CheckSame, 0,
/*34525*/         OPC_MoveParent,
/*34526*/         OPC_MoveChild, 1,
/*34528*/         OPC_CheckInteger, 31, 
/*34530*/         OPC_MoveParent,
/*34531*/         OPC_MoveParent,
/*34532*/         OPC_CheckType, MVT::v2i32,
/*34534*/         OPC_EmitInteger, MVT::i32, 14, 
/*34537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34550*/       /*Scope*/ 52, /*->34603*/
/*34551*/         OPC_MoveChild, 0,
/*34553*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34556*/         OPC_RecordChild0, // #0 = $src
/*34557*/         OPC_MoveChild, 1,
/*34559*/         OPC_CheckInteger, 31, 
/*34561*/         OPC_MoveParent,
/*34562*/         OPC_MoveParent,
/*34563*/         OPC_MoveChild, 1,
/*34565*/         OPC_CheckSame, 0,
/*34567*/         OPC_MoveParent,
/*34568*/         OPC_MoveParent,
/*34569*/         OPC_MoveChild, 1,
/*34571*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34574*/         OPC_MoveChild, 0,
/*34576*/         OPC_CheckSame, 0,
/*34578*/         OPC_MoveParent,
/*34579*/         OPC_MoveChild, 1,
/*34581*/         OPC_CheckInteger, 31, 
/*34583*/         OPC_MoveParent,
/*34584*/         OPC_MoveParent,
/*34585*/         OPC_CheckType, MVT::v2i32,
/*34587*/         OPC_EmitInteger, MVT::i32, 14, 
/*34590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34593*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*34603*/       /*Scope*/ 52, /*->34656*/
/*34604*/         OPC_RecordChild0, // #0 = $src
/*34605*/         OPC_MoveChild, 1,
/*34607*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34610*/         OPC_MoveChild, 0,
/*34612*/         OPC_CheckSame, 0,
/*34614*/         OPC_MoveParent,
/*34615*/         OPC_MoveChild, 1,
/*34617*/         OPC_CheckInteger, 31, 
/*34619*/         OPC_MoveParent,
/*34620*/         OPC_MoveParent,
/*34621*/         OPC_MoveParent,
/*34622*/         OPC_MoveChild, 1,
/*34624*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34627*/         OPC_MoveChild, 0,
/*34629*/         OPC_CheckSame, 0,
/*34631*/         OPC_MoveParent,
/*34632*/         OPC_MoveChild, 1,
/*34634*/         OPC_CheckInteger, 31, 
/*34636*/         OPC_MoveParent,
/*34637*/         OPC_MoveParent,
/*34638*/         OPC_CheckType, MVT::v4i32,
/*34640*/         OPC_EmitInteger, MVT::i32, 14, 
/*34643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34656*/       /*Scope*/ 52, /*->34709*/
/*34657*/         OPC_MoveChild, 0,
/*34659*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34662*/         OPC_RecordChild0, // #0 = $src
/*34663*/         OPC_MoveChild, 1,
/*34665*/         OPC_CheckInteger, 31, 
/*34667*/         OPC_MoveParent,
/*34668*/         OPC_MoveParent,
/*34669*/         OPC_MoveChild, 1,
/*34671*/         OPC_CheckSame, 0,
/*34673*/         OPC_MoveParent,
/*34674*/         OPC_MoveParent,
/*34675*/         OPC_MoveChild, 1,
/*34677*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34680*/         OPC_MoveChild, 0,
/*34682*/         OPC_CheckSame, 0,
/*34684*/         OPC_MoveParent,
/*34685*/         OPC_MoveChild, 1,
/*34687*/         OPC_CheckInteger, 31, 
/*34689*/         OPC_MoveParent,
/*34690*/         OPC_MoveParent,
/*34691*/         OPC_CheckType, MVT::v4i32,
/*34693*/         OPC_EmitInteger, MVT::i32, 14, 
/*34696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*34709*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*34711*/   /*Scope*/ 109, /*->34821*/
/*34712*/     OPC_RecordChild0, // #0 = $Vm
/*34713*/     OPC_MoveChild, 1,
/*34715*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34718*/     OPC_MoveChild, 0,
/*34720*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34723*/     OPC_MoveChild, 0,
/*34725*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34728*/     OPC_MoveParent,
/*34729*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*34731*/     OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->34776
/*34734*/       OPC_MoveParent,
/*34735*/       OPC_MoveParent,
/*34736*/       OPC_CheckType, MVT::v2i32,
/*34738*/       OPC_Scope, 18, /*->34758*/ // 2 children in Scope
/*34740*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34742*/         OPC_EmitInteger, MVT::i32, 14, 
/*34745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*34758*/       /*Scope*/ 16, /*->34775*/
/*34759*/         OPC_EmitInteger, MVT::i32, 14, 
/*34762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34765*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*34775*/       0, /*End of Scope*/
              /*SwitchType*/ 42,  MVT::v16i8,// ->34820
/*34778*/       OPC_MoveParent,
/*34779*/       OPC_MoveParent,
/*34780*/       OPC_CheckType, MVT::v4i32,
/*34782*/       OPC_Scope, 18, /*->34802*/ // 2 children in Scope
/*34784*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34786*/         OPC_EmitInteger, MVT::i32, 14, 
/*34789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34792*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*34802*/       /*Scope*/ 16, /*->34819*/
/*34803*/         OPC_EmitInteger, MVT::i32, 14, 
/*34806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*34819*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34821*/   /*Scope*/ 110, /*->34932*/
/*34822*/     OPC_MoveChild, 0,
/*34824*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34827*/     OPC_MoveChild, 0,
/*34829*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34832*/     OPC_MoveChild, 0,
/*34834*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*34837*/     OPC_MoveParent,
/*34838*/     OPC_CheckPredicate, 20, // Predicate_NEONimmAllOnesV
/*34840*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->34886
/*34843*/       OPC_MoveParent,
/*34844*/       OPC_MoveParent,
/*34845*/       OPC_RecordChild1, // #0 = $Vm
/*34846*/       OPC_CheckType, MVT::v2i32,
/*34848*/       OPC_Scope, 18, /*->34868*/ // 2 children in Scope
/*34850*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34852*/         OPC_EmitInteger, MVT::i32, 14, 
/*34855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34858*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*34868*/       /*Scope*/ 16, /*->34885*/
/*34869*/         OPC_EmitInteger, MVT::i32, 14, 
/*34872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*34885*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->34931
/*34888*/       OPC_MoveParent,
/*34889*/       OPC_MoveParent,
/*34890*/       OPC_RecordChild1, // #0 = $Vm
/*34891*/       OPC_CheckType, MVT::v4i32,
/*34893*/       OPC_Scope, 18, /*->34913*/ // 2 children in Scope
/*34895*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*34897*/         OPC_EmitInteger, MVT::i32, 14, 
/*34900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34903*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*34913*/       /*Scope*/ 16, /*->34930*/
/*34914*/         OPC_EmitInteger, MVT::i32, 14, 
/*34917*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34920*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*34930*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34932*/   /*Scope*/ 31|128,2/*287*/, /*->35221*/
/*34934*/     OPC_RecordChild0, // #0 = $Rm
/*34935*/     OPC_Scope, 87, /*->35024*/ // 2 children in Scope
/*34937*/       OPC_MoveChild, 1,
/*34939*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34950*/       OPC_MoveParent,
/*34951*/       OPC_CheckType, MVT::i32,
/*34953*/       OPC_Scope, 22, /*->34977*/ // 3 children in Scope
/*34955*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34957*/         OPC_EmitInteger, MVT::i32, 14, 
/*34960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*34977*/       /*Scope*/ 22, /*->35000*/
/*34978*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34980*/         OPC_EmitInteger, MVT::i32, 14, 
/*34983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34989*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*35000*/       /*Scope*/ 22, /*->35023*/
/*35001*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35003*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35006*/         OPC_EmitInteger, MVT::i32, 14, 
/*35009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*35023*/       0, /*End of Scope*/
/*35024*/     /*Scope*/ 66|128,1/*194*/, /*->35220*/
/*35026*/       OPC_RecordChild1, // #1 = $imm
/*35027*/       OPC_Scope, 69, /*->35098*/ // 4 children in Scope
/*35029*/         OPC_MoveChild, 1,
/*35031*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35034*/         OPC_Scope, 30, /*->35066*/ // 2 children in Scope
/*35036*/           OPC_CheckPredicate, 3, // Predicate_so_imm
/*35038*/           OPC_MoveParent,
/*35039*/           OPC_CheckType, MVT::i32,
/*35041*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35043*/           OPC_EmitConvertToTarget, 1,
/*35045*/           OPC_EmitInteger, MVT::i32, 14, 
/*35048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35054*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35066*/         /*Scope*/ 30, /*->35097*/
/*35067*/           OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*35069*/           OPC_MoveParent,
/*35070*/           OPC_CheckType, MVT::i32,
/*35072*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35074*/           OPC_EmitConvertToTarget, 1,
/*35076*/           OPC_EmitInteger, MVT::i32, 14, 
/*35079*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35082*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35085*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35097*/         0, /*End of Scope*/
/*35098*/       /*Scope*/ 76, /*->35175*/
/*35099*/         OPC_CheckType, MVT::i32,
/*35101*/         OPC_Scope, 23, /*->35126*/ // 3 children in Scope
/*35103*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35105*/           OPC_EmitInteger, MVT::i32, 14, 
/*35108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35114*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35126*/         /*Scope*/ 23, /*->35150*/
/*35127*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35129*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35132*/           OPC_EmitInteger, MVT::i32, 14, 
/*35135*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35138*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*35150*/         /*Scope*/ 23, /*->35174*/
/*35151*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35153*/           OPC_EmitInteger, MVT::i32, 14, 
/*35156*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35162*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35174*/         0, /*End of Scope*/
/*35175*/       /*Scope*/ 21, /*->35197*/
/*35176*/         OPC_CheckType, MVT::v2i32,
/*35178*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35180*/         OPC_EmitInteger, MVT::i32, 14, 
/*35183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35197*/       /*Scope*/ 21, /*->35219*/
/*35198*/         OPC_CheckType, MVT::v4i32,
/*35200*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35202*/         OPC_EmitInteger, MVT::i32, 14, 
/*35205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*35219*/       0, /*End of Scope*/
/*35220*/     0, /*End of Scope*/
/*35221*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,2/*297*/,  TARGET_VAL(ISD::ROTR),// ->35523
/*35226*/   OPC_Scope, 34, /*->35262*/ // 6 children in Scope
/*35228*/     OPC_MoveChild, 0,
/*35230*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*35233*/     OPC_RecordChild0, // #0 = $Rm
/*35234*/     OPC_MoveParent,
/*35235*/     OPC_MoveChild, 1,
/*35237*/     OPC_CheckInteger, 16, 
/*35239*/     OPC_CheckType, MVT::i32,
/*35241*/     OPC_MoveParent,
/*35242*/     OPC_CheckType, MVT::i32,
/*35244*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*35246*/     OPC_EmitInteger, MVT::i32, 14, 
/*35249*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35252*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
              // Dst: (REV16:i32 GPR:i32:$Rm)
/*35262*/   /*Scope*/ 30, /*->35293*/
/*35263*/     OPC_RecordNode, // #0 = $src
/*35264*/     OPC_CheckType, MVT::i32,
/*35266*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35268*/     OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*35271*/     OPC_EmitInteger, MVT::i32, 14, 
/*35274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35277*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35280*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg_reg:i32:$src - Complexity = 12
              // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*35293*/   /*Scope*/ 56, /*->35350*/
/*35294*/     OPC_MoveChild, 0,
/*35296*/     OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*35299*/     OPC_RecordChild0, // #0 = $Rm
/*35300*/     OPC_MoveParent,
/*35301*/     OPC_MoveChild, 1,
/*35303*/     OPC_CheckInteger, 16, 
/*35305*/     OPC_CheckType, MVT::i32,
/*35307*/     OPC_MoveParent,
/*35308*/     OPC_CheckType, MVT::i32,
/*35310*/     OPC_Scope, 18, /*->35330*/ // 2 children in Scope
/*35312*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*35314*/       OPC_EmitInteger, MVT::i32, 14, 
/*35317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*35330*/     /*Scope*/ 18, /*->35349*/
/*35331*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35333*/       OPC_EmitInteger, MVT::i32, 14, 
/*35336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*35349*/     0, /*End of Scope*/
/*35350*/   /*Scope*/ 43, /*->35394*/
/*35351*/     OPC_RecordChild0, // #0 = $lhs
/*35352*/     OPC_MoveChild, 1,
/*35354*/     OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*35357*/     OPC_RecordChild0, // #1 = $rhs
/*35358*/     OPC_MoveChild, 1,
/*35360*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35363*/     OPC_CheckPredicate, 87, // Predicate_lo5AllOne
/*35365*/     OPC_MoveParent,
/*35366*/     OPC_CheckType, MVT::i32,
/*35368*/     OPC_MoveParent,
/*35369*/     OPC_CheckType, MVT::i32,
/*35371*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35373*/     OPC_EmitInteger, MVT::i32, 14, 
/*35376*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35379*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35382*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
              // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*35394*/   /*Scope*/ 29, /*->35424*/
/*35395*/     OPC_RecordNode, // #0 = $src
/*35396*/     OPC_CheckType, MVT::i32,
/*35398*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35400*/     OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*35403*/     OPC_EmitInteger, MVT::i32, 14, 
/*35406*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35409*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35412*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
              // Src: shift_so_reg_imm:i32:$src - Complexity = 9
              // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*35424*/   /*Scope*/ 97, /*->35522*/
/*35425*/     OPC_RecordChild0, // #0 = $Rm
/*35426*/     OPC_RecordChild1, // #1 = $imm
/*35427*/     OPC_Scope, 37, /*->35466*/ // 2 children in Scope
/*35429*/       OPC_MoveChild, 1,
/*35431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35434*/       OPC_CheckPredicate, 55, // Predicate_imm0_31
/*35436*/       OPC_CheckType, MVT::i32,
/*35438*/       OPC_MoveParent,
/*35439*/       OPC_CheckType, MVT::i32,
/*35441*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35443*/       OPC_EmitConvertToTarget, 1,
/*35445*/       OPC_EmitInteger, MVT::i32, 14, 
/*35448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*35466*/     /*Scope*/ 54, /*->35521*/
/*35467*/       OPC_CheckChild1Type, MVT::i32,
/*35469*/       OPC_CheckType, MVT::i32,
/*35471*/       OPC_Scope, 23, /*->35496*/ // 2 children in Scope
/*35473*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35475*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35478*/         OPC_EmitInteger, MVT::i32, 14, 
/*35481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*35496*/       /*Scope*/ 23, /*->35520*/
/*35497*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35499*/         OPC_EmitInteger, MVT::i32, 14, 
/*35502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35520*/       0, /*End of Scope*/
/*35521*/     0, /*End of Scope*/
/*35522*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 17|128,4/*529*/,  TARGET_VAL(ISD::ATOMIC_LOAD),// ->36056
/*35527*/   OPC_RecordMemRef,
/*35528*/   OPC_RecordNode,   // #0 = 'atomic_load' chained node
/*35529*/   OPC_RecordChild1, // #1 = $src
/*35530*/   OPC_CheckChild1Type, MVT::i32,
/*35532*/   OPC_CheckType, MVT::i32,
/*35534*/   OPC_Scope, 26, /*->35562*/ // 14 children in Scope
/*35536*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35538*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35540*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*35543*/     OPC_EmitMergeInputChains1_0,
/*35544*/     OPC_EmitInteger, MVT::i32, 14, 
/*35547*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35550*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*35562*/   /*Scope*/ 26, /*->35589*/
/*35563*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_16
/*35565*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35567*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*35570*/     OPC_EmitMergeInputChains1_0,
/*35571*/     OPC_EmitInteger, MVT::i32, 14, 
/*35574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (LDRH:i32 addrmode3:i32:$src)
/*35589*/   /*Scope*/ 26, /*->35616*/
/*35590*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_32
/*35592*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35594*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*35597*/     OPC_EmitMergeInputChains1_0,
/*35598*/     OPC_EmitInteger, MVT::i32, 14, 
/*35601*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35604*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*35616*/   /*Scope*/ 26, /*->35643*/
/*35617*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35619*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35621*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*35624*/     OPC_EmitMergeInputChains1_0,
/*35625*/     OPC_EmitInteger, MVT::i32, 14, 
/*35628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35631*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
              // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*35643*/   /*Scope*/ 26, /*->35670*/
/*35644*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_16
/*35646*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35648*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*35651*/     OPC_EmitMergeInputChains1_0,
/*35652*/     OPC_EmitInteger, MVT::i32, 14, 
/*35655*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35658*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
              // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*35670*/   /*Scope*/ 26, /*->35697*/
/*35671*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_32
/*35673*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35675*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*35678*/     OPC_EmitMergeInputChains1_0,
/*35679*/     OPC_EmitInteger, MVT::i32, 14, 
/*35682*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35685*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
              // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*35697*/   /*Scope*/ 25, /*->35723*/
/*35698*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35700*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35702*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*35705*/     OPC_EmitMergeInputChains1_0,
/*35706*/     OPC_EmitInteger, MVT::i32, 14, 
/*35709*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35712*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
              // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*35723*/   /*Scope*/ 25, /*->35749*/
/*35724*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_32
/*35726*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35728*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*35731*/     OPC_EmitMergeInputChains1_0,
/*35732*/     OPC_EmitInteger, MVT::i32, 14, 
/*35735*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35738*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
              // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*35749*/   /*Scope*/ 50, /*->35800*/
/*35750*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35752*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35754*/     OPC_Scope, 21, /*->35777*/ // 2 children in Scope
/*35756*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*35759*/       OPC_EmitMergeInputChains1_0,
/*35760*/       OPC_EmitInteger, MVT::i32, 14, 
/*35763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*35777*/     /*Scope*/ 21, /*->35799*/
/*35778*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*35781*/       OPC_EmitMergeInputChains1_0,
/*35782*/       OPC_EmitInteger, MVT::i32, 14, 
/*35785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*35799*/     0, /*End of Scope*/
/*35800*/   /*Scope*/ 50, /*->35851*/
/*35801*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_16
/*35803*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35805*/     OPC_Scope, 21, /*->35828*/ // 2 children in Scope
/*35807*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*35810*/       OPC_EmitMergeInputChains1_0,
/*35811*/       OPC_EmitInteger, MVT::i32, 14, 
/*35814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*35828*/     /*Scope*/ 21, /*->35850*/
/*35829*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*35832*/       OPC_EmitMergeInputChains1_0,
/*35833*/       OPC_EmitInteger, MVT::i32, 14, 
/*35836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*35850*/     0, /*End of Scope*/
/*35851*/   /*Scope*/ 50, /*->35902*/
/*35852*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_32
/*35854*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35856*/     OPC_Scope, 21, /*->35879*/ // 2 children in Scope
/*35858*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*35861*/       OPC_EmitMergeInputChains1_0,
/*35862*/       OPC_EmitInteger, MVT::i32, 14, 
/*35865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*35879*/     /*Scope*/ 21, /*->35901*/
/*35880*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*35883*/       OPC_EmitMergeInputChains1_0,
/*35884*/       OPC_EmitInteger, MVT::i32, 14, 
/*35887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35890*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*35901*/     0, /*End of Scope*/
/*35902*/   /*Scope*/ 50, /*->35953*/
/*35903*/     OPC_CheckPredicate, 88, // Predicate_atomic_load_8
/*35905*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35907*/     OPC_Scope, 21, /*->35930*/ // 2 children in Scope
/*35909*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35912*/       OPC_EmitMergeInputChains1_0,
/*35913*/       OPC_EmitInteger, MVT::i32, 14, 
/*35916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*35930*/     /*Scope*/ 21, /*->35952*/
/*35931*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35934*/       OPC_EmitMergeInputChains1_0,
/*35935*/       OPC_EmitInteger, MVT::i32, 14, 
/*35938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*35952*/     0, /*End of Scope*/
/*35953*/   /*Scope*/ 50, /*->36004*/
/*35954*/     OPC_CheckPredicate, 89, // Predicate_atomic_load_16
/*35956*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35958*/     OPC_Scope, 21, /*->35981*/ // 2 children in Scope
/*35960*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*35963*/       OPC_EmitMergeInputChains1_0,
/*35964*/       OPC_EmitInteger, MVT::i32, 14, 
/*35967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*35981*/     /*Scope*/ 21, /*->36003*/
/*35982*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*35985*/       OPC_EmitMergeInputChains1_0,
/*35986*/       OPC_EmitInteger, MVT::i32, 14, 
/*35989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*36003*/     0, /*End of Scope*/
/*36004*/   /*Scope*/ 50, /*->36055*/
/*36005*/     OPC_CheckPredicate, 90, // Predicate_atomic_load_32
/*36007*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36009*/     OPC_Scope, 21, /*->36032*/ // 2 children in Scope
/*36011*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36014*/       OPC_EmitMergeInputChains1_0,
/*36015*/       OPC_EmitInteger, MVT::i32, 14, 
/*36018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*36032*/     /*Scope*/ 21, /*->36054*/
/*36033*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36036*/       OPC_EmitMergeInputChains1_0,
/*36037*/       OPC_EmitInteger, MVT::i32, 14, 
/*36040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36043*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*36054*/     0, /*End of Scope*/
/*36055*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18|128,4/*530*/,  TARGET_VAL(ISD::ATOMIC_STORE),// ->36590
/*36060*/   OPC_RecordMemRef,
/*36061*/   OPC_RecordNode,   // #0 = 'atomic_store' chained node
/*36062*/   OPC_RecordChild1, // #1 = $ptr
/*36063*/   OPC_CheckChild1Type, MVT::i32,
/*36065*/   OPC_RecordChild2, // #2 = $val
/*36066*/   OPC_CheckChild2Type, MVT::i32,
/*36068*/   OPC_Scope, 26, /*->36096*/ // 14 children in Scope
/*36070*/     OPC_CheckPredicate, 91, // Predicate_atomic_store_8
/*36072*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36074*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*36077*/     OPC_EmitMergeInputChains1_0,
/*36078*/     OPC_EmitInteger, MVT::i32, 14, 
/*36081*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36084*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*36096*/   /*Scope*/ 26, /*->36123*/
/*36097*/     OPC_CheckPredicate, 92, // Predicate_atomic_store_16
/*36099*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36101*/     OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*36104*/     OPC_EmitMergeInputChains1_0,
/*36105*/     OPC_EmitInteger, MVT::i32, 14, 
/*36108*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36111*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*36123*/   /*Scope*/ 26, /*->36150*/
/*36124*/     OPC_CheckPredicate, 93, // Predicate_atomic_store_32
/*36126*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36128*/     OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*36131*/     OPC_EmitMergeInputChains1_0,
/*36132*/     OPC_EmitInteger, MVT::i32, 14, 
/*36135*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36138*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*36150*/   /*Scope*/ 26, /*->36177*/
/*36151*/     OPC_CheckPredicate, 91, // Predicate_atomic_store_8
/*36153*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36155*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*36158*/     OPC_EmitMergeInputChains1_0,
/*36159*/     OPC_EmitInteger, MVT::i32, 14, 
/*36162*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36165*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
              // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*36177*/   /*Scope*/ 26, /*->36204*/
/*36178*/     OPC_CheckPredicate, 92, // Predicate_atomic_store_16
/*36180*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36182*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*36185*/     OPC_EmitMergeInputChains1_0,
/*36186*/     OPC_EmitInteger, MVT::i32, 14, 
/*36189*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
              // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*36204*/   /*Scope*/ 26, /*->36231*/
/*36205*/     OPC_CheckPredicate, 93, // Predicate_atomic_store_32
/*36207*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36209*/     OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*36212*/     OPC_EmitMergeInputChains1_0,
/*36213*/     OPC_EmitInteger, MVT::i32, 14, 
/*36216*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36219*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
              // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
              // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*36231*/   /*Scope*/ 25, /*->36257*/
/*36232*/     OPC_CheckPredicate, 91, // Predicate_atomic_store_8
/*36234*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36236*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*36239*/     OPC_EmitMergeInputChains1_0,
/*36240*/     OPC_EmitInteger, MVT::i32, 14, 
/*36243*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36246*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
              // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*36257*/   /*Scope*/ 25, /*->36283*/
/*36258*/     OPC_CheckPredicate, 93, // Predicate_atomic_store_32
/*36260*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36262*/     OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*36265*/     OPC_EmitMergeInputChains1_0,
/*36266*/     OPC_EmitInteger, MVT::i32, 14, 
/*36269*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36272*/     OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
              // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
              // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*36283*/   /*Scope*/ 50, /*->36334*/
/*36284*/     OPC_CheckPredicate, 91, // Predicate_atomic_store_8
/*36286*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36288*/     OPC_Scope, 21, /*->36311*/ // 2 children in Scope
/*36290*/       OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*36293*/       OPC_EmitMergeInputChains1_0,
/*36294*/       OPC_EmitInteger, MVT::i32, 14, 
/*36297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36300*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*36311*/     /*Scope*/ 21, /*->36333*/
/*36312*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*36315*/       OPC_EmitMergeInputChains1_0,
/*36316*/       OPC_EmitInteger, MVT::i32, 14, 
/*36319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36322*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*36333*/     0, /*End of Scope*/
/*36334*/   /*Scope*/ 50, /*->36385*/
/*36335*/     OPC_CheckPredicate, 92, // Predicate_atomic_store_16
/*36337*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36339*/     OPC_Scope, 21, /*->36362*/ // 2 children in Scope
/*36341*/       OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*36344*/       OPC_EmitMergeInputChains1_0,
/*36345*/       OPC_EmitInteger, MVT::i32, 14, 
/*36348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*36362*/     /*Scope*/ 21, /*->36384*/
/*36363*/       OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*36366*/       OPC_EmitMergeInputChains1_0,
/*36367*/       OPC_EmitInteger, MVT::i32, 14, 
/*36370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*36384*/     0, /*End of Scope*/
/*36385*/   /*Scope*/ 50, /*->36436*/
/*36386*/     OPC_CheckPredicate, 93, // Predicate_atomic_store_32
/*36388*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36390*/     OPC_Scope, 21, /*->36413*/ // 2 children in Scope
/*36392*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*36395*/       OPC_EmitMergeInputChains1_0,
/*36396*/       OPC_EmitInteger, MVT::i32, 14, 
/*36399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*36413*/     /*Scope*/ 21, /*->36435*/
/*36414*/       OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*36417*/       OPC_EmitMergeInputChains1_0,
/*36418*/       OPC_EmitInteger, MVT::i32, 14, 
/*36421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*36435*/     0, /*End of Scope*/
/*36436*/   /*Scope*/ 50, /*->36487*/
/*36437*/     OPC_CheckPredicate, 91, // Predicate_atomic_store_8
/*36439*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36441*/     OPC_Scope, 21, /*->36464*/ // 2 children in Scope
/*36443*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*36446*/       OPC_EmitMergeInputChains1_0,
/*36447*/       OPC_EmitInteger, MVT::i32, 14, 
/*36450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*36464*/     /*Scope*/ 21, /*->36486*/
/*36465*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*36468*/       OPC_EmitMergeInputChains1_0,
/*36469*/       OPC_EmitInteger, MVT::i32, 14, 
/*36472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36475*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*36486*/     0, /*End of Scope*/
/*36487*/   /*Scope*/ 50, /*->36538*/
/*36488*/     OPC_CheckPredicate, 92, // Predicate_atomic_store_16
/*36490*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36492*/     OPC_Scope, 21, /*->36515*/ // 2 children in Scope
/*36494*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*36497*/       OPC_EmitMergeInputChains1_0,
/*36498*/       OPC_EmitInteger, MVT::i32, 14, 
/*36501*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36504*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*36515*/     /*Scope*/ 21, /*->36537*/
/*36516*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*36519*/       OPC_EmitMergeInputChains1_0,
/*36520*/       OPC_EmitInteger, MVT::i32, 14, 
/*36523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*36537*/     0, /*End of Scope*/
/*36538*/   /*Scope*/ 50, /*->36589*/
/*36539*/     OPC_CheckPredicate, 93, // Predicate_atomic_store_32
/*36541*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36543*/     OPC_Scope, 21, /*->36566*/ // 2 children in Scope
/*36545*/       OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*36548*/       OPC_EmitMergeInputChains1_0,
/*36549*/       OPC_EmitInteger, MVT::i32, 14, 
/*36552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*36566*/     /*Scope*/ 21, /*->36588*/
/*36567*/       OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*36570*/       OPC_EmitMergeInputChains1_0,
/*36571*/       OPC_EmitInteger, MVT::i32, 14, 
/*36574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*36588*/     0, /*End of Scope*/
/*36589*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->36712
/*36593*/   OPC_Scope, 67, /*->36662*/ // 2 children in Scope
/*36595*/     OPC_MoveChild, 0,
/*36597*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*36600*/     OPC_RecordMemRef,
/*36601*/     OPC_RecordNode, // #0 = 'ld' chained node
/*36602*/     OPC_CheckFoldableChainNode,
/*36603*/     OPC_MoveChild, 1,
/*36605*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*36608*/     OPC_RecordChild0, // #1 = $addr
/*36609*/     OPC_MoveChild, 0,
/*36611*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*36614*/     OPC_MoveParent,
/*36615*/     OPC_MoveParent,
/*36616*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*36618*/     OPC_CheckPredicate, 30, // Predicate_load
/*36620*/     OPC_MoveParent,
/*36621*/     OPC_RecordChild1, // #2 = $cp
/*36622*/     OPC_MoveChild, 1,
/*36624*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36627*/     OPC_MoveParent,
/*36628*/     OPC_CheckType, MVT::i32,
/*36630*/     OPC_Scope, 14, /*->36646*/ // 2 children in Scope
/*36632*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36634*/       OPC_EmitMergeInputChains1_0,
/*36635*/       OPC_EmitConvertToTarget, 2,
/*36637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36646*/     /*Scope*/ 14, /*->36661*/
/*36647*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36649*/       OPC_EmitMergeInputChains1_0,
/*36650*/       OPC_EmitConvertToTarget, 2,
/*36652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36661*/     0, /*End of Scope*/
/*36662*/   /*Scope*/ 48, /*->36711*/
/*36663*/     OPC_RecordChild0, // #0 = $a
/*36664*/     OPC_RecordChild1, // #1 = $cp
/*36665*/     OPC_MoveChild, 1,
/*36667*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36670*/     OPC_MoveParent,
/*36671*/     OPC_CheckType, MVT::i32,
/*36673*/     OPC_Scope, 21, /*->36696*/ // 2 children in Scope
/*36675*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36677*/       OPC_EmitConvertToTarget, 1,
/*36679*/       OPC_EmitInteger, MVT::i32, 14, 
/*36682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*36696*/     /*Scope*/ 13, /*->36710*/
/*36697*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*36699*/       OPC_EmitConvertToTarget, 1,
/*36701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*36710*/     0, /*End of Scope*/
/*36711*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->36785
/*36715*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*36716*/   OPC_RecordChild1, // #1 = $cc
/*36717*/   OPC_MoveChild, 1,
/*36719*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36722*/   OPC_MoveParent,
/*36723*/   OPC_RecordChild2, // #2 = $lhs1
/*36724*/   OPC_RecordChild3, // #3 = $lhs2
/*36725*/   OPC_Scope, 31, /*->36758*/ // 2 children in Scope
/*36727*/     OPC_MoveChild, 4,
/*36729*/     OPC_CheckInteger, 0, 
/*36731*/     OPC_MoveParent,
/*36732*/     OPC_MoveChild, 5,
/*36734*/     OPC_CheckInteger, 0, 
/*36736*/     OPC_MoveParent,
/*36737*/     OPC_RecordChild6, // #4 = $dst
/*36738*/     OPC_MoveChild, 6,
/*36740*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36743*/     OPC_MoveParent,
/*36744*/     OPC_EmitMergeInputChains1_0,
/*36745*/     OPC_EmitConvertToTarget, 1,
/*36747*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*36758*/   /*Scope*/ 25, /*->36784*/
/*36759*/     OPC_RecordChild4, // #4 = $rhs1
/*36760*/     OPC_RecordChild5, // #5 = $rhs2
/*36761*/     OPC_RecordChild6, // #6 = $dst
/*36762*/     OPC_MoveChild, 6,
/*36764*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*36767*/     OPC_MoveParent,
/*36768*/     OPC_EmitMergeInputChains1_0,
/*36769*/     OPC_EmitConvertToTarget, 1,
/*36771*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*36784*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,19/*2447*/,  TARGET_VAL(ISD::SUB),// ->39236
/*36789*/   OPC_Scope, 46|128,1/*174*/, /*->36966*/ // 7 children in Scope
/*36792*/     OPC_RecordChild0, // #0 = $Rn
/*36793*/     OPC_RecordChild1, // #1 = $shift
/*36794*/     OPC_CheckType, MVT::i32,
/*36796*/     OPC_Scope, 110, /*->36908*/ // 2 children in Scope
/*36798*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36800*/       OPC_Scope, 26, /*->36828*/ // 4 children in Scope
/*36802*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36805*/         OPC_EmitInteger, MVT::i32, 14, 
/*36808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36828*/       /*Scope*/ 26, /*->36855*/
/*36829*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*36832*/         OPC_EmitInteger, MVT::i32, 14, 
/*36835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36841*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36855*/       /*Scope*/ 25, /*->36881*/
/*36856*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36859*/         OPC_EmitInteger, MVT::i32, 14, 
/*36862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36881*/       /*Scope*/ 25, /*->36907*/
/*36882*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*36885*/         OPC_EmitInteger, MVT::i32, 14, 
/*36888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36907*/       0, /*End of Scope*/
/*36908*/     /*Scope*/ 56, /*->36965*/
/*36909*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36911*/       OPC_Scope, 25, /*->36938*/ // 2 children in Scope
/*36913*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36916*/         OPC_EmitInteger, MVT::i32, 14, 
/*36919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36922*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36938*/       /*Scope*/ 25, /*->36964*/
/*36939*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36942*/         OPC_EmitInteger, MVT::i32, 14, 
/*36945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36964*/       0, /*End of Scope*/
/*36965*/     0, /*End of Scope*/
/*36966*/   /*Scope*/ 66|128,1/*194*/, /*->37162*/
/*36968*/     OPC_MoveChild, 0,
/*36970*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36973*/     OPC_MoveChild, 0,
/*36975*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36978*/     OPC_MoveChild, 0,
/*36980*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36983*/     OPC_MoveParent,
/*36984*/     OPC_CheckPredicate, 94, // Predicate_NEONimmAllZerosV
/*36986*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->37074
/*36989*/       OPC_MoveParent,
/*36990*/       OPC_MoveParent,
/*36991*/       OPC_RecordChild1, // #0 = $Vm
/*36992*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->37033
/*36995*/         OPC_Scope, 18, /*->37015*/ // 2 children in Scope
/*36997*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36999*/           OPC_EmitInteger, MVT::i32, 14, 
/*37002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37005*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*37015*/         /*Scope*/ 16, /*->37032*/
/*37016*/           OPC_EmitInteger, MVT::i32, 14, 
/*37019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37022*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*37032*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->37073
/*37035*/         OPC_Scope, 18, /*->37055*/ // 2 children in Scope
/*37037*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37039*/           OPC_EmitInteger, MVT::i32, 14, 
/*37042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37045*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*37055*/         /*Scope*/ 16, /*->37072*/
/*37056*/           OPC_EmitInteger, MVT::i32, 14, 
/*37059*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37062*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*37072*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->37161
/*37076*/       OPC_MoveParent,
/*37077*/       OPC_MoveParent,
/*37078*/       OPC_RecordChild1, // #0 = $Vm
/*37079*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->37120
/*37082*/         OPC_Scope, 18, /*->37102*/ // 2 children in Scope
/*37084*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37086*/           OPC_EmitInteger, MVT::i32, 14, 
/*37089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37092*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*37102*/         /*Scope*/ 16, /*->37119*/
/*37103*/           OPC_EmitInteger, MVT::i32, 14, 
/*37106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37109*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*37119*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->37160
/*37122*/         OPC_Scope, 18, /*->37142*/ // 2 children in Scope
/*37124*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37126*/           OPC_EmitInteger, MVT::i32, 14, 
/*37129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37132*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*37142*/         /*Scope*/ 16, /*->37159*/
/*37143*/           OPC_EmitInteger, MVT::i32, 14, 
/*37146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37149*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*37159*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*37162*/   /*Scope*/ 71|128,5/*711*/, /*->37875*/
/*37164*/     OPC_RecordChild0, // #0 = $src1
/*37165*/     OPC_MoveChild, 1,
/*37167*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->37682
/*37172*/       OPC_Scope, 9|128,1/*137*/, /*->37312*/ // 4 children in Scope
/*37175*/         OPC_RecordChild0, // #1 = $Vn
/*37176*/         OPC_MoveChild, 1,
/*37178*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37181*/         OPC_RecordChild0, // #2 = $Vm
/*37182*/         OPC_Scope, 63, /*->37247*/ // 2 children in Scope
/*37184*/           OPC_CheckChild0Type, MVT::v4i16,
/*37186*/           OPC_RecordChild1, // #3 = $lane
/*37187*/           OPC_MoveChild, 1,
/*37189*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37192*/           OPC_MoveParent,
/*37193*/           OPC_MoveParent,
/*37194*/           OPC_MoveParent,
/*37195*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37221
/*37198*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37200*/             OPC_EmitConvertToTarget, 3,
/*37202*/             OPC_EmitInteger, MVT::i32, 14, 
/*37205*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37208*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37246
/*37223*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37225*/             OPC_EmitConvertToTarget, 3,
/*37227*/             OPC_EmitInteger, MVT::i32, 14, 
/*37230*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37233*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37247*/         /*Scope*/ 63, /*->37311*/
/*37248*/           OPC_CheckChild0Type, MVT::v2i32,
/*37250*/           OPC_RecordChild1, // #3 = $lane
/*37251*/           OPC_MoveChild, 1,
/*37253*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37256*/           OPC_MoveParent,
/*37257*/           OPC_MoveParent,
/*37258*/           OPC_MoveParent,
/*37259*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37285
/*37262*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37264*/             OPC_EmitConvertToTarget, 3,
/*37266*/             OPC_EmitInteger, MVT::i32, 14, 
/*37269*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37272*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37310
/*37287*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37289*/             OPC_EmitConvertToTarget, 3,
/*37291*/             OPC_EmitInteger, MVT::i32, 14, 
/*37294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37297*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37311*/         0, /*End of Scope*/
/*37312*/       /*Scope*/ 10|128,1/*138*/, /*->37452*/
/*37314*/         OPC_MoveChild, 0,
/*37316*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37319*/         OPC_RecordChild0, // #1 = $Vm
/*37320*/         OPC_Scope, 64, /*->37386*/ // 2 children in Scope
/*37322*/           OPC_CheckChild0Type, MVT::v4i16,
/*37324*/           OPC_RecordChild1, // #2 = $lane
/*37325*/           OPC_MoveChild, 1,
/*37327*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37330*/           OPC_MoveParent,
/*37331*/           OPC_MoveParent,
/*37332*/           OPC_RecordChild1, // #3 = $Vn
/*37333*/           OPC_MoveParent,
/*37334*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37360
/*37337*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37339*/             OPC_EmitConvertToTarget, 2,
/*37341*/             OPC_EmitInteger, MVT::i32, 14, 
/*37344*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37347*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37385
/*37362*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37364*/             OPC_EmitConvertToTarget, 2,
/*37366*/             OPC_EmitInteger, MVT::i32, 14, 
/*37369*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37372*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37386*/         /*Scope*/ 64, /*->37451*/
/*37387*/           OPC_CheckChild0Type, MVT::v2i32,
/*37389*/           OPC_RecordChild1, // #2 = $lane
/*37390*/           OPC_MoveChild, 1,
/*37392*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37395*/           OPC_MoveParent,
/*37396*/           OPC_MoveParent,
/*37397*/           OPC_RecordChild1, // #3 = $Vn
/*37398*/           OPC_MoveParent,
/*37399*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37425
/*37402*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37404*/             OPC_EmitConvertToTarget, 2,
/*37406*/             OPC_EmitInteger, MVT::i32, 14, 
/*37409*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37412*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37450
/*37427*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37429*/             OPC_EmitConvertToTarget, 2,
/*37431*/             OPC_EmitInteger, MVT::i32, 14, 
/*37434*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37437*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37451*/         0, /*End of Scope*/
/*37452*/       /*Scope*/ 113, /*->37566*/
/*37453*/         OPC_RecordChild0, // #1 = $src2
/*37454*/         OPC_MoveChild, 1,
/*37456*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37459*/         OPC_RecordChild0, // #2 = $src3
/*37460*/         OPC_Scope, 51, /*->37513*/ // 2 children in Scope
/*37462*/           OPC_CheckChild0Type, MVT::v8i16,
/*37464*/           OPC_RecordChild1, // #3 = $lane
/*37465*/           OPC_MoveChild, 1,
/*37467*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37470*/           OPC_MoveParent,
/*37471*/           OPC_MoveParent,
/*37472*/           OPC_MoveParent,
/*37473*/           OPC_CheckType, MVT::v8i16,
/*37475*/           OPC_EmitConvertToTarget, 3,
/*37477*/           OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*37480*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*37489*/           OPC_EmitConvertToTarget, 3,
/*37491*/           OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*37494*/           OPC_EmitInteger, MVT::i32, 14, 
/*37497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37500*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37513*/         /*Scope*/ 51, /*->37565*/
/*37514*/           OPC_CheckChild0Type, MVT::v4i32,
/*37516*/           OPC_RecordChild1, // #3 = $lane
/*37517*/           OPC_MoveChild, 1,
/*37519*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37522*/           OPC_MoveParent,
/*37523*/           OPC_MoveParent,
/*37524*/           OPC_MoveParent,
/*37525*/           OPC_CheckType, MVT::v4i32,
/*37527*/           OPC_EmitConvertToTarget, 3,
/*37529*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*37532*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*37541*/           OPC_EmitConvertToTarget, 3,
/*37543*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*37546*/           OPC_EmitInteger, MVT::i32, 14, 
/*37549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37552*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37565*/         0, /*End of Scope*/
/*37566*/       /*Scope*/ 114, /*->37681*/
/*37567*/         OPC_MoveChild, 0,
/*37569*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37572*/         OPC_RecordChild0, // #1 = $src3
/*37573*/         OPC_Scope, 52, /*->37627*/ // 2 children in Scope
/*37575*/           OPC_CheckChild0Type, MVT::v8i16,
/*37577*/           OPC_RecordChild1, // #2 = $lane
/*37578*/           OPC_MoveChild, 1,
/*37580*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37583*/           OPC_MoveParent,
/*37584*/           OPC_MoveParent,
/*37585*/           OPC_RecordChild1, // #3 = $src2
/*37586*/           OPC_MoveParent,
/*37587*/           OPC_CheckType, MVT::v8i16,
/*37589*/           OPC_EmitConvertToTarget, 2,
/*37591*/           OPC_EmitNodeXForm, 1, 4, // DSubReg_i16_reg
/*37594*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*37603*/           OPC_EmitConvertToTarget, 2,
/*37605*/           OPC_EmitNodeXForm, 2, 7, // SubReg_i16_lane
/*37608*/           OPC_EmitInteger, MVT::i32, 14, 
/*37611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37614*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37627*/         /*Scope*/ 52, /*->37680*/
/*37628*/           OPC_CheckChild0Type, MVT::v4i32,
/*37630*/           OPC_RecordChild1, // #2 = $lane
/*37631*/           OPC_MoveChild, 1,
/*37633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37636*/           OPC_MoveParent,
/*37637*/           OPC_MoveParent,
/*37638*/           OPC_RecordChild1, // #3 = $src2
/*37639*/           OPC_MoveParent,
/*37640*/           OPC_CheckType, MVT::v4i32,
/*37642*/           OPC_EmitConvertToTarget, 2,
/*37644*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*37647*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*37656*/           OPC_EmitConvertToTarget, 2,
/*37658*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*37661*/           OPC_EmitInteger, MVT::i32, 14, 
/*37664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37667*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37680*/         0, /*End of Scope*/
/*37681*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->37778
/*37685*/       OPC_RecordChild0, // #1 = $Vn
/*37686*/       OPC_Scope, 44, /*->37732*/ // 2 children in Scope
/*37688*/         OPC_CheckChild0Type, MVT::v4i16,
/*37690*/         OPC_MoveChild, 1,
/*37692*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37695*/         OPC_RecordChild0, // #2 = $Vm
/*37696*/         OPC_CheckChild0Type, MVT::v4i16,
/*37698*/         OPC_RecordChild1, // #3 = $lane
/*37699*/         OPC_MoveChild, 1,
/*37701*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37704*/         OPC_MoveParent,
/*37705*/         OPC_MoveParent,
/*37706*/         OPC_MoveParent,
/*37707*/         OPC_CheckType, MVT::v4i32,
/*37709*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37711*/         OPC_EmitConvertToTarget, 3,
/*37713*/         OPC_EmitInteger, MVT::i32, 14, 
/*37716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37732*/       /*Scope*/ 44, /*->37777*/
/*37733*/         OPC_CheckChild0Type, MVT::v2i32,
/*37735*/         OPC_MoveChild, 1,
/*37737*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37740*/         OPC_RecordChild0, // #2 = $Vm
/*37741*/         OPC_CheckChild0Type, MVT::v2i32,
/*37743*/         OPC_RecordChild1, // #3 = $lane
/*37744*/         OPC_MoveChild, 1,
/*37746*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37749*/         OPC_MoveParent,
/*37750*/         OPC_MoveParent,
/*37751*/         OPC_MoveParent,
/*37752*/         OPC_CheckType, MVT::v2i64,
/*37754*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37756*/         OPC_EmitConvertToTarget, 3,
/*37758*/         OPC_EmitInteger, MVT::i32, 14, 
/*37761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37777*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->37874
/*37781*/       OPC_RecordChild0, // #1 = $Vn
/*37782*/       OPC_Scope, 44, /*->37828*/ // 2 children in Scope
/*37784*/         OPC_CheckChild0Type, MVT::v4i16,
/*37786*/         OPC_MoveChild, 1,
/*37788*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37791*/         OPC_RecordChild0, // #2 = $Vm
/*37792*/         OPC_CheckChild0Type, MVT::v4i16,
/*37794*/         OPC_RecordChild1, // #3 = $lane
/*37795*/         OPC_MoveChild, 1,
/*37797*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37800*/         OPC_MoveParent,
/*37801*/         OPC_MoveParent,
/*37802*/         OPC_MoveParent,
/*37803*/         OPC_CheckType, MVT::v4i32,
/*37805*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37807*/         OPC_EmitConvertToTarget, 3,
/*37809*/         OPC_EmitInteger, MVT::i32, 14, 
/*37812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37815*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37828*/       /*Scope*/ 44, /*->37873*/
/*37829*/         OPC_CheckChild0Type, MVT::v2i32,
/*37831*/         OPC_MoveChild, 1,
/*37833*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37836*/         OPC_RecordChild0, // #2 = $Vm
/*37837*/         OPC_CheckChild0Type, MVT::v2i32,
/*37839*/         OPC_RecordChild1, // #3 = $lane
/*37840*/         OPC_MoveChild, 1,
/*37842*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37845*/         OPC_MoveParent,
/*37846*/         OPC_MoveParent,
/*37847*/         OPC_MoveParent,
/*37848*/         OPC_CheckType, MVT::v2i64,
/*37850*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37852*/         OPC_EmitConvertToTarget, 3,
/*37854*/         OPC_EmitInteger, MVT::i32, 14, 
/*37857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37873*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*37875*/   /*Scope*/ 1|128,1/*129*/, /*->38006*/
/*37877*/     OPC_MoveChild, 0,
/*37879*/     OPC_Scope, 95, /*->37976*/ // 2 children in Scope
/*37881*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37884*/       OPC_MoveChild, 0,
/*37886*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37889*/       OPC_MoveParent,
/*37890*/       OPC_CheckPredicate, 94, // Predicate_NEONimmAllZerosV
/*37892*/       OPC_MoveParent,
/*37893*/       OPC_RecordChild1, // #0 = $Vm
/*37894*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->37935
/*37897*/         OPC_Scope, 18, /*->37917*/ // 2 children in Scope
/*37899*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37901*/           OPC_EmitInteger, MVT::i32, 14, 
/*37904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37907*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*37917*/         /*Scope*/ 16, /*->37934*/
/*37918*/           OPC_EmitInteger, MVT::i32, 14, 
/*37921*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37924*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*37934*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->37975
/*37937*/         OPC_Scope, 18, /*->37957*/ // 2 children in Scope
/*37939*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37941*/           OPC_EmitInteger, MVT::i32, 14, 
/*37944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37947*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*37957*/         /*Scope*/ 16, /*->37974*/
/*37958*/           OPC_EmitInteger, MVT::i32, 14, 
/*37961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37964*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*37974*/         0, /*End of Scope*/
                0, // EndSwitchType
/*37976*/     /*Scope*/ 28, /*->38005*/
/*37977*/       OPC_CheckInteger, 0, 
/*37979*/       OPC_MoveParent,
/*37980*/       OPC_RecordChild1, // #0 = $Rn
/*37981*/       OPC_CheckType, MVT::i32,
/*37983*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37985*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37988*/       OPC_EmitInteger, MVT::i32, 14, 
/*37991*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37994*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*38005*/     0, /*End of Scope*/
/*38006*/   /*Scope*/ 53|128,1/*181*/, /*->38189*/
/*38008*/     OPC_RecordChild0, // #0 = $Rn
/*38009*/     OPC_Scope, 36, /*->38047*/ // 4 children in Scope
/*38011*/       OPC_RecordChild1, // #1 = $imm
/*38012*/       OPC_MoveChild, 1,
/*38014*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38017*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38019*/       OPC_MoveParent,
/*38020*/       OPC_CheckType, MVT::i32,
/*38022*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38024*/       OPC_EmitConvertToTarget, 1,
/*38026*/       OPC_EmitInteger, MVT::i32, 14, 
/*38029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38032*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38035*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38047*/     /*Scope*/ 36, /*->38084*/
/*38048*/       OPC_MoveChild, 0,
/*38050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38053*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*38055*/       OPC_MoveParent,
/*38056*/       OPC_RecordChild1, // #1 = $Rn
/*38057*/       OPC_CheckType, MVT::i32,
/*38059*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38061*/       OPC_EmitConvertToTarget, 0,
/*38063*/       OPC_EmitInteger, MVT::i32, 14, 
/*38066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38084*/     /*Scope*/ 66, /*->38151*/
/*38085*/       OPC_RecordChild1, // #1 = $imm
/*38086*/       OPC_MoveChild, 1,
/*38088*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38091*/       OPC_Scope, 30, /*->38123*/ // 2 children in Scope
/*38093*/         OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38095*/         OPC_MoveParent,
/*38096*/         OPC_CheckType, MVT::i32,
/*38098*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38100*/         OPC_EmitConvertToTarget, 1,
/*38102*/         OPC_EmitInteger, MVT::i32, 14, 
/*38105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38111*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38123*/       /*Scope*/ 26, /*->38150*/
/*38124*/         OPC_CheckPredicate, 10, // Predicate_imm0_4095
/*38126*/         OPC_MoveParent,
/*38127*/         OPC_CheckType, MVT::i32,
/*38129*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38131*/         OPC_EmitConvertToTarget, 1,
/*38133*/         OPC_EmitInteger, MVT::i32, 14, 
/*38136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38150*/       0, /*End of Scope*/
/*38151*/     /*Scope*/ 36, /*->38188*/
/*38152*/       OPC_MoveChild, 0,
/*38154*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38157*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*38159*/       OPC_MoveParent,
/*38160*/       OPC_RecordChild1, // #1 = $Rn
/*38161*/       OPC_CheckType, MVT::i32,
/*38163*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38165*/       OPC_EmitConvertToTarget, 0,
/*38167*/       OPC_EmitInteger, MVT::i32, 14, 
/*38170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38188*/     0, /*End of Scope*/
/*38189*/   /*Scope*/ 92|128,1/*220*/, /*->38411*/
/*38191*/     OPC_MoveChild, 0,
/*38193*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38302
/*38197*/       OPC_RecordChild0, // #0 = $Vn
/*38198*/       OPC_Scope, 33, /*->38233*/ // 3 children in Scope
/*38200*/         OPC_CheckChild0Type, MVT::v8i8,
/*38202*/         OPC_MoveParent,
/*38203*/         OPC_MoveChild, 1,
/*38205*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38208*/         OPC_RecordChild0, // #1 = $Vm
/*38209*/         OPC_CheckChild0Type, MVT::v8i8,
/*38211*/         OPC_MoveParent,
/*38212*/         OPC_CheckType, MVT::v8i16,
/*38214*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38216*/         OPC_EmitInteger, MVT::i32, 14, 
/*38219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38222*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38233*/       /*Scope*/ 33, /*->38267*/
/*38234*/         OPC_CheckChild0Type, MVT::v4i16,
/*38236*/         OPC_MoveParent,
/*38237*/         OPC_MoveChild, 1,
/*38239*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38242*/         OPC_RecordChild0, // #1 = $Vm
/*38243*/         OPC_CheckChild0Type, MVT::v4i16,
/*38245*/         OPC_MoveParent,
/*38246*/         OPC_CheckType, MVT::v4i32,
/*38248*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38250*/         OPC_EmitInteger, MVT::i32, 14, 
/*38253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38267*/       /*Scope*/ 33, /*->38301*/
/*38268*/         OPC_CheckChild0Type, MVT::v2i32,
/*38270*/         OPC_MoveParent,
/*38271*/         OPC_MoveChild, 1,
/*38273*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38276*/         OPC_RecordChild0, // #1 = $Vm
/*38277*/         OPC_CheckChild0Type, MVT::v2i32,
/*38279*/         OPC_MoveParent,
/*38280*/         OPC_CheckType, MVT::v2i64,
/*38282*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38284*/         OPC_EmitInteger, MVT::i32, 14, 
/*38287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38301*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->38410
/*38305*/       OPC_RecordChild0, // #0 = $Vn
/*38306*/       OPC_Scope, 33, /*->38341*/ // 3 children in Scope
/*38308*/         OPC_CheckChild0Type, MVT::v8i8,
/*38310*/         OPC_MoveParent,
/*38311*/         OPC_MoveChild, 1,
/*38313*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38316*/         OPC_RecordChild0, // #1 = $Vm
/*38317*/         OPC_CheckChild0Type, MVT::v8i8,
/*38319*/         OPC_MoveParent,
/*38320*/         OPC_CheckType, MVT::v8i16,
/*38322*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38324*/         OPC_EmitInteger, MVT::i32, 14, 
/*38327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38341*/       /*Scope*/ 33, /*->38375*/
/*38342*/         OPC_CheckChild0Type, MVT::v4i16,
/*38344*/         OPC_MoveParent,
/*38345*/         OPC_MoveChild, 1,
/*38347*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38350*/         OPC_RecordChild0, // #1 = $Vm
/*38351*/         OPC_CheckChild0Type, MVT::v4i16,
/*38353*/         OPC_MoveParent,
/*38354*/         OPC_CheckType, MVT::v4i32,
/*38356*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38358*/         OPC_EmitInteger, MVT::i32, 14, 
/*38361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38375*/       /*Scope*/ 33, /*->38409*/
/*38376*/         OPC_CheckChild0Type, MVT::v2i32,
/*38378*/         OPC_MoveParent,
/*38379*/         OPC_MoveChild, 1,
/*38381*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38384*/         OPC_RecordChild0, // #1 = $Vm
/*38385*/         OPC_CheckChild0Type, MVT::v2i32,
/*38387*/         OPC_MoveParent,
/*38388*/         OPC_CheckType, MVT::v2i64,
/*38390*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38392*/         OPC_EmitInteger, MVT::i32, 14, 
/*38395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38409*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*38411*/   /*Scope*/ 54|128,6/*822*/, /*->39235*/
/*38413*/     OPC_RecordChild0, // #0 = $Ra
/*38414*/     OPC_Scope, 84, /*->38500*/ // 4 children in Scope
/*38416*/       OPC_MoveChild, 1,
/*38418*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->38471
/*38422*/         OPC_RecordChild0, // #1 = $Rn
/*38423*/         OPC_RecordChild1, // #2 = $Rm
/*38424*/         OPC_MoveParent,
/*38425*/         OPC_CheckType, MVT::i32,
/*38427*/         OPC_Scope, 20, /*->38449*/ // 2 children in Scope
/*38429*/           OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*38431*/           OPC_EmitInteger, MVT::i32, 14, 
/*38434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38449*/         /*Scope*/ 20, /*->38470*/
/*38450*/           OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38452*/           OPC_EmitInteger, MVT::i32, 14, 
/*38455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38458*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38470*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->38499
/*38474*/         OPC_RecordChild0, // #1 = $Rn
/*38475*/         OPC_RecordChild1, // #2 = $Rm
/*38476*/         OPC_MoveParent,
/*38477*/         OPC_CheckType, MVT::i32,
/*38479*/         OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*38481*/         OPC_EmitInteger, MVT::i32, 14, 
/*38484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*38500*/     /*Scope*/ 77, /*->38578*/
/*38501*/       OPC_RecordChild1, // #1 = $Rm
/*38502*/       OPC_CheckType, MVT::i32,
/*38504*/       OPC_Scope, 23, /*->38529*/ // 3 children in Scope
/*38506*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38508*/         OPC_EmitInteger, MVT::i32, 14, 
/*38511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38529*/       /*Scope*/ 23, /*->38553*/
/*38530*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38532*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38535*/         OPC_EmitInteger, MVT::i32, 14, 
/*38538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38553*/       /*Scope*/ 23, /*->38577*/
/*38554*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38556*/         OPC_EmitInteger, MVT::i32, 14, 
/*38559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38577*/       0, /*End of Scope*/
/*38578*/     /*Scope*/ 97|128,3/*481*/, /*->39061*/
/*38580*/       OPC_MoveChild, 1,
/*38582*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->38724
/*38587*/         OPC_RecordChild0, // #1 = $Vn
/*38588*/         OPC_RecordChild1, // #2 = $Vm
/*38589*/         OPC_MoveParent,
/*38590*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->38613
/*38593*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38595*/           OPC_EmitInteger, MVT::i32, 14, 
/*38598*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38601*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->38635
/*38615*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38617*/           OPC_EmitInteger, MVT::i32, 14, 
/*38620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38623*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->38657
/*38637*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38639*/           OPC_EmitInteger, MVT::i32, 14, 
/*38642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38645*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->38679
/*38659*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38661*/           OPC_EmitInteger, MVT::i32, 14, 
/*38664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38667*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->38701
/*38681*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38683*/           OPC_EmitInteger, MVT::i32, 14, 
/*38686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38689*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->38723
/*38703*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38705*/           OPC_EmitInteger, MVT::i32, 14, 
/*38708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->38811
/*38727*/         OPC_RecordChild0, // #1 = $Vn
/*38728*/         OPC_Scope, 26, /*->38756*/ // 3 children in Scope
/*38730*/           OPC_CheckChild0Type, MVT::v8i8,
/*38732*/           OPC_RecordChild1, // #2 = $Vm
/*38733*/           OPC_MoveParent,
/*38734*/           OPC_CheckType, MVT::v8i16,
/*38736*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38738*/           OPC_EmitInteger, MVT::i32, 14, 
/*38741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38744*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38756*/         /*Scope*/ 26, /*->38783*/
/*38757*/           OPC_CheckChild0Type, MVT::v4i16,
/*38759*/           OPC_RecordChild1, // #2 = $Vm
/*38760*/           OPC_MoveParent,
/*38761*/           OPC_CheckType, MVT::v4i32,
/*38763*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38765*/           OPC_EmitInteger, MVT::i32, 14, 
/*38768*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38771*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38783*/         /*Scope*/ 26, /*->38810*/
/*38784*/           OPC_CheckChild0Type, MVT::v2i32,
/*38786*/           OPC_RecordChild1, // #2 = $Vm
/*38787*/           OPC_MoveParent,
/*38788*/           OPC_CheckType, MVT::v2i64,
/*38790*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38792*/           OPC_EmitInteger, MVT::i32, 14, 
/*38795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38798*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38810*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->38898
/*38814*/         OPC_RecordChild0, // #1 = $Vn
/*38815*/         OPC_Scope, 26, /*->38843*/ // 3 children in Scope
/*38817*/           OPC_CheckChild0Type, MVT::v8i8,
/*38819*/           OPC_RecordChild1, // #2 = $Vm
/*38820*/           OPC_MoveParent,
/*38821*/           OPC_CheckType, MVT::v8i16,
/*38823*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38825*/           OPC_EmitInteger, MVT::i32, 14, 
/*38828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38831*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38843*/         /*Scope*/ 26, /*->38870*/
/*38844*/           OPC_CheckChild0Type, MVT::v4i16,
/*38846*/           OPC_RecordChild1, // #2 = $Vm
/*38847*/           OPC_MoveParent,
/*38848*/           OPC_CheckType, MVT::v4i32,
/*38850*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38852*/           OPC_EmitInteger, MVT::i32, 14, 
/*38855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38858*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38870*/         /*Scope*/ 26, /*->38897*/
/*38871*/           OPC_CheckChild0Type, MVT::v2i32,
/*38873*/           OPC_RecordChild1, // #2 = $Vm
/*38874*/           OPC_MoveParent,
/*38875*/           OPC_CheckType, MVT::v2i64,
/*38877*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38879*/           OPC_EmitInteger, MVT::i32, 14, 
/*38882*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38897*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38979
/*38901*/         OPC_RecordChild0, // #1 = $Vm
/*38902*/         OPC_Scope, 24, /*->38928*/ // 3 children in Scope
/*38904*/           OPC_CheckChild0Type, MVT::v8i8,
/*38906*/           OPC_MoveParent,
/*38907*/           OPC_CheckType, MVT::v8i16,
/*38909*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38911*/           OPC_EmitInteger, MVT::i32, 14, 
/*38914*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38917*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38928*/         /*Scope*/ 24, /*->38953*/
/*38929*/           OPC_CheckChild0Type, MVT::v4i16,
/*38931*/           OPC_MoveParent,
/*38932*/           OPC_CheckType, MVT::v4i32,
/*38934*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38936*/           OPC_EmitInteger, MVT::i32, 14, 
/*38939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*38953*/         /*Scope*/ 24, /*->38978*/
/*38954*/           OPC_CheckChild0Type, MVT::v2i32,
/*38956*/           OPC_MoveParent,
/*38957*/           OPC_CheckType, MVT::v2i64,
/*38959*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38961*/           OPC_EmitInteger, MVT::i32, 14, 
/*38964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38967*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*38978*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->39060
/*38982*/         OPC_RecordChild0, // #1 = $Vm
/*38983*/         OPC_Scope, 24, /*->39009*/ // 3 children in Scope
/*38985*/           OPC_CheckChild0Type, MVT::v8i8,
/*38987*/           OPC_MoveParent,
/*38988*/           OPC_CheckType, MVT::v8i16,
/*38990*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38992*/           OPC_EmitInteger, MVT::i32, 14, 
/*38995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38998*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*39009*/         /*Scope*/ 24, /*->39034*/
/*39010*/           OPC_CheckChild0Type, MVT::v4i16,
/*39012*/           OPC_MoveParent,
/*39013*/           OPC_CheckType, MVT::v4i32,
/*39015*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39017*/           OPC_EmitInteger, MVT::i32, 14, 
/*39020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39023*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*39034*/         /*Scope*/ 24, /*->39059*/
/*39035*/           OPC_CheckChild0Type, MVT::v2i32,
/*39037*/           OPC_MoveParent,
/*39038*/           OPC_CheckType, MVT::v2i64,
/*39040*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39042*/           OPC_EmitInteger, MVT::i32, 14, 
/*39045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39048*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*39059*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*39061*/     /*Scope*/ 43|128,1/*171*/, /*->39234*/
/*39063*/       OPC_RecordChild1, // #1 = $Vm
/*39064*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->39086
/*39067*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39069*/         OPC_EmitInteger, MVT::i32, 14, 
/*39072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->39107
/*39088*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39090*/         OPC_EmitInteger, MVT::i32, 14, 
/*39093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->39128
/*39109*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39111*/         OPC_EmitInteger, MVT::i32, 14, 
/*39114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->39149
/*39130*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39132*/         OPC_EmitInteger, MVT::i32, 14, 
/*39135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->39170
/*39151*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39153*/         OPC_EmitInteger, MVT::i32, 14, 
/*39156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39159*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->39191
/*39172*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39174*/         OPC_EmitInteger, MVT::i32, 14, 
/*39177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->39212
/*39193*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39195*/         OPC_EmitInteger, MVT::i32, 14, 
/*39198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->39233
/*39214*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39216*/         OPC_EmitInteger, MVT::i32, 14, 
/*39219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39222*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*39234*/     0, /*End of Scope*/
/*39235*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 90|128,3/*474*/,  TARGET_VAL(ARMISD::ADDC),// ->39714
/*39240*/   OPC_RecordChild0, // #0 = $Rn
/*39241*/   OPC_RecordChild1, // #1 = $shift
/*39242*/   OPC_Scope, 27|128,1/*155*/, /*->39400*/ // 3 children in Scope
/*39245*/     OPC_CheckType, MVT::i32,
/*39247*/     OPC_Scope, 75, /*->39324*/ // 4 children in Scope
/*39249*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39251*/       OPC_Scope, 23, /*->39276*/ // 3 children in Scope
/*39253*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39256*/         OPC_EmitInteger, MVT::i32, 14, 
/*39259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39262*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39276*/       /*Scope*/ 23, /*->39300*/
/*39277*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39280*/         OPC_EmitInteger, MVT::i32, 14, 
/*39283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39300*/       /*Scope*/ 22, /*->39323*/
/*39301*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39304*/         OPC_EmitInteger, MVT::i32, 14, 
/*39307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39323*/       0, /*End of Scope*/
/*39324*/     /*Scope*/ 24, /*->39349*/
/*39325*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39327*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39330*/       OPC_EmitInteger, MVT::i32, 14, 
/*39333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39349*/     /*Scope*/ 24, /*->39374*/
/*39350*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39352*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39355*/       OPC_EmitInteger, MVT::i32, 14, 
/*39358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39374*/     /*Scope*/ 24, /*->39399*/
/*39375*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39377*/       OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39380*/       OPC_EmitInteger, MVT::i32, 14, 
/*39383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39399*/     0, /*End of Scope*/
/*39400*/   /*Scope*/ 120|128,1/*248*/, /*->39650*/
/*39402*/     OPC_MoveChild, 1,
/*39404*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39407*/     OPC_Scope, 30, /*->39439*/ // 6 children in Scope
/*39409*/       OPC_CheckPredicate, 2, // Predicate_imm1_255_neg
/*39411*/       OPC_MoveParent,
/*39412*/       OPC_CheckType, MVT::i32,
/*39414*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39416*/       OPC_EmitConvertToTarget, 1,
/*39418*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*39421*/       OPC_EmitInteger, MVT::i32, 14, 
/*39424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*39439*/     /*Scope*/ 27, /*->39467*/
/*39440*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*39442*/       OPC_MoveParent,
/*39443*/       OPC_CheckType, MVT::i32,
/*39445*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39447*/       OPC_EmitConvertToTarget, 1,
/*39449*/       OPC_EmitInteger, MVT::i32, 14, 
/*39452*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39455*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39467*/     /*Scope*/ 30, /*->39498*/
/*39468*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*39470*/       OPC_MoveParent,
/*39471*/       OPC_CheckType, MVT::i32,
/*39473*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39475*/       OPC_EmitConvertToTarget, 1,
/*39477*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*39480*/       OPC_EmitInteger, MVT::i32, 14, 
/*39483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*39498*/     /*Scope*/ 27, /*->39526*/
/*39499*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39501*/       OPC_MoveParent,
/*39502*/       OPC_CheckType, MVT::i32,
/*39504*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39506*/       OPC_EmitConvertToTarget, 1,
/*39508*/       OPC_EmitInteger, MVT::i32, 14, 
/*39511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39526*/     /*Scope*/ 30, /*->39557*/
/*39527*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*39529*/       OPC_MoveParent,
/*39530*/       OPC_CheckType, MVT::i32,
/*39532*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39534*/       OPC_EmitConvertToTarget, 1,
/*39536*/       OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*39539*/       OPC_EmitInteger, MVT::i32, 14, 
/*39542*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39545*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*39557*/     /*Scope*/ 91, /*->39649*/
/*39558*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*39560*/       OPC_MoveParent,
/*39561*/       OPC_CheckType, MVT::i32,
/*39563*/       OPC_Scope, 41, /*->39606*/ // 2 children in Scope
/*39565*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*39567*/         OPC_EmitConvertToTarget, 1,
/*39569*/         OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*39572*/         OPC_EmitInteger, MVT::i32, 14, 
/*39575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39578*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*39588*/         OPC_EmitInteger, MVT::i32, 14, 
/*39591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*39606*/       /*Scope*/ 41, /*->39648*/
/*39607*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39609*/         OPC_EmitConvertToTarget, 1,
/*39611*/         OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*39614*/         OPC_EmitInteger, MVT::i32, 14, 
/*39617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39620*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*39630*/         OPC_EmitInteger, MVT::i32, 14, 
/*39633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39636*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*39648*/       0, /*End of Scope*/
/*39649*/     0, /*End of Scope*/
/*39650*/   /*Scope*/ 62, /*->39713*/
/*39651*/     OPC_CheckType, MVT::i32,
/*39653*/     OPC_Scope, 20, /*->39675*/ // 2 children in Scope
/*39655*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39657*/       OPC_EmitInteger, MVT::i32, 14, 
/*39660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39675*/     /*Scope*/ 36, /*->39712*/
/*39676*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39678*/       OPC_EmitInteger, MVT::i32, 14, 
/*39681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39684*/       OPC_Scope, 12, /*->39698*/ // 2 children in Scope
/*39686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39698*/       /*Scope*/ 12, /*->39711*/
/*39699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39711*/       0, /*End of Scope*/
/*39712*/     0, /*End of Scope*/
/*39713*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,2/*347*/,  TARGET_VAL(ARMISD::SUBC),// ->40065
/*39718*/   OPC_RecordChild0, // #0 = $Rn
/*39719*/   OPC_Scope, 64|128,1/*192*/, /*->39914*/ // 5 children in Scope
/*39722*/     OPC_RecordChild1, // #1 = $shift
/*39723*/     OPC_Scope, 26|128,1/*154*/, /*->39880*/ // 2 children in Scope
/*39726*/       OPC_CheckType, MVT::i32,
/*39728*/       OPC_Scope, 98, /*->39828*/ // 2 children in Scope
/*39730*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39732*/         OPC_Scope, 23, /*->39757*/ // 4 children in Scope
/*39734*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39737*/           OPC_EmitInteger, MVT::i32, 14, 
/*39740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39743*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39757*/         /*Scope*/ 23, /*->39781*/
/*39758*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39761*/           OPC_EmitInteger, MVT::i32, 14, 
/*39764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39781*/         /*Scope*/ 22, /*->39804*/
/*39782*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39785*/           OPC_EmitInteger, MVT::i32, 14, 
/*39788*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39791*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39804*/         /*Scope*/ 22, /*->39827*/
/*39805*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39808*/           OPC_EmitInteger, MVT::i32, 14, 
/*39811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39827*/         0, /*End of Scope*/
/*39828*/       /*Scope*/ 50, /*->39879*/
/*39829*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39831*/         OPC_Scope, 22, /*->39855*/ // 2 children in Scope
/*39833*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39836*/           OPC_EmitInteger, MVT::i32, 14, 
/*39839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39842*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39855*/         /*Scope*/ 22, /*->39878*/
/*39856*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39859*/           OPC_EmitInteger, MVT::i32, 14, 
/*39862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39865*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39878*/         0, /*End of Scope*/
/*39879*/       0, /*End of Scope*/
/*39880*/     /*Scope*/ 32, /*->39913*/
/*39881*/       OPC_MoveChild, 1,
/*39883*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39886*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*39888*/       OPC_MoveParent,
/*39889*/       OPC_CheckType, MVT::i32,
/*39891*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39893*/       OPC_EmitConvertToTarget, 1,
/*39895*/       OPC_EmitInteger, MVT::i32, 14, 
/*39898*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39901*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39913*/     0, /*End of Scope*/
/*39914*/   /*Scope*/ 33, /*->39948*/
/*39915*/     OPC_MoveChild, 0,
/*39917*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39920*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*39922*/     OPC_MoveParent,
/*39923*/     OPC_RecordChild1, // #1 = $Rn
/*39924*/     OPC_CheckType, MVT::i32,
/*39926*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39928*/     OPC_EmitConvertToTarget, 0,
/*39930*/     OPC_EmitInteger, MVT::i32, 14, 
/*39933*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39936*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39948*/   /*Scope*/ 33, /*->39982*/
/*39949*/     OPC_RecordChild1, // #1 = $imm
/*39950*/     OPC_MoveChild, 1,
/*39952*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39955*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39957*/     OPC_MoveParent,
/*39958*/     OPC_CheckType, MVT::i32,
/*39960*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39962*/     OPC_EmitConvertToTarget, 1,
/*39964*/     OPC_EmitInteger, MVT::i32, 14, 
/*39967*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39970*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39982*/   /*Scope*/ 33, /*->40016*/
/*39983*/     OPC_MoveChild, 0,
/*39985*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39988*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*39990*/     OPC_MoveParent,
/*39991*/     OPC_RecordChild1, // #1 = $Rn
/*39992*/     OPC_CheckType, MVT::i32,
/*39994*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39996*/     OPC_EmitConvertToTarget, 0,
/*39998*/     OPC_EmitInteger, MVT::i32, 14, 
/*40001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*40016*/   /*Scope*/ 47, /*->40064*/
/*40017*/     OPC_RecordChild1, // #1 = $Rm
/*40018*/     OPC_CheckType, MVT::i32,
/*40020*/     OPC_Scope, 20, /*->40042*/ // 2 children in Scope
/*40022*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40024*/       OPC_EmitInteger, MVT::i32, 14, 
/*40027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40042*/     /*Scope*/ 20, /*->40063*/
/*40043*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40045*/       OPC_EmitInteger, MVT::i32, 14, 
/*40048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40051*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40063*/     0, /*End of Scope*/
/*40064*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 91|128,3/*475*/,  TARGET_VAL(ARMISD::ADDE),// ->40544
/*40069*/   OPC_RecordChild0, // #0 = $Rn
/*40070*/   OPC_RecordChild1, // #1 = $shift
/*40071*/   OPC_Scope, 103, /*->40176*/ // 3 children in Scope
/*40073*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*40074*/     OPC_CheckType, MVT::i32,
/*40076*/     OPC_Scope, 65, /*->40143*/ // 2 children in Scope
/*40078*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40080*/       OPC_Scope, 30, /*->40112*/ // 2 children in Scope
/*40082*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*40085*/         OPC_EmitInteger, MVT::i32, 14, 
/*40088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40094*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40097*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                  // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                  // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*40112*/       /*Scope*/ 29, /*->40142*/
/*40113*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*40116*/         OPC_EmitInteger, MVT::i32, 14, 
/*40119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40125*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                  // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40142*/       0, /*End of Scope*/
/*40143*/     /*Scope*/ 31, /*->40175*/
/*40144*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40146*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*40149*/       OPC_EmitInteger, MVT::i32, 14, 
/*40152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40158*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40161*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40175*/     0, /*End of Scope*/
/*40176*/   /*Scope*/ 47|128,2/*303*/, /*->40481*/
/*40178*/     OPC_MoveChild, 1,
/*40180*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40183*/     OPC_Scope, 38, /*->40223*/ // 6 children in Scope
/*40185*/       OPC_CheckPredicate, 95, // Predicate_imm0_255_not
/*40187*/       OPC_MoveParent,
/*40188*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40189*/       OPC_CheckType, MVT::i32,
/*40191*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40193*/       OPC_EmitConvertToTarget, 1,
/*40195*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*40198*/       OPC_EmitInteger, MVT::i32, 14, 
/*40201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40207*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*40223*/     /*Scope*/ 35, /*->40259*/
/*40224*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*40226*/       OPC_MoveParent,
/*40227*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40228*/       OPC_CheckType, MVT::i32,
/*40230*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40232*/       OPC_EmitConvertToTarget, 1,
/*40234*/       OPC_EmitInteger, MVT::i32, 14, 
/*40237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40243*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40259*/     /*Scope*/ 38, /*->40298*/
/*40260*/       OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*40262*/       OPC_MoveParent,
/*40263*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40264*/       OPC_CheckType, MVT::i32,
/*40266*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40268*/       OPC_EmitConvertToTarget, 1,
/*40270*/       OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*40273*/       OPC_EmitInteger, MVT::i32, 14, 
/*40276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40282*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40285*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*40298*/     /*Scope*/ 35, /*->40334*/
/*40299*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*40301*/       OPC_MoveParent,
/*40302*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40303*/       OPC_CheckType, MVT::i32,
/*40305*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40307*/       OPC_EmitConvertToTarget, 1,
/*40309*/       OPC_EmitInteger, MVT::i32, 14, 
/*40312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40318*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40321*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*40334*/     /*Scope*/ 38, /*->40373*/
/*40335*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*40337*/       OPC_MoveParent,
/*40338*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40339*/       OPC_CheckType, MVT::i32,
/*40341*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40343*/       OPC_EmitConvertToTarget, 1,
/*40345*/       OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*40348*/       OPC_EmitInteger, MVT::i32, 14, 
/*40351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40357*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*40373*/     /*Scope*/ 106, /*->40480*/
/*40374*/       OPC_CheckPredicate, 13, // Predicate_imm0_65535_neg
/*40376*/       OPC_MoveParent,
/*40377*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40378*/       OPC_CheckType, MVT::i32,
/*40380*/       OPC_Scope, 48, /*->40430*/ // 2 children in Scope
/*40382*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40384*/         OPC_EmitConvertToTarget, 1,
/*40386*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*40389*/         OPC_EmitInteger, MVT::i32, 14, 
/*40392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40395*/         OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*40405*/         OPC_EmitInteger, MVT::i32, 14, 
/*40408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40414*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40417*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*40430*/       /*Scope*/ 48, /*->40479*/
/*40431*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40433*/         OPC_EmitConvertToTarget, 1,
/*40435*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*40438*/         OPC_EmitInteger, MVT::i32, 14, 
/*40441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40444*/         OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*40454*/         OPC_EmitInteger, MVT::i32, 14, 
/*40457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40463*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40466*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*40479*/       0, /*End of Scope*/
/*40480*/     0, /*End of Scope*/
/*40481*/   /*Scope*/ 61, /*->40543*/
/*40482*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*40483*/     OPC_CheckType, MVT::i32,
/*40485*/     OPC_Scope, 27, /*->40514*/ // 2 children in Scope
/*40487*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40489*/       OPC_EmitInteger, MVT::i32, 14, 
/*40492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40498*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40514*/     /*Scope*/ 27, /*->40542*/
/*40515*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40517*/       OPC_EmitInteger, MVT::i32, 14, 
/*40520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40526*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40529*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40542*/     0, /*End of Scope*/
/*40543*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,2/*364*/,  TARGET_VAL(ARMISD::SUBE),// ->40912
/*40548*/   OPC_RecordChild0, // #0 = $Rn
/*40549*/   OPC_Scope, 82|128,1/*210*/, /*->40762*/ // 3 children in Scope
/*40552*/     OPC_RecordChild1, // #1 = $shift
/*40553*/     OPC_Scope, 36|128,1/*164*/, /*->40720*/ // 2 children in Scope
/*40556*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40557*/       OPC_CheckType, MVT::i32,
/*40559*/       OPC_Scope, 126, /*->40687*/ // 2 children in Scope
/*40561*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40563*/         OPC_Scope, 30, /*->40595*/ // 4 children in Scope
/*40565*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*40568*/           OPC_EmitInteger, MVT::i32, 14, 
/*40571*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40577*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40580*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*40595*/         /*Scope*/ 30, /*->40626*/
/*40596*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*40599*/           OPC_EmitInteger, MVT::i32, 14, 
/*40602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40608*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40611*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                    // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40626*/         /*Scope*/ 29, /*->40656*/
/*40627*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*40630*/           OPC_EmitInteger, MVT::i32, 14, 
/*40633*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40639*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40642*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40656*/         /*Scope*/ 29, /*->40686*/
/*40657*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*40660*/           OPC_EmitInteger, MVT::i32, 14, 
/*40663*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40669*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40672*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                    // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40686*/         0, /*End of Scope*/
/*40687*/       /*Scope*/ 31, /*->40719*/
/*40688*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40690*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*40693*/         OPC_EmitInteger, MVT::i32, 14, 
/*40696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40702*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40705*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40719*/       0, /*End of Scope*/
/*40720*/     /*Scope*/ 40, /*->40761*/
/*40721*/       OPC_MoveChild, 1,
/*40723*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40726*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*40728*/       OPC_MoveParent,
/*40729*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40730*/       OPC_CheckType, MVT::i32,
/*40732*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40734*/       OPC_EmitConvertToTarget, 1,
/*40736*/       OPC_EmitInteger, MVT::i32, 14, 
/*40739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40745*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40748*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40761*/     0, /*End of Scope*/
/*40762*/   /*Scope*/ 41, /*->40804*/
/*40763*/     OPC_MoveChild, 0,
/*40765*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40768*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*40770*/     OPC_MoveParent,
/*40771*/     OPC_RecordChild1, // #1 = $Rn
/*40772*/     OPC_RecordChild2, // #2 = physreg input CPSR
/*40773*/     OPC_CheckType, MVT::i32,
/*40775*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40777*/     OPC_EmitConvertToTarget, 0,
/*40779*/     OPC_EmitInteger, MVT::i32, 14, 
/*40782*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40788*/     OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40791*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
              // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
              // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40804*/   /*Scope*/ 106, /*->40911*/
/*40805*/     OPC_RecordChild1, // #1 = $imm
/*40806*/     OPC_Scope, 40, /*->40848*/ // 2 children in Scope
/*40808*/       OPC_MoveChild, 1,
/*40810*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40813*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*40815*/       OPC_MoveParent,
/*40816*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40817*/       OPC_CheckType, MVT::i32,
/*40819*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40821*/       OPC_EmitConvertToTarget, 1,
/*40823*/       OPC_EmitInteger, MVT::i32, 14, 
/*40826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40832*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40835*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*40848*/     /*Scope*/ 61, /*->40910*/
/*40849*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*40850*/       OPC_CheckType, MVT::i32,
/*40852*/       OPC_Scope, 27, /*->40881*/ // 2 children in Scope
/*40854*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40856*/         OPC_EmitInteger, MVT::i32, 14, 
/*40859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40865*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40881*/       /*Scope*/ 27, /*->40909*/
/*40882*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40884*/         OPC_EmitInteger, MVT::i32, 14, 
/*40887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40893*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*40896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40909*/       0, /*End of Scope*/
/*40910*/     0, /*End of Scope*/
/*40911*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 24|128,2/*280*/,  TARGET_VAL(ARMISD::CMP),// ->41196
/*40916*/   OPC_RecordChild0, // #0 = $Rn
/*40917*/   OPC_CheckChild0Type, MVT::i32,
/*40919*/   OPC_RecordChild1, // #1 = $shift
/*40920*/   OPC_Scope, 49, /*->40971*/ // 6 children in Scope
/*40922*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40924*/     OPC_Scope, 22, /*->40948*/ // 2 children in Scope
/*40926*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*40929*/       OPC_EmitInteger, MVT::i32, 14, 
/*40932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40935*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*40948*/     /*Scope*/ 21, /*->40970*/
/*40949*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*40952*/       OPC_EmitInteger, MVT::i32, 14, 
/*40955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40970*/     0, /*End of Scope*/
/*40971*/   /*Scope*/ 23, /*->40995*/
/*40972*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40974*/     OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*40977*/     OPC_EmitInteger, MVT::i32, 14, 
/*40980*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40983*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40995*/   /*Scope*/ 10|128,1/*138*/, /*->41135*/
/*40997*/     OPC_MoveChild, 1,
/*40999*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41002*/     OPC_Scope, 24, /*->41028*/ // 5 children in Scope
/*41004*/       OPC_CheckPredicate, 3, // Predicate_so_imm
/*41006*/       OPC_MoveParent,
/*41007*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41009*/       OPC_EmitConvertToTarget, 1,
/*41011*/       OPC_EmitInteger, MVT::i32, 14, 
/*41014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41028*/     /*Scope*/ 27, /*->41056*/
/*41029*/       OPC_CheckPredicate, 4, // Predicate_so_imm_neg
/*41031*/       OPC_MoveParent,
/*41032*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41034*/       OPC_EmitConvertToTarget, 1,
/*41036*/       OPC_EmitNodeXForm, 5, 2, // imm_neg_XFORM
/*41039*/       OPC_EmitInteger, MVT::i32, 14, 
/*41042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*41056*/     /*Scope*/ 24, /*->41081*/
/*41057*/       OPC_CheckPredicate, 54, // Predicate_imm0_255
/*41059*/       OPC_MoveParent,
/*41060*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41062*/       OPC_EmitConvertToTarget, 1,
/*41064*/       OPC_EmitInteger, MVT::i32, 14, 
/*41067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*41081*/     /*Scope*/ 24, /*->41106*/
/*41082*/       OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*41084*/       OPC_MoveParent,
/*41085*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41087*/       OPC_EmitConvertToTarget, 1,
/*41089*/       OPC_EmitInteger, MVT::i32, 14, 
/*41092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41106*/     /*Scope*/ 27, /*->41134*/
/*41107*/       OPC_CheckPredicate, 11, // Predicate_t2_so_imm_neg
/*41109*/       OPC_MoveParent,
/*41110*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41112*/       OPC_EmitConvertToTarget, 1,
/*41114*/       OPC_EmitNodeXForm, 6, 2, // t2_so_imm_neg_XFORM
/*41117*/       OPC_EmitInteger, MVT::i32, 14, 
/*41120*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41123*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41134*/     0, /*End of Scope*/
/*41135*/   /*Scope*/ 19, /*->41155*/
/*41136*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41138*/     OPC_EmitInteger, MVT::i32, 14, 
/*41141*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41144*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41155*/   /*Scope*/ 19, /*->41175*/
/*41156*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41158*/     OPC_EmitInteger, MVT::i32, 14, 
/*41161*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41164*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*41175*/   /*Scope*/ 19, /*->41195*/
/*41176*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41178*/     OPC_EmitInteger, MVT::i32, 14, 
/*41181*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41184*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41195*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::CMN),// ->41277
/*41199*/   OPC_RecordChild0, // #0 = $Rn
/*41200*/   OPC_CheckChild0Type, MVT::i32,
/*41202*/   OPC_Scope, 41, /*->41245*/ // 2 children in Scope
/*41204*/     OPC_MoveChild, 1,
/*41206*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*41209*/     OPC_MoveChild, 0,
/*41211*/     OPC_CheckInteger, 0, 
/*41213*/     OPC_MoveParent,
/*41214*/     OPC_RecordChild1, // #1 = $imm
/*41215*/     OPC_MoveChild, 1,
/*41217*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41220*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*41222*/     OPC_MoveParent,
/*41223*/     OPC_MoveParent,
/*41224*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41226*/     OPC_EmitConvertToTarget, 1,
/*41228*/     OPC_EmitInteger, MVT::i32, 14, 
/*41231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41234*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41245*/   /*Scope*/ 30, /*->41276*/
/*41246*/     OPC_RecordChild1, // #1 = $imm
/*41247*/     OPC_MoveChild, 1,
/*41249*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41252*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*41254*/     OPC_MoveParent,
/*41255*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41257*/     OPC_EmitConvertToTarget, 1,
/*41259*/     OPC_EmitInteger, MVT::i32, 14, 
/*41262*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41265*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
              // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41276*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 64|128,1/*192*/,  TARGET_VAL(ISD::SHL),// ->41473
/*41281*/   OPC_Scope, 58, /*->41341*/ // 2 children in Scope
/*41283*/     OPC_RecordNode, // #0 = $src
/*41284*/     OPC_CheckType, MVT::i32,
/*41286*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41288*/     OPC_Scope, 25, /*->41315*/ // 2 children in Scope
/*41290*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*41293*/       OPC_EmitInteger, MVT::i32, 14, 
/*41296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*41315*/     /*Scope*/ 24, /*->41340*/
/*41316*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*41319*/       OPC_EmitInteger, MVT::i32, 14, 
/*41322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41325*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41328*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*41340*/     0, /*End of Scope*/
/*41341*/   /*Scope*/ 1|128,1/*129*/, /*->41472*/
/*41343*/     OPC_RecordChild0, // #0 = $Rm
/*41344*/     OPC_RecordChild1, // #1 = $imm
/*41345*/     OPC_Scope, 69, /*->41416*/ // 2 children in Scope
/*41347*/       OPC_MoveChild, 1,
/*41349*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41352*/       OPC_CheckType, MVT::i32,
/*41354*/       OPC_Scope, 30, /*->41386*/ // 2 children in Scope
/*41356*/         OPC_CheckPredicate, 55, // Predicate_imm0_31
/*41358*/         OPC_MoveParent,
/*41359*/         OPC_CheckType, MVT::i32,
/*41361*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41363*/         OPC_EmitConvertToTarget, 1,
/*41365*/         OPC_EmitInteger, MVT::i32, 14, 
/*41368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*41386*/       /*Scope*/ 28, /*->41415*/
/*41387*/         OPC_MoveParent,
/*41388*/         OPC_CheckType, MVT::i32,
/*41390*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41392*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*41395*/         OPC_EmitConvertToTarget, 1,
/*41397*/         OPC_EmitInteger, MVT::i32, 14, 
/*41400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*41415*/       0, /*End of Scope*/
/*41416*/     /*Scope*/ 54, /*->41471*/
/*41417*/       OPC_CheckChild1Type, MVT::i32,
/*41419*/       OPC_CheckType, MVT::i32,
/*41421*/       OPC_Scope, 23, /*->41446*/ // 2 children in Scope
/*41423*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41425*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*41428*/         OPC_EmitInteger, MVT::i32, 14, 
/*41431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*41446*/       /*Scope*/ 23, /*->41470*/
/*41447*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41449*/         OPC_EmitInteger, MVT::i32, 14, 
/*41452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*41470*/       0, /*End of Scope*/
/*41471*/     0, /*End of Scope*/
/*41472*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 67|128,1/*195*/,  TARGET_VAL(ISD::SRL),// ->41672
/*41477*/   OPC_Scope, 58, /*->41537*/ // 2 children in Scope
/*41479*/     OPC_RecordNode, // #0 = $src
/*41480*/     OPC_CheckType, MVT::i32,
/*41482*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41484*/     OPC_Scope, 25, /*->41511*/ // 2 children in Scope
/*41486*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*41489*/       OPC_EmitInteger, MVT::i32, 14, 
/*41492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*41511*/     /*Scope*/ 24, /*->41536*/
/*41512*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*41515*/       OPC_EmitInteger, MVT::i32, 14, 
/*41518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*41536*/     0, /*End of Scope*/
/*41537*/   /*Scope*/ 4|128,1/*132*/, /*->41671*/
/*41539*/     OPC_RecordChild0, // #0 = $Rm
/*41540*/     OPC_RecordChild1, // #1 = $imm5
/*41541*/     OPC_Scope, 72, /*->41615*/ // 2 children in Scope
/*41543*/       OPC_MoveChild, 1,
/*41545*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41548*/       OPC_CheckPredicate, 28, // Predicate_imm_sr
/*41550*/       OPC_CheckType, MVT::i32,
/*41552*/       OPC_MoveParent,
/*41553*/       OPC_CheckType, MVT::i32,
/*41555*/       OPC_Scope, 28, /*->41585*/ // 2 children in Scope
/*41557*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41559*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*41562*/         OPC_EmitConvertToTarget, 1,
/*41564*/         OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*41567*/         OPC_EmitInteger, MVT::i32, 14, 
/*41570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*41585*/       /*Scope*/ 28, /*->41614*/
/*41586*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41588*/         OPC_EmitConvertToTarget, 1,
/*41590*/         OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*41593*/         OPC_EmitInteger, MVT::i32, 14, 
/*41596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*41614*/       0, /*End of Scope*/
/*41615*/     /*Scope*/ 54, /*->41670*/
/*41616*/       OPC_CheckChild1Type, MVT::i32,
/*41618*/       OPC_CheckType, MVT::i32,
/*41620*/       OPC_Scope, 23, /*->41645*/ // 2 children in Scope
/*41622*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41624*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*41627*/         OPC_EmitInteger, MVT::i32, 14, 
/*41630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41633*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*41645*/       /*Scope*/ 23, /*->41669*/
/*41646*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41648*/         OPC_EmitInteger, MVT::i32, 14, 
/*41651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*41669*/       0, /*End of Scope*/
/*41670*/     0, /*End of Scope*/
/*41671*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 126|128,89/*11518*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->53194
/*41676*/   OPC_MoveChild, 0,
/*41678*/   OPC_Scope, 66, /*->41746*/ // 87 children in Scope
/*41680*/     OPC_CheckInteger, 13|128,1/*141*/, 
/*41683*/     OPC_MoveParent,
/*41684*/     OPC_RecordChild1, // #0 = $a
/*41685*/     OPC_RecordChild2, // #1 = $pos
/*41686*/     OPC_MoveChild, 2,
/*41688*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41691*/     OPC_MoveParent,
/*41692*/     OPC_Scope, 25, /*->41719*/ // 2 children in Scope
/*41694*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*41696*/       OPC_EmitConvertToTarget, 1,
/*41698*/       OPC_EmitInteger, MVT::i32, 0, 
/*41701*/       OPC_EmitInteger, MVT::i32, 14, 
/*41704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 141:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*41719*/     /*Scope*/ 25, /*->41745*/
/*41720*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41722*/       OPC_EmitConvertToTarget, 1,
/*41724*/       OPC_EmitInteger, MVT::i32, 0, 
/*41727*/       OPC_EmitInteger, MVT::i32, 14, 
/*41730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 141:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*41745*/     0, /*End of Scope*/
/*41746*/   /*Scope*/ 66, /*->41813*/
/*41747*/     OPC_CheckInteger, 17|128,1/*145*/, 
/*41750*/     OPC_MoveParent,
/*41751*/     OPC_RecordChild1, // #0 = $a
/*41752*/     OPC_RecordChild2, // #1 = $pos
/*41753*/     OPC_MoveChild, 2,
/*41755*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41758*/     OPC_MoveParent,
/*41759*/     OPC_Scope, 25, /*->41786*/ // 2 children in Scope
/*41761*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*41763*/       OPC_EmitConvertToTarget, 1,
/*41765*/       OPC_EmitInteger, MVT::i32, 0, 
/*41768*/       OPC_EmitInteger, MVT::i32, 14, 
/*41771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 145:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*41786*/     /*Scope*/ 25, /*->41812*/
/*41787*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41789*/       OPC_EmitConvertToTarget, 1,
/*41791*/       OPC_EmitInteger, MVT::i32, 0, 
/*41794*/       OPC_EmitInteger, MVT::i32, 14, 
/*41797*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41800*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 145:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*41812*/     0, /*End of Scope*/
/*41813*/   /*Scope*/ 81|128,6/*849*/, /*->42664*/
/*41815*/     OPC_CheckInteger, 78, 
/*41817*/     OPC_MoveParent,
/*41818*/     OPC_Scope, 46|128,1/*174*/, /*->41995*/ // 7 children in Scope
/*41821*/       OPC_RecordChild1, // #0 = $src1
/*41822*/       OPC_Scope, 110, /*->41934*/ // 2 children in Scope
/*41824*/         OPC_CheckChild1Type, MVT::v4i32,
/*41826*/         OPC_MoveChild, 2,
/*41828*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*41831*/         OPC_MoveChild, 0,
/*41833*/         OPC_CheckInteger, 81, 
/*41835*/         OPC_MoveParent,
/*41836*/         OPC_Scope, 47, /*->41885*/ // 2 children in Scope
/*41838*/           OPC_RecordChild1, // #1 = $Vn
/*41839*/           OPC_CheckChild1Type, MVT::v4i16,
/*41841*/           OPC_MoveChild, 2,
/*41843*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41846*/           OPC_RecordChild0, // #2 = $Vm
/*41847*/           OPC_CheckChild0Type, MVT::v4i16,
/*41849*/           OPC_RecordChild1, // #3 = $lane
/*41850*/           OPC_MoveChild, 1,
/*41852*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41855*/           OPC_MoveParent,
/*41856*/           OPC_CheckType, MVT::v4i16,
/*41858*/           OPC_MoveParent,
/*41859*/           OPC_CheckType, MVT::v4i32,
/*41861*/           OPC_MoveParent,
/*41862*/           OPC_CheckType, MVT::v4i32,
/*41864*/           OPC_EmitConvertToTarget, 3,
/*41866*/           OPC_EmitInteger, MVT::i32, 14, 
/*41869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41872*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41885*/         /*Scope*/ 47, /*->41933*/
/*41886*/           OPC_MoveChild, 1,
/*41888*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41891*/           OPC_RecordChild0, // #1 = $Vm
/*41892*/           OPC_CheckChild0Type, MVT::v4i16,
/*41894*/           OPC_RecordChild1, // #2 = $lane
/*41895*/           OPC_MoveChild, 1,
/*41897*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41900*/           OPC_MoveParent,
/*41901*/           OPC_CheckType, MVT::v4i16,
/*41903*/           OPC_MoveParent,
/*41904*/           OPC_RecordChild2, // #3 = $Vn
/*41905*/           OPC_CheckChild2Type, MVT::v4i16,
/*41907*/           OPC_CheckType, MVT::v4i32,
/*41909*/           OPC_MoveParent,
/*41910*/           OPC_CheckType, MVT::v4i32,
/*41912*/           OPC_EmitConvertToTarget, 2,
/*41914*/           OPC_EmitInteger, MVT::i32, 14, 
/*41917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41920*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 81:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41933*/         0, /*End of Scope*/
/*41934*/       /*Scope*/ 59, /*->41994*/
/*41935*/         OPC_CheckChild1Type, MVT::v2i64,
/*41937*/         OPC_MoveChild, 2,
/*41939*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*41942*/         OPC_MoveChild, 0,
/*41944*/         OPC_CheckInteger, 81, 
/*41946*/         OPC_MoveParent,
/*41947*/         OPC_RecordChild1, // #1 = $Vn
/*41948*/         OPC_CheckChild1Type, MVT::v2i32,
/*41950*/         OPC_MoveChild, 2,
/*41952*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41955*/         OPC_RecordChild0, // #2 = $Vm
/*41956*/         OPC_CheckChild0Type, MVT::v2i32,
/*41958*/         OPC_RecordChild1, // #3 = $lane
/*41959*/         OPC_MoveChild, 1,
/*41961*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41964*/         OPC_MoveParent,
/*41965*/         OPC_CheckType, MVT::v2i32,
/*41967*/         OPC_MoveParent,
/*41968*/         OPC_CheckType, MVT::v2i64,
/*41970*/         OPC_MoveParent,
/*41971*/         OPC_CheckType, MVT::v2i64,
/*41973*/         OPC_EmitConvertToTarget, 3,
/*41975*/         OPC_EmitInteger, MVT::i32, 14, 
/*41978*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41994*/       0, /*End of Scope*/
/*41995*/     /*Scope*/ 114, /*->42110*/
/*41996*/       OPC_MoveChild, 1,
/*41998*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42001*/       OPC_MoveChild, 0,
/*42003*/       OPC_CheckInteger, 81, 
/*42005*/       OPC_MoveParent,
/*42006*/       OPC_Scope, 50, /*->42058*/ // 2 children in Scope
/*42008*/         OPC_RecordChild1, // #0 = $Vn
/*42009*/         OPC_CheckChild1Type, MVT::v4i16,
/*42011*/         OPC_MoveChild, 2,
/*42013*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42016*/         OPC_RecordChild0, // #1 = $Vm
/*42017*/         OPC_CheckChild0Type, MVT::v4i16,
/*42019*/         OPC_RecordChild1, // #2 = $lane
/*42020*/         OPC_MoveChild, 1,
/*42022*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42025*/         OPC_MoveParent,
/*42026*/         OPC_CheckType, MVT::v4i16,
/*42028*/         OPC_MoveParent,
/*42029*/         OPC_CheckType, MVT::v4i32,
/*42031*/         OPC_MoveParent,
/*42032*/         OPC_RecordChild2, // #3 = $src1
/*42033*/         OPC_CheckChild2Type, MVT::v4i32,
/*42035*/         OPC_CheckType, MVT::v4i32,
/*42037*/         OPC_EmitConvertToTarget, 2,
/*42039*/         OPC_EmitInteger, MVT::i32, 14, 
/*42042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42045*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 78:iPTR, (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42058*/       /*Scope*/ 50, /*->42109*/
/*42059*/         OPC_MoveChild, 1,
/*42061*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42064*/         OPC_RecordChild0, // #0 = $Vm
/*42065*/         OPC_CheckChild0Type, MVT::v4i16,
/*42067*/         OPC_RecordChild1, // #1 = $lane
/*42068*/         OPC_MoveChild, 1,
/*42070*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42073*/         OPC_MoveParent,
/*42074*/         OPC_CheckType, MVT::v4i16,
/*42076*/         OPC_MoveParent,
/*42077*/         OPC_RecordChild2, // #2 = $Vn
/*42078*/         OPC_CheckChild2Type, MVT::v4i16,
/*42080*/         OPC_CheckType, MVT::v4i32,
/*42082*/         OPC_MoveParent,
/*42083*/         OPC_RecordChild2, // #3 = $src1
/*42084*/         OPC_CheckChild2Type, MVT::v4i32,
/*42086*/         OPC_CheckType, MVT::v4i32,
/*42088*/         OPC_EmitConvertToTarget, 1,
/*42090*/         OPC_EmitInteger, MVT::i32, 14, 
/*42093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 78:iPTR, (intrinsic_wo_chain:v4i32 81:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42109*/       0, /*End of Scope*/
/*42110*/     /*Scope*/ 60, /*->42171*/
/*42111*/       OPC_RecordChild1, // #0 = $src1
/*42112*/       OPC_CheckChild1Type, MVT::v2i64,
/*42114*/       OPC_MoveChild, 2,
/*42116*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42119*/       OPC_MoveChild, 0,
/*42121*/       OPC_CheckInteger, 81, 
/*42123*/       OPC_MoveParent,
/*42124*/       OPC_MoveChild, 1,
/*42126*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42129*/       OPC_RecordChild0, // #1 = $Vm
/*42130*/       OPC_CheckChild0Type, MVT::v2i32,
/*42132*/       OPC_RecordChild1, // #2 = $lane
/*42133*/       OPC_MoveChild, 1,
/*42135*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42138*/       OPC_MoveParent,
/*42139*/       OPC_CheckType, MVT::v2i32,
/*42141*/       OPC_MoveParent,
/*42142*/       OPC_RecordChild2, // #3 = $Vn
/*42143*/       OPC_CheckChild2Type, MVT::v2i32,
/*42145*/       OPC_CheckType, MVT::v2i64,
/*42147*/       OPC_MoveParent,
/*42148*/       OPC_CheckType, MVT::v2i64,
/*42150*/       OPC_EmitConvertToTarget, 2,
/*42152*/       OPC_EmitInteger, MVT::i32, 14, 
/*42155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 81:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42171*/     /*Scope*/ 114, /*->42286*/
/*42172*/       OPC_MoveChild, 1,
/*42174*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42177*/       OPC_MoveChild, 0,
/*42179*/       OPC_CheckInteger, 81, 
/*42181*/       OPC_MoveParent,
/*42182*/       OPC_Scope, 50, /*->42234*/ // 2 children in Scope
/*42184*/         OPC_RecordChild1, // #0 = $Vn
/*42185*/         OPC_CheckChild1Type, MVT::v2i32,
/*42187*/         OPC_MoveChild, 2,
/*42189*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42192*/         OPC_RecordChild0, // #1 = $Vm
/*42193*/         OPC_CheckChild0Type, MVT::v2i32,
/*42195*/         OPC_RecordChild1, // #2 = $lane
/*42196*/         OPC_MoveChild, 1,
/*42198*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42201*/         OPC_MoveParent,
/*42202*/         OPC_CheckType, MVT::v2i32,
/*42204*/         OPC_MoveParent,
/*42205*/         OPC_CheckType, MVT::v2i64,
/*42207*/         OPC_MoveParent,
/*42208*/         OPC_RecordChild2, // #3 = $src1
/*42209*/         OPC_CheckChild2Type, MVT::v2i64,
/*42211*/         OPC_CheckType, MVT::v2i64,
/*42213*/         OPC_EmitConvertToTarget, 2,
/*42215*/         OPC_EmitInteger, MVT::i32, 14, 
/*42218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42221*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 78:iPTR, (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42234*/       /*Scope*/ 50, /*->42285*/
/*42235*/         OPC_MoveChild, 1,
/*42237*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42240*/         OPC_RecordChild0, // #0 = $Vm
/*42241*/         OPC_CheckChild0Type, MVT::v2i32,
/*42243*/         OPC_RecordChild1, // #1 = $lane
/*42244*/         OPC_MoveChild, 1,
/*42246*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42249*/         OPC_MoveParent,
/*42250*/         OPC_CheckType, MVT::v2i32,
/*42252*/         OPC_MoveParent,
/*42253*/         OPC_RecordChild2, // #2 = $Vn
/*42254*/         OPC_CheckChild2Type, MVT::v2i32,
/*42256*/         OPC_CheckType, MVT::v2i64,
/*42258*/         OPC_MoveParent,
/*42259*/         OPC_RecordChild2, // #3 = $src1
/*42260*/         OPC_CheckChild2Type, MVT::v2i64,
/*42262*/         OPC_CheckType, MVT::v2i64,
/*42264*/         OPC_EmitConvertToTarget, 1,
/*42266*/         OPC_EmitInteger, MVT::i32, 14, 
/*42269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42272*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 78:iPTR, (intrinsic_wo_chain:v2i64 81:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42285*/       0, /*End of Scope*/
/*42286*/     /*Scope*/ 87, /*->42374*/
/*42287*/       OPC_RecordChild1, // #0 = $src1
/*42288*/       OPC_Scope, 41, /*->42331*/ // 2 children in Scope
/*42290*/         OPC_CheckChild1Type, MVT::v4i32,
/*42292*/         OPC_MoveChild, 2,
/*42294*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42297*/         OPC_MoveChild, 0,
/*42299*/         OPC_CheckInteger, 81, 
/*42301*/         OPC_MoveParent,
/*42302*/         OPC_RecordChild1, // #1 = $Vn
/*42303*/         OPC_CheckChild1Type, MVT::v4i16,
/*42305*/         OPC_RecordChild2, // #2 = $Vm
/*42306*/         OPC_CheckChild2Type, MVT::v4i16,
/*42308*/         OPC_CheckType, MVT::v4i32,
/*42310*/         OPC_MoveParent,
/*42311*/         OPC_CheckType, MVT::v4i32,
/*42313*/         OPC_EmitInteger, MVT::i32, 14, 
/*42316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42319*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42331*/       /*Scope*/ 41, /*->42373*/
/*42332*/         OPC_CheckChild1Type, MVT::v2i64,
/*42334*/         OPC_MoveChild, 2,
/*42336*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42339*/         OPC_MoveChild, 0,
/*42341*/         OPC_CheckInteger, 81, 
/*42343*/         OPC_MoveParent,
/*42344*/         OPC_RecordChild1, // #1 = $Vn
/*42345*/         OPC_CheckChild1Type, MVT::v2i32,
/*42347*/         OPC_RecordChild2, // #2 = $Vm
/*42348*/         OPC_CheckChild2Type, MVT::v2i32,
/*42350*/         OPC_CheckType, MVT::v2i64,
/*42352*/         OPC_MoveParent,
/*42353*/         OPC_CheckType, MVT::v2i64,
/*42355*/         OPC_EmitInteger, MVT::i32, 14, 
/*42358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42373*/       0, /*End of Scope*/
/*42374*/     /*Scope*/ 75, /*->42450*/
/*42375*/       OPC_MoveChild, 1,
/*42377*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42380*/       OPC_MoveChild, 0,
/*42382*/       OPC_CheckInteger, 81, 
/*42384*/       OPC_MoveParent,
/*42385*/       OPC_RecordChild1, // #0 = $Vn
/*42386*/       OPC_SwitchType /*2 cases */, 29,  MVT::v4i32,// ->42418
/*42389*/         OPC_CheckChild1Type, MVT::v4i16,
/*42391*/         OPC_RecordChild2, // #1 = $Vm
/*42392*/         OPC_CheckChild2Type, MVT::v4i16,
/*42394*/         OPC_MoveParent,
/*42395*/         OPC_RecordChild2, // #2 = $src1
/*42396*/         OPC_CheckChild2Type, MVT::v4i32,
/*42398*/         OPC_CheckType, MVT::v4i32,
/*42400*/         OPC_EmitInteger, MVT::i32, 14, 
/*42403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 78:iPTR, (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i64,// ->42449
/*42420*/         OPC_CheckChild1Type, MVT::v2i32,
/*42422*/         OPC_RecordChild2, // #1 = $Vm
/*42423*/         OPC_CheckChild2Type, MVT::v2i32,
/*42425*/         OPC_MoveParent,
/*42426*/         OPC_RecordChild2, // #2 = $src1
/*42427*/         OPC_CheckChild2Type, MVT::v2i64,
/*42429*/         OPC_CheckType, MVT::v2i64,
/*42431*/         OPC_EmitInteger, MVT::i32, 14, 
/*42434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 78:iPTR, (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*42450*/     /*Scope*/ 83|128,1/*211*/, /*->42663*/
/*42452*/       OPC_RecordChild1, // #0 = $Vn
/*42453*/       OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->42480
/*42456*/         OPC_CheckChild1Type, MVT::v4i16,
/*42458*/         OPC_RecordChild2, // #1 = $Vm
/*42459*/         OPC_CheckChild2Type, MVT::v4i16,
/*42461*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42463*/         OPC_EmitInteger, MVT::i32, 14, 
/*42466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->42506
/*42482*/         OPC_CheckChild1Type, MVT::v2i32,
/*42484*/         OPC_RecordChild2, // #1 = $Vm
/*42485*/         OPC_CheckChild2Type, MVT::v2i32,
/*42487*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42489*/         OPC_EmitInteger, MVT::i32, 14, 
/*42492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->42532
/*42508*/         OPC_CheckChild1Type, MVT::v8i16,
/*42510*/         OPC_RecordChild2, // #1 = $Vm
/*42511*/         OPC_CheckChild2Type, MVT::v8i16,
/*42513*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42515*/         OPC_EmitInteger, MVT::i32, 14, 
/*42518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->42558
/*42534*/         OPC_CheckChild1Type, MVT::v4i32,
/*42536*/         OPC_RecordChild2, // #1 = $Vm
/*42537*/         OPC_CheckChild2Type, MVT::v4i32,
/*42539*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42541*/         OPC_EmitInteger, MVT::i32, 14, 
/*42544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i8,// ->42584
/*42560*/         OPC_CheckChild1Type, MVT::v8i8,
/*42562*/         OPC_RecordChild2, // #1 = $Vm
/*42563*/         OPC_CheckChild2Type, MVT::v8i8,
/*42565*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42567*/         OPC_EmitInteger, MVT::i32, 14, 
/*42570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42573*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->42610
/*42586*/         OPC_CheckChild1Type, MVT::v16i8,
/*42588*/         OPC_RecordChild2, // #1 = $Vm
/*42589*/         OPC_CheckChild2Type, MVT::v16i8,
/*42591*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42593*/         OPC_EmitInteger, MVT::i32, 14, 
/*42596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42599*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 24,  MVT::v1i64,// ->42636
/*42612*/         OPC_CheckChild1Type, MVT::v1i64,
/*42614*/         OPC_RecordChild2, // #1 = $Vm
/*42615*/         OPC_CheckChild2Type, MVT::v1i64,
/*42617*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42619*/         OPC_EmitInteger, MVT::i32, 14, 
/*42622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 78:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->42662
/*42638*/         OPC_CheckChild1Type, MVT::v2i64,
/*42640*/         OPC_RecordChild2, // #1 = $Vm
/*42641*/         OPC_CheckChild2Type, MVT::v2i64,
/*42643*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42645*/         OPC_EmitInteger, MVT::i32, 14, 
/*42648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*42663*/     0, /*End of Scope*/
/*42664*/   /*Scope*/ 126|128,3/*510*/, /*->43176*/
/*42666*/     OPC_CheckInteger, 98, 
/*42668*/     OPC_MoveParent,
/*42669*/     OPC_RecordChild1, // #0 = $src1
/*42670*/     OPC_Scope, 41|128,1/*169*/, /*->42842*/ // 8 children in Scope
/*42673*/       OPC_CheckChild1Type, MVT::v4i32,
/*42675*/       OPC_Scope, 10|128,1/*138*/, /*->42816*/ // 2 children in Scope
/*42678*/         OPC_MoveChild, 2,
/*42680*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42683*/         OPC_MoveChild, 0,
/*42685*/         OPC_CheckInteger, 81, 
/*42687*/         OPC_MoveParent,
/*42688*/         OPC_Scope, 47, /*->42737*/ // 3 children in Scope
/*42690*/           OPC_RecordChild1, // #1 = $Vn
/*42691*/           OPC_CheckChild1Type, MVT::v4i16,
/*42693*/           OPC_MoveChild, 2,
/*42695*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42698*/           OPC_RecordChild0, // #2 = $Vm
/*42699*/           OPC_CheckChild0Type, MVT::v4i16,
/*42701*/           OPC_RecordChild1, // #3 = $lane
/*42702*/           OPC_MoveChild, 1,
/*42704*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42707*/           OPC_MoveParent,
/*42708*/           OPC_CheckType, MVT::v4i16,
/*42710*/           OPC_MoveParent,
/*42711*/           OPC_CheckType, MVT::v4i32,
/*42713*/           OPC_MoveParent,
/*42714*/           OPC_CheckType, MVT::v4i32,
/*42716*/           OPC_EmitConvertToTarget, 3,
/*42718*/           OPC_EmitInteger, MVT::i32, 14, 
/*42721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42724*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 98:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42737*/         /*Scope*/ 47, /*->42785*/
/*42738*/           OPC_MoveChild, 1,
/*42740*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42743*/           OPC_RecordChild0, // #1 = $Vm
/*42744*/           OPC_CheckChild0Type, MVT::v4i16,
/*42746*/           OPC_RecordChild1, // #2 = $lane
/*42747*/           OPC_MoveChild, 1,
/*42749*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42752*/           OPC_MoveParent,
/*42753*/           OPC_CheckType, MVT::v4i16,
/*42755*/           OPC_MoveParent,
/*42756*/           OPC_RecordChild2, // #3 = $Vn
/*42757*/           OPC_CheckChild2Type, MVT::v4i16,
/*42759*/           OPC_CheckType, MVT::v4i32,
/*42761*/           OPC_MoveParent,
/*42762*/           OPC_CheckType, MVT::v4i32,
/*42764*/           OPC_EmitConvertToTarget, 2,
/*42766*/           OPC_EmitInteger, MVT::i32, 14, 
/*42769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42772*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 98:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 81:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                    // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42785*/         /*Scope*/ 29, /*->42815*/
/*42786*/           OPC_RecordChild1, // #1 = $Vn
/*42787*/           OPC_CheckChild1Type, MVT::v4i16,
/*42789*/           OPC_RecordChild2, // #2 = $Vm
/*42790*/           OPC_CheckChild2Type, MVT::v4i16,
/*42792*/           OPC_CheckType, MVT::v4i32,
/*42794*/           OPC_MoveParent,
/*42795*/           OPC_CheckType, MVT::v4i32,
/*42797*/           OPC_EmitInteger, MVT::i32, 14, 
/*42800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42803*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 98:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42815*/         0, /*End of Scope*/
/*42816*/       /*Scope*/ 24, /*->42841*/
/*42817*/         OPC_RecordChild2, // #1 = $Vm
/*42818*/         OPC_CheckChild2Type, MVT::v4i32,
/*42820*/         OPC_CheckType, MVT::v4i32,
/*42822*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42824*/         OPC_EmitInteger, MVT::i32, 14, 
/*42827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42830*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 98:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*42841*/       0, /*End of Scope*/
/*42842*/     /*Scope*/ 41|128,1/*169*/, /*->43013*/
/*42844*/       OPC_CheckChild1Type, MVT::v2i64,
/*42846*/       OPC_Scope, 10|128,1/*138*/, /*->42987*/ // 2 children in Scope
/*42849*/         OPC_MoveChild, 2,
/*42851*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*42854*/         OPC_MoveChild, 0,
/*42856*/         OPC_CheckInteger, 81, 
/*42858*/         OPC_MoveParent,
/*42859*/         OPC_Scope, 47, /*->42908*/ // 3 children in Scope
/*42861*/           OPC_RecordChild1, // #1 = $Vn
/*42862*/           OPC_CheckChild1Type, MVT::v2i32,
/*42864*/           OPC_MoveChild, 2,
/*42866*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42869*/           OPC_RecordChild0, // #2 = $Vm
/*42870*/           OPC_CheckChild0Type, MVT::v2i32,
/*42872*/           OPC_RecordChild1, // #3 = $lane
/*42873*/           OPC_MoveChild, 1,
/*42875*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42878*/           OPC_MoveParent,
/*42879*/           OPC_CheckType, MVT::v2i32,
/*42881*/           OPC_MoveParent,
/*42882*/           OPC_CheckType, MVT::v2i64,
/*42884*/           OPC_MoveParent,
/*42885*/           OPC_CheckType, MVT::v2i64,
/*42887*/           OPC_EmitConvertToTarget, 3,
/*42889*/           OPC_EmitInteger, MVT::i32, 14, 
/*42892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42895*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 98:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42908*/         /*Scope*/ 47, /*->42956*/
/*42909*/           OPC_MoveChild, 1,
/*42911*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42914*/           OPC_RecordChild0, // #1 = $Vm
/*42915*/           OPC_CheckChild0Type, MVT::v2i32,
/*42917*/           OPC_RecordChild1, // #2 = $lane
/*42918*/           OPC_MoveChild, 1,
/*42920*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42923*/           OPC_MoveParent,
/*42924*/           OPC_CheckType, MVT::v2i32,
/*42926*/           OPC_MoveParent,
/*42927*/           OPC_RecordChild2, // #3 = $Vn
/*42928*/           OPC_CheckChild2Type, MVT::v2i32,
/*42930*/           OPC_CheckType, MVT::v2i64,
/*42932*/           OPC_MoveParent,
/*42933*/           OPC_CheckType, MVT::v2i64,
/*42935*/           OPC_EmitConvertToTarget, 2,
/*42937*/           OPC_EmitInteger, MVT::i32, 14, 
/*42940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 98:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 81:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                    // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42956*/         /*Scope*/ 29, /*->42986*/
/*42957*/           OPC_RecordChild1, // #1 = $Vn
/*42958*/           OPC_CheckChild1Type, MVT::v2i32,
/*42960*/           OPC_RecordChild2, // #2 = $Vm
/*42961*/           OPC_CheckChild2Type, MVT::v2i32,
/*42963*/           OPC_CheckType, MVT::v2i64,
/*42965*/           OPC_MoveParent,
/*42966*/           OPC_CheckType, MVT::v2i64,
/*42968*/           OPC_EmitInteger, MVT::i32, 14, 
/*42971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42974*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 98:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42986*/         0, /*End of Scope*/
/*42987*/       /*Scope*/ 24, /*->43012*/
/*42988*/         OPC_RecordChild2, // #1 = $Vm
/*42989*/         OPC_CheckChild2Type, MVT::v2i64,
/*42991*/         OPC_CheckType, MVT::v2i64,
/*42993*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42995*/         OPC_EmitInteger, MVT::i32, 14, 
/*42998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 98:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*43012*/       0, /*End of Scope*/
/*43013*/     /*Scope*/ 26, /*->43040*/
/*43014*/       OPC_CheckChild1Type, MVT::v4i16,
/*43016*/       OPC_RecordChild2, // #1 = $Vm
/*43017*/       OPC_CheckChild2Type, MVT::v4i16,
/*43019*/       OPC_CheckType, MVT::v4i16,
/*43021*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43023*/       OPC_EmitInteger, MVT::i32, 14, 
/*43026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 98:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*43040*/     /*Scope*/ 26, /*->43067*/
/*43041*/       OPC_CheckChild1Type, MVT::v2i32,
/*43043*/       OPC_RecordChild2, // #1 = $Vm
/*43044*/       OPC_CheckChild2Type, MVT::v2i32,
/*43046*/       OPC_CheckType, MVT::v2i32,
/*43048*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43050*/       OPC_EmitInteger, MVT::i32, 14, 
/*43053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 98:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*43067*/     /*Scope*/ 26, /*->43094*/
/*43068*/       OPC_CheckChild1Type, MVT::v8i16,
/*43070*/       OPC_RecordChild2, // #1 = $Vm
/*43071*/       OPC_CheckChild2Type, MVT::v8i16,
/*43073*/       OPC_CheckType, MVT::v8i16,
/*43075*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43077*/       OPC_EmitInteger, MVT::i32, 14, 
/*43080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 98:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*43094*/     /*Scope*/ 26, /*->43121*/
/*43095*/       OPC_CheckChild1Type, MVT::v8i8,
/*43097*/       OPC_RecordChild2, // #1 = $Vm
/*43098*/       OPC_CheckChild2Type, MVT::v8i8,
/*43100*/       OPC_CheckType, MVT::v8i8,
/*43102*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43104*/       OPC_EmitInteger, MVT::i32, 14, 
/*43107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 98:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*43121*/     /*Scope*/ 26, /*->43148*/
/*43122*/       OPC_CheckChild1Type, MVT::v16i8,
/*43124*/       OPC_RecordChild2, // #1 = $Vm
/*43125*/       OPC_CheckChild2Type, MVT::v16i8,
/*43127*/       OPC_CheckType, MVT::v16i8,
/*43129*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43131*/       OPC_EmitInteger, MVT::i32, 14, 
/*43134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 98:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*43148*/     /*Scope*/ 26, /*->43175*/
/*43149*/       OPC_CheckChild1Type, MVT::v1i64,
/*43151*/       OPC_RecordChild2, // #1 = $Vm
/*43152*/       OPC_CheckChild2Type, MVT::v1i64,
/*43154*/       OPC_CheckType, MVT::v1i64,
/*43156*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43158*/       OPC_EmitInteger, MVT::i32, 14, 
/*43161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 98:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*43175*/     0, /*End of Scope*/
/*43176*/   /*Scope*/ 55|128,5/*695*/, /*->43873*/
/*43178*/     OPC_CheckInteger, 80, 
/*43180*/     OPC_MoveParent,
/*43181*/     OPC_Scope, 55|128,1/*183*/, /*->43367*/ // 5 children in Scope
/*43184*/       OPC_RecordChild1, // #0 = $Vn
/*43185*/       OPC_Scope, 44, /*->43231*/ // 4 children in Scope
/*43187*/         OPC_CheckChild1Type, MVT::v4i16,
/*43189*/         OPC_MoveChild, 2,
/*43191*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43194*/         OPC_RecordChild0, // #1 = $Vm
/*43195*/         OPC_CheckChild0Type, MVT::v4i16,
/*43197*/         OPC_RecordChild1, // #2 = $lane
/*43198*/         OPC_MoveChild, 1,
/*43200*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43203*/         OPC_MoveParent,
/*43204*/         OPC_CheckType, MVT::v4i16,
/*43206*/         OPC_MoveParent,
/*43207*/         OPC_CheckType, MVT::v4i16,
/*43209*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43211*/         OPC_EmitConvertToTarget, 2,
/*43213*/         OPC_EmitInteger, MVT::i32, 14, 
/*43216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43219*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 80:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43231*/       /*Scope*/ 44, /*->43276*/
/*43232*/         OPC_CheckChild1Type, MVT::v2i32,
/*43234*/         OPC_MoveChild, 2,
/*43236*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43239*/         OPC_RecordChild0, // #1 = $Vm
/*43240*/         OPC_CheckChild0Type, MVT::v2i32,
/*43242*/         OPC_RecordChild1, // #2 = $lane
/*43243*/         OPC_MoveChild, 1,
/*43245*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43248*/         OPC_MoveParent,
/*43249*/         OPC_CheckType, MVT::v2i32,
/*43251*/         OPC_MoveParent,
/*43252*/         OPC_CheckType, MVT::v2i32,
/*43254*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43256*/         OPC_EmitConvertToTarget, 2,
/*43258*/         OPC_EmitInteger, MVT::i32, 14, 
/*43261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43264*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43276*/       /*Scope*/ 44, /*->43321*/
/*43277*/         OPC_CheckChild1Type, MVT::v8i16,
/*43279*/         OPC_MoveChild, 2,
/*43281*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43284*/         OPC_RecordChild0, // #1 = $Vm
/*43285*/         OPC_CheckChild0Type, MVT::v4i16,
/*43287*/         OPC_RecordChild1, // #2 = $lane
/*43288*/         OPC_MoveChild, 1,
/*43290*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43293*/         OPC_MoveParent,
/*43294*/         OPC_CheckType, MVT::v8i16,
/*43296*/         OPC_MoveParent,
/*43297*/         OPC_CheckType, MVT::v8i16,
/*43299*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43301*/         OPC_EmitConvertToTarget, 2,
/*43303*/         OPC_EmitInteger, MVT::i32, 14, 
/*43306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 80:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43321*/       /*Scope*/ 44, /*->43366*/
/*43322*/         OPC_CheckChild1Type, MVT::v4i32,
/*43324*/         OPC_MoveChild, 2,
/*43326*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43329*/         OPC_RecordChild0, // #1 = $Vm
/*43330*/         OPC_CheckChild0Type, MVT::v2i32,
/*43332*/         OPC_RecordChild1, // #2 = $lane
/*43333*/         OPC_MoveChild, 1,
/*43335*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43338*/         OPC_MoveParent,
/*43339*/         OPC_CheckType, MVT::v4i32,
/*43341*/         OPC_MoveParent,
/*43342*/         OPC_CheckType, MVT::v4i32,
/*43344*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43346*/         OPC_EmitConvertToTarget, 2,
/*43348*/         OPC_EmitInteger, MVT::i32, 14, 
/*43351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43366*/       0, /*End of Scope*/
/*43367*/     /*Scope*/ 24|128,1/*152*/, /*->43521*/
/*43369*/       OPC_MoveChild, 1,
/*43371*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43374*/       OPC_RecordChild0, // #0 = $Vm
/*43375*/       OPC_Scope, 71, /*->43448*/ // 2 children in Scope
/*43377*/         OPC_CheckChild0Type, MVT::v4i16,
/*43379*/         OPC_RecordChild1, // #1 = $lane
/*43380*/         OPC_MoveChild, 1,
/*43382*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43385*/         OPC_MoveParent,
/*43386*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->43417
/*43389*/           OPC_MoveParent,
/*43390*/           OPC_RecordChild2, // #2 = $Vn
/*43391*/           OPC_CheckChild2Type, MVT::v4i16,
/*43393*/           OPC_CheckType, MVT::v4i16,
/*43395*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43397*/           OPC_EmitConvertToTarget, 1,
/*43399*/           OPC_EmitInteger, MVT::i32, 14, 
/*43402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43405*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 80:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->43447
/*43419*/           OPC_MoveParent,
/*43420*/           OPC_RecordChild2, // #2 = $Vn
/*43421*/           OPC_CheckChild2Type, MVT::v8i16,
/*43423*/           OPC_CheckType, MVT::v8i16,
/*43425*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43427*/           OPC_EmitConvertToTarget, 1,
/*43429*/           OPC_EmitInteger, MVT::i32, 14, 
/*43432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43435*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 80:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*43448*/       /*Scope*/ 71, /*->43520*/
/*43449*/         OPC_CheckChild0Type, MVT::v2i32,
/*43451*/         OPC_RecordChild1, // #1 = $lane
/*43452*/         OPC_MoveChild, 1,
/*43454*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43457*/         OPC_MoveParent,
/*43458*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->43489
/*43461*/           OPC_MoveParent,
/*43462*/           OPC_RecordChild2, // #2 = $Vn
/*43463*/           OPC_CheckChild2Type, MVT::v2i32,
/*43465*/           OPC_CheckType, MVT::v2i32,
/*43467*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43469*/           OPC_EmitConvertToTarget, 1,
/*43471*/           OPC_EmitInteger, MVT::i32, 14, 
/*43474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43477*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 80:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->43519
/*43491*/           OPC_MoveParent,
/*43492*/           OPC_RecordChild2, // #2 = $Vn
/*43493*/           OPC_CheckChild2Type, MVT::v4i32,
/*43495*/           OPC_CheckType, MVT::v4i32,
/*43497*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43499*/           OPC_EmitConvertToTarget, 1,
/*43501*/           OPC_EmitInteger, MVT::i32, 14, 
/*43504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43507*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 80:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*43520*/       0, /*End of Scope*/
/*43521*/     /*Scope*/ 123, /*->43645*/
/*43522*/       OPC_RecordChild1, // #0 = $src1
/*43523*/       OPC_Scope, 59, /*->43584*/ // 2 children in Scope
/*43525*/         OPC_CheckChild1Type, MVT::v8i16,
/*43527*/         OPC_MoveChild, 2,
/*43529*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43532*/         OPC_RecordChild0, // #1 = $src2
/*43533*/         OPC_CheckChild0Type, MVT::v8i16,
/*43535*/         OPC_RecordChild1, // #2 = $lane
/*43536*/         OPC_MoveChild, 1,
/*43538*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43541*/         OPC_MoveParent,
/*43542*/         OPC_CheckType, MVT::v8i16,
/*43544*/         OPC_MoveParent,
/*43545*/         OPC_CheckType, MVT::v8i16,
/*43547*/         OPC_EmitConvertToTarget, 2,
/*43549*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*43552*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*43561*/         OPC_EmitConvertToTarget, 2,
/*43563*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*43566*/         OPC_EmitInteger, MVT::i32, 14, 
/*43569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 80:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*43584*/       /*Scope*/ 59, /*->43644*/
/*43585*/         OPC_CheckChild1Type, MVT::v4i32,
/*43587*/         OPC_MoveChild, 2,
/*43589*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43592*/         OPC_RecordChild0, // #1 = $src2
/*43593*/         OPC_CheckChild0Type, MVT::v4i32,
/*43595*/         OPC_RecordChild1, // #2 = $lane
/*43596*/         OPC_MoveChild, 1,
/*43598*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43601*/         OPC_MoveParent,
/*43602*/         OPC_CheckType, MVT::v4i32,
/*43604*/         OPC_MoveParent,
/*43605*/         OPC_CheckType, MVT::v4i32,
/*43607*/         OPC_EmitConvertToTarget, 2,
/*43609*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*43612*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*43621*/         OPC_EmitConvertToTarget, 2,
/*43623*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*43626*/         OPC_EmitInteger, MVT::i32, 14, 
/*43629*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43632*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*43644*/       0, /*End of Scope*/
/*43645*/     /*Scope*/ 118, /*->43764*/
/*43646*/       OPC_MoveChild, 1,
/*43648*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43651*/       OPC_RecordChild0, // #0 = $src2
/*43652*/       OPC_Scope, 54, /*->43708*/ // 2 children in Scope
/*43654*/         OPC_CheckChild0Type, MVT::v8i16,
/*43656*/         OPC_RecordChild1, // #1 = $lane
/*43657*/         OPC_MoveChild, 1,
/*43659*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43662*/         OPC_MoveParent,
/*43663*/         OPC_CheckType, MVT::v8i16,
/*43665*/         OPC_MoveParent,
/*43666*/         OPC_RecordChild2, // #2 = $src1
/*43667*/         OPC_CheckChild2Type, MVT::v8i16,
/*43669*/         OPC_CheckType, MVT::v8i16,
/*43671*/         OPC_EmitConvertToTarget, 1,
/*43673*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*43676*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*43685*/         OPC_EmitConvertToTarget, 1,
/*43687*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*43690*/         OPC_EmitInteger, MVT::i32, 14, 
/*43693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 80:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*43708*/       /*Scope*/ 54, /*->43763*/
/*43709*/         OPC_CheckChild0Type, MVT::v4i32,
/*43711*/         OPC_RecordChild1, // #1 = $lane
/*43712*/         OPC_MoveChild, 1,
/*43714*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43717*/         OPC_MoveParent,
/*43718*/         OPC_CheckType, MVT::v4i32,
/*43720*/         OPC_MoveParent,
/*43721*/         OPC_RecordChild2, // #2 = $src1
/*43722*/         OPC_CheckChild2Type, MVT::v4i32,
/*43724*/         OPC_CheckType, MVT::v4i32,
/*43726*/         OPC_EmitConvertToTarget, 1,
/*43728*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*43731*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*43740*/         OPC_EmitConvertToTarget, 1,
/*43742*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*43745*/         OPC_EmitInteger, MVT::i32, 14, 
/*43748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 80:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*43763*/       0, /*End of Scope*/
/*43764*/     /*Scope*/ 107, /*->43872*/
/*43765*/       OPC_RecordChild1, // #0 = $Vn
/*43766*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->43793
/*43769*/         OPC_CheckChild1Type, MVT::v4i16,
/*43771*/         OPC_RecordChild2, // #1 = $Vm
/*43772*/         OPC_CheckChild2Type, MVT::v4i16,
/*43774*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43776*/         OPC_EmitInteger, MVT::i32, 14, 
/*43779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 80:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->43819
/*43795*/         OPC_CheckChild1Type, MVT::v2i32,
/*43797*/         OPC_RecordChild2, // #1 = $Vm
/*43798*/         OPC_CheckChild2Type, MVT::v2i32,
/*43800*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43802*/         OPC_EmitInteger, MVT::i32, 14, 
/*43805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->43845
/*43821*/         OPC_CheckChild1Type, MVT::v8i16,
/*43823*/         OPC_RecordChild2, // #1 = $Vm
/*43824*/         OPC_CheckChild2Type, MVT::v8i16,
/*43826*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43828*/         OPC_EmitInteger, MVT::i32, 14, 
/*43831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 80:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->43871
/*43847*/         OPC_CheckChild1Type, MVT::v4i32,
/*43849*/         OPC_RecordChild2, // #1 = $Vm
/*43850*/         OPC_CheckChild2Type, MVT::v4i32,
/*43852*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43854*/         OPC_EmitInteger, MVT::i32, 14, 
/*43857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*43872*/     0, /*End of Scope*/
/*43873*/   /*Scope*/ 55|128,5/*695*/, /*->44570*/
/*43875*/     OPC_CheckInteger, 86, 
/*43877*/     OPC_MoveParent,
/*43878*/     OPC_Scope, 55|128,1/*183*/, /*->44064*/ // 5 children in Scope
/*43881*/       OPC_RecordChild1, // #0 = $Vn
/*43882*/       OPC_Scope, 44, /*->43928*/ // 4 children in Scope
/*43884*/         OPC_CheckChild1Type, MVT::v4i16,
/*43886*/         OPC_MoveChild, 2,
/*43888*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43891*/         OPC_RecordChild0, // #1 = $Vm
/*43892*/         OPC_CheckChild0Type, MVT::v4i16,
/*43894*/         OPC_RecordChild1, // #2 = $lane
/*43895*/         OPC_MoveChild, 1,
/*43897*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43900*/         OPC_MoveParent,
/*43901*/         OPC_CheckType, MVT::v4i16,
/*43903*/         OPC_MoveParent,
/*43904*/         OPC_CheckType, MVT::v4i16,
/*43906*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43908*/         OPC_EmitConvertToTarget, 2,
/*43910*/         OPC_EmitInteger, MVT::i32, 14, 
/*43913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43916*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 86:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43928*/       /*Scope*/ 44, /*->43973*/
/*43929*/         OPC_CheckChild1Type, MVT::v2i32,
/*43931*/         OPC_MoveChild, 2,
/*43933*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43936*/         OPC_RecordChild0, // #1 = $Vm
/*43937*/         OPC_CheckChild0Type, MVT::v2i32,
/*43939*/         OPC_RecordChild1, // #2 = $lane
/*43940*/         OPC_MoveChild, 1,
/*43942*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43945*/         OPC_MoveParent,
/*43946*/         OPC_CheckType, MVT::v2i32,
/*43948*/         OPC_MoveParent,
/*43949*/         OPC_CheckType, MVT::v2i32,
/*43951*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43953*/         OPC_EmitConvertToTarget, 2,
/*43955*/         OPC_EmitInteger, MVT::i32, 14, 
/*43958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43961*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 86:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43973*/       /*Scope*/ 44, /*->44018*/
/*43974*/         OPC_CheckChild1Type, MVT::v8i16,
/*43976*/         OPC_MoveChild, 2,
/*43978*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43981*/         OPC_RecordChild0, // #1 = $Vm
/*43982*/         OPC_CheckChild0Type, MVT::v4i16,
/*43984*/         OPC_RecordChild1, // #2 = $lane
/*43985*/         OPC_MoveChild, 1,
/*43987*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43990*/         OPC_MoveParent,
/*43991*/         OPC_CheckType, MVT::v8i16,
/*43993*/         OPC_MoveParent,
/*43994*/         OPC_CheckType, MVT::v8i16,
/*43996*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43998*/         OPC_EmitConvertToTarget, 2,
/*44000*/         OPC_EmitInteger, MVT::i32, 14, 
/*44003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 86:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44018*/       /*Scope*/ 44, /*->44063*/
/*44019*/         OPC_CheckChild1Type, MVT::v4i32,
/*44021*/         OPC_MoveChild, 2,
/*44023*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44026*/         OPC_RecordChild0, // #1 = $Vm
/*44027*/         OPC_CheckChild0Type, MVT::v2i32,
/*44029*/         OPC_RecordChild1, // #2 = $lane
/*44030*/         OPC_MoveChild, 1,
/*44032*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44035*/         OPC_MoveParent,
/*44036*/         OPC_CheckType, MVT::v4i32,
/*44038*/         OPC_MoveParent,
/*44039*/         OPC_CheckType, MVT::v4i32,
/*44041*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44043*/         OPC_EmitConvertToTarget, 2,
/*44045*/         OPC_EmitInteger, MVT::i32, 14, 
/*44048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 86:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44063*/       0, /*End of Scope*/
/*44064*/     /*Scope*/ 24|128,1/*152*/, /*->44218*/
/*44066*/       OPC_MoveChild, 1,
/*44068*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44071*/       OPC_RecordChild0, // #0 = $Vm
/*44072*/       OPC_Scope, 71, /*->44145*/ // 2 children in Scope
/*44074*/         OPC_CheckChild0Type, MVT::v4i16,
/*44076*/         OPC_RecordChild1, // #1 = $lane
/*44077*/         OPC_MoveChild, 1,
/*44079*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44082*/         OPC_MoveParent,
/*44083*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->44114
/*44086*/           OPC_MoveParent,
/*44087*/           OPC_RecordChild2, // #2 = $Vn
/*44088*/           OPC_CheckChild2Type, MVT::v4i16,
/*44090*/           OPC_CheckType, MVT::v4i16,
/*44092*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44094*/           OPC_EmitConvertToTarget, 1,
/*44096*/           OPC_EmitInteger, MVT::i32, 14, 
/*44099*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44102*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 86:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->44144
/*44116*/           OPC_MoveParent,
/*44117*/           OPC_RecordChild2, // #2 = $Vn
/*44118*/           OPC_CheckChild2Type, MVT::v8i16,
/*44120*/           OPC_CheckType, MVT::v8i16,
/*44122*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44124*/           OPC_EmitConvertToTarget, 1,
/*44126*/           OPC_EmitInteger, MVT::i32, 14, 
/*44129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44132*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 86:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*44145*/       /*Scope*/ 71, /*->44217*/
/*44146*/         OPC_CheckChild0Type, MVT::v2i32,
/*44148*/         OPC_RecordChild1, // #1 = $lane
/*44149*/         OPC_MoveChild, 1,
/*44151*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44154*/         OPC_MoveParent,
/*44155*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->44186
/*44158*/           OPC_MoveParent,
/*44159*/           OPC_RecordChild2, // #2 = $Vn
/*44160*/           OPC_CheckChild2Type, MVT::v2i32,
/*44162*/           OPC_CheckType, MVT::v2i32,
/*44164*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44166*/           OPC_EmitConvertToTarget, 1,
/*44168*/           OPC_EmitInteger, MVT::i32, 14, 
/*44171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44174*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 86:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->44216
/*44188*/           OPC_MoveParent,
/*44189*/           OPC_RecordChild2, // #2 = $Vn
/*44190*/           OPC_CheckChild2Type, MVT::v4i32,
/*44192*/           OPC_CheckType, MVT::v4i32,
/*44194*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44196*/           OPC_EmitConvertToTarget, 1,
/*44198*/           OPC_EmitInteger, MVT::i32, 14, 
/*44201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44204*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 86:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*44217*/       0, /*End of Scope*/
/*44218*/     /*Scope*/ 123, /*->44342*/
/*44219*/       OPC_RecordChild1, // #0 = $src1
/*44220*/       OPC_Scope, 59, /*->44281*/ // 2 children in Scope
/*44222*/         OPC_CheckChild1Type, MVT::v8i16,
/*44224*/         OPC_MoveChild, 2,
/*44226*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44229*/         OPC_RecordChild0, // #1 = $src2
/*44230*/         OPC_CheckChild0Type, MVT::v8i16,
/*44232*/         OPC_RecordChild1, // #2 = $lane
/*44233*/         OPC_MoveChild, 1,
/*44235*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44238*/         OPC_MoveParent,
/*44239*/         OPC_CheckType, MVT::v8i16,
/*44241*/         OPC_MoveParent,
/*44242*/         OPC_CheckType, MVT::v8i16,
/*44244*/         OPC_EmitConvertToTarget, 2,
/*44246*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*44249*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*44258*/         OPC_EmitConvertToTarget, 2,
/*44260*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*44263*/         OPC_EmitInteger, MVT::i32, 14, 
/*44266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 86:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44281*/       /*Scope*/ 59, /*->44341*/
/*44282*/         OPC_CheckChild1Type, MVT::v4i32,
/*44284*/         OPC_MoveChild, 2,
/*44286*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44289*/         OPC_RecordChild0, // #1 = $src2
/*44290*/         OPC_CheckChild0Type, MVT::v4i32,
/*44292*/         OPC_RecordChild1, // #2 = $lane
/*44293*/         OPC_MoveChild, 1,
/*44295*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44298*/         OPC_MoveParent,
/*44299*/         OPC_CheckType, MVT::v4i32,
/*44301*/         OPC_MoveParent,
/*44302*/         OPC_CheckType, MVT::v4i32,
/*44304*/         OPC_EmitConvertToTarget, 2,
/*44306*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*44309*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*44318*/         OPC_EmitConvertToTarget, 2,
/*44320*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*44323*/         OPC_EmitInteger, MVT::i32, 14, 
/*44326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 86:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44341*/       0, /*End of Scope*/
/*44342*/     /*Scope*/ 118, /*->44461*/
/*44343*/       OPC_MoveChild, 1,
/*44345*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44348*/       OPC_RecordChild0, // #0 = $src2
/*44349*/       OPC_Scope, 54, /*->44405*/ // 2 children in Scope
/*44351*/         OPC_CheckChild0Type, MVT::v8i16,
/*44353*/         OPC_RecordChild1, // #1 = $lane
/*44354*/         OPC_MoveChild, 1,
/*44356*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44359*/         OPC_MoveParent,
/*44360*/         OPC_CheckType, MVT::v8i16,
/*44362*/         OPC_MoveParent,
/*44363*/         OPC_RecordChild2, // #2 = $src1
/*44364*/         OPC_CheckChild2Type, MVT::v8i16,
/*44366*/         OPC_CheckType, MVT::v8i16,
/*44368*/         OPC_EmitConvertToTarget, 1,
/*44370*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*44373*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*44382*/         OPC_EmitConvertToTarget, 1,
/*44384*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*44387*/         OPC_EmitInteger, MVT::i32, 14, 
/*44390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 86:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44405*/       /*Scope*/ 54, /*->44460*/
/*44406*/         OPC_CheckChild0Type, MVT::v4i32,
/*44408*/         OPC_RecordChild1, // #1 = $lane
/*44409*/         OPC_MoveChild, 1,
/*44411*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44414*/         OPC_MoveParent,
/*44415*/         OPC_CheckType, MVT::v4i32,
/*44417*/         OPC_MoveParent,
/*44418*/         OPC_RecordChild2, // #2 = $src1
/*44419*/         OPC_CheckChild2Type, MVT::v4i32,
/*44421*/         OPC_CheckType, MVT::v4i32,
/*44423*/         OPC_EmitConvertToTarget, 1,
/*44425*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*44428*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*44437*/         OPC_EmitConvertToTarget, 1,
/*44439*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*44442*/         OPC_EmitInteger, MVT::i32, 14, 
/*44445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44448*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 86:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44460*/       0, /*End of Scope*/
/*44461*/     /*Scope*/ 107, /*->44569*/
/*44462*/       OPC_RecordChild1, // #0 = $Vn
/*44463*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->44490
/*44466*/         OPC_CheckChild1Type, MVT::v4i16,
/*44468*/         OPC_RecordChild2, // #1 = $Vm
/*44469*/         OPC_CheckChild2Type, MVT::v4i16,
/*44471*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44473*/         OPC_EmitInteger, MVT::i32, 14, 
/*44476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 86:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->44516
/*44492*/         OPC_CheckChild1Type, MVT::v2i32,
/*44494*/         OPC_RecordChild2, // #1 = $Vm
/*44495*/         OPC_CheckChild2Type, MVT::v2i32,
/*44497*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44499*/         OPC_EmitInteger, MVT::i32, 14, 
/*44502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 86:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->44542
/*44518*/         OPC_CheckChild1Type, MVT::v8i16,
/*44520*/         OPC_RecordChild2, // #1 = $Vm
/*44521*/         OPC_CheckChild2Type, MVT::v8i16,
/*44523*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44525*/         OPC_EmitInteger, MVT::i32, 14, 
/*44528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44531*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 86:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->44568
/*44544*/         OPC_CheckChild1Type, MVT::v4i32,
/*44546*/         OPC_RecordChild2, // #1 = $Vm
/*44547*/         OPC_CheckChild2Type, MVT::v4i32,
/*44549*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44551*/         OPC_EmitInteger, MVT::i32, 14, 
/*44554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 86:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*44569*/     0, /*End of Scope*/
/*44570*/   /*Scope*/ 116|128,1/*244*/, /*->44816*/
/*44572*/     OPC_CheckInteger, 81, 
/*44574*/     OPC_MoveParent,
/*44575*/     OPC_Scope, 93, /*->44670*/ // 3 children in Scope
/*44577*/       OPC_RecordChild1, // #0 = $Vn
/*44578*/       OPC_Scope, 44, /*->44624*/ // 2 children in Scope
/*44580*/         OPC_CheckChild1Type, MVT::v4i16,
/*44582*/         OPC_MoveChild, 2,
/*44584*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44587*/         OPC_RecordChild0, // #1 = $Vm
/*44588*/         OPC_CheckChild0Type, MVT::v4i16,
/*44590*/         OPC_RecordChild1, // #2 = $lane
/*44591*/         OPC_MoveChild, 1,
/*44593*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44596*/         OPC_MoveParent,
/*44597*/         OPC_CheckType, MVT::v4i16,
/*44599*/         OPC_MoveParent,
/*44600*/         OPC_CheckType, MVT::v4i32,
/*44602*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44604*/         OPC_EmitConvertToTarget, 2,
/*44606*/         OPC_EmitInteger, MVT::i32, 14, 
/*44609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44624*/       /*Scope*/ 44, /*->44669*/
/*44625*/         OPC_CheckChild1Type, MVT::v2i32,
/*44627*/         OPC_MoveChild, 2,
/*44629*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44632*/         OPC_RecordChild0, // #1 = $Vm
/*44633*/         OPC_CheckChild0Type, MVT::v2i32,
/*44635*/         OPC_RecordChild1, // #2 = $lane
/*44636*/         OPC_MoveChild, 1,
/*44638*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44641*/         OPC_MoveParent,
/*44642*/         OPC_CheckType, MVT::v2i32,
/*44644*/         OPC_MoveParent,
/*44645*/         OPC_CheckType, MVT::v2i64,
/*44647*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44649*/         OPC_EmitConvertToTarget, 2,
/*44651*/         OPC_EmitInteger, MVT::i32, 14, 
/*44654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44669*/       0, /*End of Scope*/
/*44670*/     /*Scope*/ 88, /*->44759*/
/*44671*/       OPC_MoveChild, 1,
/*44673*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44676*/       OPC_RecordChild0, // #0 = $Vm
/*44677*/       OPC_Scope, 39, /*->44718*/ // 2 children in Scope
/*44679*/         OPC_CheckChild0Type, MVT::v4i16,
/*44681*/         OPC_RecordChild1, // #1 = $lane
/*44682*/         OPC_MoveChild, 1,
/*44684*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44687*/         OPC_MoveParent,
/*44688*/         OPC_CheckType, MVT::v4i16,
/*44690*/         OPC_MoveParent,
/*44691*/         OPC_RecordChild2, // #2 = $Vn
/*44692*/         OPC_CheckChild2Type, MVT::v4i16,
/*44694*/         OPC_CheckType, MVT::v4i32,
/*44696*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44698*/         OPC_EmitConvertToTarget, 1,
/*44700*/         OPC_EmitInteger, MVT::i32, 14, 
/*44703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44718*/       /*Scope*/ 39, /*->44758*/
/*44719*/         OPC_CheckChild0Type, MVT::v2i32,
/*44721*/         OPC_RecordChild1, // #1 = $lane
/*44722*/         OPC_MoveChild, 1,
/*44724*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44727*/         OPC_MoveParent,
/*44728*/         OPC_CheckType, MVT::v2i32,
/*44730*/         OPC_MoveParent,
/*44731*/         OPC_RecordChild2, // #2 = $Vn
/*44732*/         OPC_CheckChild2Type, MVT::v2i32,
/*44734*/         OPC_CheckType, MVT::v2i64,
/*44736*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44738*/         OPC_EmitConvertToTarget, 1,
/*44740*/         OPC_EmitInteger, MVT::i32, 14, 
/*44743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44758*/       0, /*End of Scope*/
/*44759*/     /*Scope*/ 55, /*->44815*/
/*44760*/       OPC_RecordChild1, // #0 = $Vn
/*44761*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->44788
/*44764*/         OPC_CheckChild1Type, MVT::v4i16,
/*44766*/         OPC_RecordChild2, // #1 = $Vm
/*44767*/         OPC_CheckChild2Type, MVT::v4i16,
/*44769*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44771*/         OPC_EmitInteger, MVT::i32, 14, 
/*44774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44777*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 81:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->44814
/*44790*/         OPC_CheckChild1Type, MVT::v2i32,
/*44792*/         OPC_RecordChild2, // #1 = $Vm
/*44793*/         OPC_CheckChild2Type, MVT::v2i32,
/*44795*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44797*/         OPC_EmitInteger, MVT::i32, 14, 
/*44800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44803*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 81:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*44815*/     0, /*End of Scope*/
/*44816*/   /*Scope*/ 72, /*->44889*/
/*44817*/     OPC_CheckInteger, 35, 
/*44819*/     OPC_MoveParent,
/*44820*/     OPC_RecordChild1, // #0 = $Vm
/*44821*/     OPC_Scope, 32, /*->44855*/ // 2 children in Scope
/*44823*/       OPC_CheckChild1Type, MVT::v2f32,
/*44825*/       OPC_RecordChild2, // #1 = $SIMM
/*44826*/       OPC_MoveChild, 2,
/*44828*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44831*/       OPC_MoveParent,
/*44832*/       OPC_CheckType, MVT::v2i32,
/*44834*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44836*/       OPC_EmitConvertToTarget, 1,
/*44838*/       OPC_EmitInteger, MVT::i32, 14, 
/*44841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 35:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*44855*/     /*Scope*/ 32, /*->44888*/
/*44856*/       OPC_CheckChild1Type, MVT::v4f32,
/*44858*/       OPC_RecordChild2, // #1 = $SIMM
/*44859*/       OPC_MoveChild, 2,
/*44861*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44864*/       OPC_MoveParent,
/*44865*/       OPC_CheckType, MVT::v4i32,
/*44867*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44869*/       OPC_EmitConvertToTarget, 1,
/*44871*/       OPC_EmitInteger, MVT::i32, 14, 
/*44874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 35:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*44888*/     0, /*End of Scope*/
/*44889*/   /*Scope*/ 72, /*->44962*/
/*44890*/     OPC_CheckInteger, 36, 
/*44892*/     OPC_MoveParent,
/*44893*/     OPC_RecordChild1, // #0 = $Vm
/*44894*/     OPC_Scope, 32, /*->44928*/ // 2 children in Scope
/*44896*/       OPC_CheckChild1Type, MVT::v2f32,
/*44898*/       OPC_RecordChild2, // #1 = $SIMM
/*44899*/       OPC_MoveChild, 2,
/*44901*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44904*/       OPC_MoveParent,
/*44905*/       OPC_CheckType, MVT::v2i32,
/*44907*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44909*/       OPC_EmitConvertToTarget, 1,
/*44911*/       OPC_EmitInteger, MVT::i32, 14, 
/*44914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 36:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*44928*/     /*Scope*/ 32, /*->44961*/
/*44929*/       OPC_CheckChild1Type, MVT::v4f32,
/*44931*/       OPC_RecordChild2, // #1 = $SIMM
/*44932*/       OPC_MoveChild, 2,
/*44934*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44937*/       OPC_MoveParent,
/*44938*/       OPC_CheckType, MVT::v4i32,
/*44940*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44942*/       OPC_EmitConvertToTarget, 1,
/*44944*/       OPC_EmitInteger, MVT::i32, 14, 
/*44947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44950*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 36:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*44961*/     0, /*End of Scope*/
/*44962*/   /*Scope*/ 72, /*->45035*/
/*44963*/     OPC_CheckInteger, 38, 
/*44965*/     OPC_MoveParent,
/*44966*/     OPC_RecordChild1, // #0 = $Vm
/*44967*/     OPC_Scope, 32, /*->45001*/ // 2 children in Scope
/*44969*/       OPC_CheckChild1Type, MVT::v2i32,
/*44971*/       OPC_RecordChild2, // #1 = $SIMM
/*44972*/       OPC_MoveChild, 2,
/*44974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44977*/       OPC_MoveParent,
/*44978*/       OPC_CheckType, MVT::v2f32,
/*44980*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44982*/       OPC_EmitConvertToTarget, 1,
/*44984*/       OPC_EmitInteger, MVT::i32, 14, 
/*44987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 38:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*45001*/     /*Scope*/ 32, /*->45034*/
/*45002*/       OPC_CheckChild1Type, MVT::v4i32,
/*45004*/       OPC_RecordChild2, // #1 = $SIMM
/*45005*/       OPC_MoveChild, 2,
/*45007*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45010*/       OPC_MoveParent,
/*45011*/       OPC_CheckType, MVT::v4f32,
/*45013*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45015*/       OPC_EmitConvertToTarget, 1,
/*45017*/       OPC_EmitInteger, MVT::i32, 14, 
/*45020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 38:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*45034*/     0, /*End of Scope*/
/*45035*/   /*Scope*/ 72, /*->45108*/
/*45036*/     OPC_CheckInteger, 39, 
/*45038*/     OPC_MoveParent,
/*45039*/     OPC_RecordChild1, // #0 = $Vm
/*45040*/     OPC_Scope, 32, /*->45074*/ // 2 children in Scope
/*45042*/       OPC_CheckChild1Type, MVT::v2i32,
/*45044*/       OPC_RecordChild2, // #1 = $SIMM
/*45045*/       OPC_MoveChild, 2,
/*45047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45050*/       OPC_MoveParent,
/*45051*/       OPC_CheckType, MVT::v2f32,
/*45053*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45055*/       OPC_EmitConvertToTarget, 1,
/*45057*/       OPC_EmitInteger, MVT::i32, 14, 
/*45060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 39:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*45074*/     /*Scope*/ 32, /*->45107*/
/*45075*/       OPC_CheckChild1Type, MVT::v4i32,
/*45077*/       OPC_RecordChild2, // #1 = $SIMM
/*45078*/       OPC_MoveChild, 2,
/*45080*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45083*/       OPC_MoveParent,
/*45084*/       OPC_CheckType, MVT::v4f32,
/*45086*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45088*/       OPC_EmitConvertToTarget, 1,
/*45090*/       OPC_EmitInteger, MVT::i32, 14, 
/*45093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 39:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*45107*/     0, /*End of Scope*/
/*45108*/   /*Scope*/ 48, /*->45157*/
/*45109*/     OPC_CheckInteger, 10|128,1/*138*/, 
/*45112*/     OPC_MoveParent,
/*45113*/     OPC_RecordChild1, // #0 = $Rm
/*45114*/     OPC_RecordChild2, // #1 = $Rn
/*45115*/     OPC_Scope, 19, /*->45136*/ // 2 children in Scope
/*45117*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*45119*/       OPC_EmitInteger, MVT::i32, 14, 
/*45122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 138:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*45136*/     /*Scope*/ 19, /*->45156*/
/*45137*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*45139*/       OPC_EmitInteger, MVT::i32, 14, 
/*45142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 138:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*45156*/     0, /*End of Scope*/
/*45157*/   /*Scope*/ 48, /*->45206*/
/*45158*/     OPC_CheckInteger, 11|128,1/*139*/, 
/*45161*/     OPC_MoveParent,
/*45162*/     OPC_RecordChild1, // #0 = $Rm
/*45163*/     OPC_RecordChild2, // #1 = $Rn
/*45164*/     OPC_Scope, 19, /*->45185*/ // 2 children in Scope
/*45166*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*45168*/       OPC_EmitInteger, MVT::i32, 14, 
/*45171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 139:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*45185*/     /*Scope*/ 19, /*->45205*/
/*45186*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*45188*/       OPC_EmitInteger, MVT::i32, 14, 
/*45191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 139:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*45205*/     0, /*End of Scope*/
/*45206*/   /*Scope*/ 20, /*->45227*/
/*45207*/     OPC_CheckInteger, 13, 
/*45209*/     OPC_MoveParent,
/*45210*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*45212*/     OPC_EmitInteger, MVT::i32, 14, 
/*45215*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45218*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 13:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*45227*/   /*Scope*/ 49, /*->45277*/
/*45228*/     OPC_CheckInteger, 18|128,1/*146*/, 
/*45231*/     OPC_MoveParent,
/*45232*/     OPC_RecordChild1, // #0 = $Dm
/*45233*/     OPC_Scope, 20, /*->45255*/ // 2 children in Scope
/*45235*/       OPC_CheckChild1Type, MVT::f64,
/*45237*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*45239*/       OPC_EmitInteger, MVT::i32, 14, 
/*45242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 146:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*45255*/     /*Scope*/ 20, /*->45276*/
/*45256*/       OPC_CheckChild1Type, MVT::f32,
/*45258*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*45260*/       OPC_EmitInteger, MVT::i32, 14, 
/*45263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45266*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 146:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*45276*/     0, /*End of Scope*/
/*45277*/   /*Scope*/ 49, /*->45327*/
/*45278*/     OPC_CheckInteger, 19|128,1/*147*/, 
/*45281*/     OPC_MoveParent,
/*45282*/     OPC_RecordChild1, // #0 = $Dm
/*45283*/     OPC_Scope, 20, /*->45305*/ // 2 children in Scope
/*45285*/       OPC_CheckChild1Type, MVT::f64,
/*45287*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*45289*/       OPC_EmitInteger, MVT::i32, 14, 
/*45292*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45295*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 147:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*45305*/     /*Scope*/ 20, /*->45326*/
/*45306*/       OPC_CheckChild1Type, MVT::f32,
/*45308*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*45310*/       OPC_EmitInteger, MVT::i32, 14, 
/*45313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 147:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*45326*/     0, /*End of Scope*/
/*45327*/   /*Scope*/ 34|128,1/*162*/, /*->45491*/
/*45329*/     OPC_CheckInteger, 47, 
/*45331*/     OPC_MoveParent,
/*45332*/     OPC_RecordChild1, // #0 = $Vn
/*45333*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45360
/*45336*/       OPC_CheckChild1Type, MVT::v4i16,
/*45338*/       OPC_RecordChild2, // #1 = $Vm
/*45339*/       OPC_CheckChild2Type, MVT::v4i16,
/*45341*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45343*/       OPC_EmitInteger, MVT::i32, 14, 
/*45346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 47:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45386
/*45362*/       OPC_CheckChild1Type, MVT::v2i32,
/*45364*/       OPC_RecordChild2, // #1 = $Vm
/*45365*/       OPC_CheckChild2Type, MVT::v2i32,
/*45367*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45369*/       OPC_EmitInteger, MVT::i32, 14, 
/*45372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 47:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45412
/*45388*/       OPC_CheckChild1Type, MVT::v8i16,
/*45390*/       OPC_RecordChild2, // #1 = $Vm
/*45391*/       OPC_CheckChild2Type, MVT::v8i16,
/*45393*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45395*/       OPC_EmitInteger, MVT::i32, 14, 
/*45398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 47:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45438
/*45414*/       OPC_CheckChild1Type, MVT::v4i32,
/*45416*/       OPC_RecordChild2, // #1 = $Vm
/*45417*/       OPC_CheckChild2Type, MVT::v4i32,
/*45419*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45421*/       OPC_EmitInteger, MVT::i32, 14, 
/*45424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 47:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45464
/*45440*/       OPC_CheckChild1Type, MVT::v8i8,
/*45442*/       OPC_RecordChild2, // #1 = $Vm
/*45443*/       OPC_CheckChild2Type, MVT::v8i8,
/*45445*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45447*/       OPC_EmitInteger, MVT::i32, 14, 
/*45450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45453*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 47:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45490
/*45466*/       OPC_CheckChild1Type, MVT::v16i8,
/*45468*/       OPC_RecordChild2, // #1 = $Vm
/*45469*/       OPC_CheckChild2Type, MVT::v16i8,
/*45471*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45473*/       OPC_EmitInteger, MVT::i32, 14, 
/*45476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45479*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 47:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45491*/   /*Scope*/ 34|128,1/*162*/, /*->45655*/
/*45493*/     OPC_CheckInteger, 48, 
/*45495*/     OPC_MoveParent,
/*45496*/     OPC_RecordChild1, // #0 = $Vn
/*45497*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45524
/*45500*/       OPC_CheckChild1Type, MVT::v4i16,
/*45502*/       OPC_RecordChild2, // #1 = $Vm
/*45503*/       OPC_CheckChild2Type, MVT::v4i16,
/*45505*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45507*/       OPC_EmitInteger, MVT::i32, 14, 
/*45510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 48:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45550
/*45526*/       OPC_CheckChild1Type, MVT::v2i32,
/*45528*/       OPC_RecordChild2, // #1 = $Vm
/*45529*/       OPC_CheckChild2Type, MVT::v2i32,
/*45531*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45533*/       OPC_EmitInteger, MVT::i32, 14, 
/*45536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45539*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 48:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45576
/*45552*/       OPC_CheckChild1Type, MVT::v8i16,
/*45554*/       OPC_RecordChild2, // #1 = $Vm
/*45555*/       OPC_CheckChild2Type, MVT::v8i16,
/*45557*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45559*/       OPC_EmitInteger, MVT::i32, 14, 
/*45562*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45565*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 48:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45602
/*45578*/       OPC_CheckChild1Type, MVT::v4i32,
/*45580*/       OPC_RecordChild2, // #1 = $Vm
/*45581*/       OPC_CheckChild2Type, MVT::v4i32,
/*45583*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45585*/       OPC_EmitInteger, MVT::i32, 14, 
/*45588*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45591*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 48:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45628
/*45604*/       OPC_CheckChild1Type, MVT::v8i8,
/*45606*/       OPC_RecordChild2, // #1 = $Vm
/*45607*/       OPC_CheckChild2Type, MVT::v8i8,
/*45609*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45611*/       OPC_EmitInteger, MVT::i32, 14, 
/*45614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45617*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45654
/*45630*/       OPC_CheckChild1Type, MVT::v16i8,
/*45632*/       OPC_RecordChild2, // #1 = $Vm
/*45633*/       OPC_CheckChild2Type, MVT::v16i8,
/*45635*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45637*/       OPC_EmitInteger, MVT::i32, 14, 
/*45640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45655*/   /*Scope*/ 34|128,1/*162*/, /*->45819*/
/*45657*/     OPC_CheckInteger, 103, 
/*45659*/     OPC_MoveParent,
/*45660*/     OPC_RecordChild1, // #0 = $Vn
/*45661*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45688
/*45664*/       OPC_CheckChild1Type, MVT::v4i16,
/*45666*/       OPC_RecordChild2, // #1 = $Vm
/*45667*/       OPC_CheckChild2Type, MVT::v4i16,
/*45669*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45671*/       OPC_EmitInteger, MVT::i32, 14, 
/*45674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45677*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 103:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45714
/*45690*/       OPC_CheckChild1Type, MVT::v2i32,
/*45692*/       OPC_RecordChild2, // #1 = $Vm
/*45693*/       OPC_CheckChild2Type, MVT::v2i32,
/*45695*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45697*/       OPC_EmitInteger, MVT::i32, 14, 
/*45700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 103:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45740
/*45716*/       OPC_CheckChild1Type, MVT::v8i16,
/*45718*/       OPC_RecordChild2, // #1 = $Vm
/*45719*/       OPC_CheckChild2Type, MVT::v8i16,
/*45721*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45723*/       OPC_EmitInteger, MVT::i32, 14, 
/*45726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 103:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45766
/*45742*/       OPC_CheckChild1Type, MVT::v4i32,
/*45744*/       OPC_RecordChild2, // #1 = $Vm
/*45745*/       OPC_CheckChild2Type, MVT::v4i32,
/*45747*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45749*/       OPC_EmitInteger, MVT::i32, 14, 
/*45752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 103:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45792
/*45768*/       OPC_CheckChild1Type, MVT::v8i8,
/*45770*/       OPC_RecordChild2, // #1 = $Vm
/*45771*/       OPC_CheckChild2Type, MVT::v8i8,
/*45773*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45775*/       OPC_EmitInteger, MVT::i32, 14, 
/*45778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45781*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 103:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45818
/*45794*/       OPC_CheckChild1Type, MVT::v16i8,
/*45796*/       OPC_RecordChild2, // #1 = $Vm
/*45797*/       OPC_CheckChild2Type, MVT::v16i8,
/*45799*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45801*/       OPC_EmitInteger, MVT::i32, 14, 
/*45804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 103:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45819*/   /*Scope*/ 34|128,1/*162*/, /*->45983*/
/*45821*/     OPC_CheckInteger, 104, 
/*45823*/     OPC_MoveParent,
/*45824*/     OPC_RecordChild1, // #0 = $Vn
/*45825*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45852
/*45828*/       OPC_CheckChild1Type, MVT::v4i16,
/*45830*/       OPC_RecordChild2, // #1 = $Vm
/*45831*/       OPC_CheckChild2Type, MVT::v4i16,
/*45833*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45835*/       OPC_EmitInteger, MVT::i32, 14, 
/*45838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 104:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45878
/*45854*/       OPC_CheckChild1Type, MVT::v2i32,
/*45856*/       OPC_RecordChild2, // #1 = $Vm
/*45857*/       OPC_CheckChild2Type, MVT::v2i32,
/*45859*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45861*/       OPC_EmitInteger, MVT::i32, 14, 
/*45864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 104:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45904
/*45880*/       OPC_CheckChild1Type, MVT::v8i16,
/*45882*/       OPC_RecordChild2, // #1 = $Vm
/*45883*/       OPC_CheckChild2Type, MVT::v8i16,
/*45885*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45887*/       OPC_EmitInteger, MVT::i32, 14, 
/*45890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 104:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45930
/*45906*/       OPC_CheckChild1Type, MVT::v4i32,
/*45908*/       OPC_RecordChild2, // #1 = $Vm
/*45909*/       OPC_CheckChild2Type, MVT::v4i32,
/*45911*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45913*/       OPC_EmitInteger, MVT::i32, 14, 
/*45916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 104:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45956
/*45932*/       OPC_CheckChild1Type, MVT::v8i8,
/*45934*/       OPC_RecordChild2, // #1 = $Vm
/*45935*/       OPC_CheckChild2Type, MVT::v8i8,
/*45937*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45939*/       OPC_EmitInteger, MVT::i32, 14, 
/*45942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 104:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45982
/*45958*/       OPC_CheckChild1Type, MVT::v16i8,
/*45960*/       OPC_RecordChild2, // #1 = $Vm
/*45961*/       OPC_CheckChild2Type, MVT::v16i8,
/*45963*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45965*/       OPC_EmitInteger, MVT::i32, 14, 
/*45968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 104:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45983*/   /*Scope*/ 86|128,1/*214*/, /*->46199*/
/*45985*/     OPC_CheckInteger, 79, 
/*45987*/     OPC_MoveParent,
/*45988*/     OPC_RecordChild1, // #0 = $Vn
/*45989*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46016
/*45992*/       OPC_CheckChild1Type, MVT::v4i16,
/*45994*/       OPC_RecordChild2, // #1 = $Vm
/*45995*/       OPC_CheckChild2Type, MVT::v4i16,
/*45997*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45999*/       OPC_EmitInteger, MVT::i32, 14, 
/*46002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46042
/*46018*/       OPC_CheckChild1Type, MVT::v2i32,
/*46020*/       OPC_RecordChild2, // #1 = $Vm
/*46021*/       OPC_CheckChild2Type, MVT::v2i32,
/*46023*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46025*/       OPC_EmitInteger, MVT::i32, 14, 
/*46028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46068
/*46044*/       OPC_CheckChild1Type, MVT::v8i16,
/*46046*/       OPC_RecordChild2, // #1 = $Vm
/*46047*/       OPC_CheckChild2Type, MVT::v8i16,
/*46049*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46051*/       OPC_EmitInteger, MVT::i32, 14, 
/*46054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46094
/*46070*/       OPC_CheckChild1Type, MVT::v4i32,
/*46072*/       OPC_RecordChild2, // #1 = $Vm
/*46073*/       OPC_CheckChild2Type, MVT::v4i32,
/*46075*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46077*/       OPC_EmitInteger, MVT::i32, 14, 
/*46080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46120
/*46096*/       OPC_CheckChild1Type, MVT::v8i8,
/*46098*/       OPC_RecordChild2, // #1 = $Vm
/*46099*/       OPC_CheckChild2Type, MVT::v8i8,
/*46101*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46103*/       OPC_EmitInteger, MVT::i32, 14, 
/*46106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46146
/*46122*/       OPC_CheckChild1Type, MVT::v16i8,
/*46124*/       OPC_RecordChild2, // #1 = $Vm
/*46125*/       OPC_CheckChild2Type, MVT::v16i8,
/*46127*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46129*/       OPC_EmitInteger, MVT::i32, 14, 
/*46132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->46172
/*46148*/       OPC_CheckChild1Type, MVT::v1i64,
/*46150*/       OPC_RecordChild2, // #1 = $Vm
/*46151*/       OPC_CheckChild2Type, MVT::v1i64,
/*46153*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46155*/       OPC_EmitInteger, MVT::i32, 14, 
/*46158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46161*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46198
/*46174*/       OPC_CheckChild1Type, MVT::v2i64,
/*46176*/       OPC_RecordChild2, // #1 = $Vm
/*46177*/       OPC_CheckChild2Type, MVT::v2i64,
/*46179*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46181*/       OPC_EmitInteger, MVT::i32, 14, 
/*46184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46187*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*46199*/   /*Scope*/ 84, /*->46284*/
/*46200*/     OPC_CheckInteger, 100, 
/*46202*/     OPC_MoveParent,
/*46203*/     OPC_RecordChild1, // #0 = $Vn
/*46204*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46231
/*46207*/       OPC_CheckChild1Type, MVT::v8i16,
/*46209*/       OPC_RecordChild2, // #1 = $Vm
/*46210*/       OPC_CheckChild2Type, MVT::v8i16,
/*46212*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46214*/       OPC_EmitInteger, MVT::i32, 14, 
/*46217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 100:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46257
/*46233*/       OPC_CheckChild1Type, MVT::v4i32,
/*46235*/       OPC_RecordChild2, // #1 = $Vm
/*46236*/       OPC_CheckChild2Type, MVT::v4i32,
/*46238*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46240*/       OPC_EmitInteger, MVT::i32, 14, 
/*46243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 100:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46283
/*46259*/       OPC_CheckChild1Type, MVT::v2i64,
/*46261*/       OPC_RecordChild2, // #1 = $Vm
/*46262*/       OPC_CheckChild2Type, MVT::v2i64,
/*46264*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46266*/       OPC_EmitInteger, MVT::i32, 14, 
/*46269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46272*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 100:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*46284*/   /*Scope*/ 58, /*->46343*/
/*46285*/     OPC_CheckInteger, 67, 
/*46287*/     OPC_MoveParent,
/*46288*/     OPC_RecordChild1, // #0 = $Vn
/*46289*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->46316
/*46292*/       OPC_CheckChild1Type, MVT::v8i8,
/*46294*/       OPC_RecordChild2, // #1 = $Vm
/*46295*/       OPC_CheckChild2Type, MVT::v8i8,
/*46297*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46299*/       OPC_EmitInteger, MVT::i32, 14, 
/*46302*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46305*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46342
/*46318*/       OPC_CheckChild1Type, MVT::v16i8,
/*46320*/       OPC_RecordChild2, // #1 = $Vm
/*46321*/       OPC_CheckChild2Type, MVT::v16i8,
/*46323*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46325*/       OPC_EmitInteger, MVT::i32, 14, 
/*46328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 67:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46343*/   /*Scope*/ 30, /*->46374*/
/*46344*/     OPC_CheckInteger, 64, 
/*46346*/     OPC_MoveParent,
/*46347*/     OPC_RecordChild1, // #0 = $Vn
/*46348*/     OPC_CheckChild1Type, MVT::v8i8,
/*46350*/     OPC_RecordChild2, // #1 = $Vm
/*46351*/     OPC_CheckChild2Type, MVT::v8i8,
/*46353*/     OPC_CheckType, MVT::v8i16,
/*46355*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46357*/     OPC_EmitInteger, MVT::i32, 14, 
/*46360*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 64:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46374*/   /*Scope*/ 34|128,1/*162*/, /*->46538*/
/*46376*/     OPC_CheckInteger, 49, 
/*46378*/     OPC_MoveParent,
/*46379*/     OPC_RecordChild1, // #0 = $Vn
/*46380*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46407
/*46383*/       OPC_CheckChild1Type, MVT::v4i16,
/*46385*/       OPC_RecordChild2, // #1 = $Vm
/*46386*/       OPC_CheckChild2Type, MVT::v4i16,
/*46388*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46390*/       OPC_EmitInteger, MVT::i32, 14, 
/*46393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46396*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46433
/*46409*/       OPC_CheckChild1Type, MVT::v2i32,
/*46411*/       OPC_RecordChild2, // #1 = $Vm
/*46412*/       OPC_CheckChild2Type, MVT::v2i32,
/*46414*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46416*/       OPC_EmitInteger, MVT::i32, 14, 
/*46419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46422*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46459
/*46435*/       OPC_CheckChild1Type, MVT::v8i16,
/*46437*/       OPC_RecordChild2, // #1 = $Vm
/*46438*/       OPC_CheckChild2Type, MVT::v8i16,
/*46440*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46442*/       OPC_EmitInteger, MVT::i32, 14, 
/*46445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46485
/*46461*/       OPC_CheckChild1Type, MVT::v4i32,
/*46463*/       OPC_RecordChild2, // #1 = $Vm
/*46464*/       OPC_CheckChild2Type, MVT::v4i32,
/*46466*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46468*/       OPC_EmitInteger, MVT::i32, 14, 
/*46471*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46474*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46511
/*46487*/       OPC_CheckChild1Type, MVT::v8i8,
/*46489*/       OPC_RecordChild2, // #1 = $Vm
/*46490*/       OPC_CheckChild2Type, MVT::v8i8,
/*46492*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46494*/       OPC_EmitInteger, MVT::i32, 14, 
/*46497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46537
/*46513*/       OPC_CheckChild1Type, MVT::v16i8,
/*46515*/       OPC_RecordChild2, // #1 = $Vm
/*46516*/       OPC_CheckChild2Type, MVT::v16i8,
/*46518*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46520*/       OPC_EmitInteger, MVT::i32, 14, 
/*46523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46538*/   /*Scope*/ 34|128,1/*162*/, /*->46702*/
/*46540*/     OPC_CheckInteger, 50, 
/*46542*/     OPC_MoveParent,
/*46543*/     OPC_RecordChild1, // #0 = $Vn
/*46544*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46571
/*46547*/       OPC_CheckChild1Type, MVT::v4i16,
/*46549*/       OPC_RecordChild2, // #1 = $Vm
/*46550*/       OPC_CheckChild2Type, MVT::v4i16,
/*46552*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46554*/       OPC_EmitInteger, MVT::i32, 14, 
/*46557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46560*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 50:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46597
/*46573*/       OPC_CheckChild1Type, MVT::v2i32,
/*46575*/       OPC_RecordChild2, // #1 = $Vm
/*46576*/       OPC_CheckChild2Type, MVT::v2i32,
/*46578*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46580*/       OPC_EmitInteger, MVT::i32, 14, 
/*46583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 50:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46623
/*46599*/       OPC_CheckChild1Type, MVT::v8i16,
/*46601*/       OPC_RecordChild2, // #1 = $Vm
/*46602*/       OPC_CheckChild2Type, MVT::v8i16,
/*46604*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46606*/       OPC_EmitInteger, MVT::i32, 14, 
/*46609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 50:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46649
/*46625*/       OPC_CheckChild1Type, MVT::v4i32,
/*46627*/       OPC_RecordChild2, // #1 = $Vm
/*46628*/       OPC_CheckChild2Type, MVT::v4i32,
/*46630*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46632*/       OPC_EmitInteger, MVT::i32, 14, 
/*46635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46675
/*46651*/       OPC_CheckChild1Type, MVT::v8i8,
/*46653*/       OPC_RecordChild2, // #1 = $Vm
/*46654*/       OPC_CheckChild2Type, MVT::v8i8,
/*46656*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46658*/       OPC_EmitInteger, MVT::i32, 14, 
/*46661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 50:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46701
/*46677*/       OPC_CheckChild1Type, MVT::v16i8,
/*46679*/       OPC_RecordChild2, // #1 = $Vm
/*46680*/       OPC_CheckChild2Type, MVT::v16i8,
/*46682*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46684*/       OPC_EmitInteger, MVT::i32, 14, 
/*46687*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46690*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 50:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46702*/   /*Scope*/ 86|128,1/*214*/, /*->46918*/
/*46704*/     OPC_CheckInteger, 99, 
/*46706*/     OPC_MoveParent,
/*46707*/     OPC_RecordChild1, // #0 = $Vn
/*46708*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46735
/*46711*/       OPC_CheckChild1Type, MVT::v4i16,
/*46713*/       OPC_RecordChild2, // #1 = $Vm
/*46714*/       OPC_CheckChild2Type, MVT::v4i16,
/*46716*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46718*/       OPC_EmitInteger, MVT::i32, 14, 
/*46721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 99:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46761
/*46737*/       OPC_CheckChild1Type, MVT::v2i32,
/*46739*/       OPC_RecordChild2, // #1 = $Vm
/*46740*/       OPC_CheckChild2Type, MVT::v2i32,
/*46742*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46744*/       OPC_EmitInteger, MVT::i32, 14, 
/*46747*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46750*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 99:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46787
/*46763*/       OPC_CheckChild1Type, MVT::v8i16,
/*46765*/       OPC_RecordChild2, // #1 = $Vm
/*46766*/       OPC_CheckChild2Type, MVT::v8i16,
/*46768*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46770*/       OPC_EmitInteger, MVT::i32, 14, 
/*46773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 99:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46813
/*46789*/       OPC_CheckChild1Type, MVT::v4i32,
/*46791*/       OPC_RecordChild2, // #1 = $Vm
/*46792*/       OPC_CheckChild2Type, MVT::v4i32,
/*46794*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46796*/       OPC_EmitInteger, MVT::i32, 14, 
/*46799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 99:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46839
/*46815*/       OPC_CheckChild1Type, MVT::v8i8,
/*46817*/       OPC_RecordChild2, // #1 = $Vm
/*46818*/       OPC_CheckChild2Type, MVT::v8i8,
/*46820*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46822*/       OPC_EmitInteger, MVT::i32, 14, 
/*46825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46828*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 99:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46865
/*46841*/       OPC_CheckChild1Type, MVT::v16i8,
/*46843*/       OPC_RecordChild2, // #1 = $Vm
/*46844*/       OPC_CheckChild2Type, MVT::v16i8,
/*46846*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46848*/       OPC_EmitInteger, MVT::i32, 14, 
/*46851*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46854*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 99:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->46891
/*46867*/       OPC_CheckChild1Type, MVT::v1i64,
/*46869*/       OPC_RecordChild2, // #1 = $Vm
/*46870*/       OPC_CheckChild2Type, MVT::v1i64,
/*46872*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46874*/       OPC_EmitInteger, MVT::i32, 14, 
/*46877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 99:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->46917
/*46893*/       OPC_CheckChild1Type, MVT::v2i64,
/*46895*/       OPC_RecordChild2, // #1 = $Vm
/*46896*/       OPC_CheckChild2Type, MVT::v2i64,
/*46898*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46900*/       OPC_EmitInteger, MVT::i32, 14, 
/*46903*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46906*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 99:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*46918*/   /*Scope*/ 84, /*->47003*/
/*46919*/     OPC_CheckInteger, 116, 
/*46921*/     OPC_MoveParent,
/*46922*/     OPC_RecordChild1, // #0 = $Vn
/*46923*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->46950
/*46926*/       OPC_CheckChild1Type, MVT::v8i16,
/*46928*/       OPC_RecordChild2, // #1 = $Vm
/*46929*/       OPC_CheckChild2Type, MVT::v8i16,
/*46931*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46933*/       OPC_EmitInteger, MVT::i32, 14, 
/*46936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 116:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46976
/*46952*/       OPC_CheckChild1Type, MVT::v4i32,
/*46954*/       OPC_RecordChild2, // #1 = $Vm
/*46955*/       OPC_CheckChild2Type, MVT::v4i32,
/*46957*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46959*/       OPC_EmitInteger, MVT::i32, 14, 
/*46962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46965*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 116:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47002
/*46978*/       OPC_CheckChild1Type, MVT::v2i64,
/*46980*/       OPC_RecordChild2, // #1 = $Vm
/*46981*/       OPC_CheckChild2Type, MVT::v2i64,
/*46983*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46985*/       OPC_EmitInteger, MVT::i32, 14, 
/*46988*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46991*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 116:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*47003*/   /*Scope*/ 24, /*->47028*/
/*47004*/     OPC_CheckInteger, 25, 
/*47006*/     OPC_MoveParent,
/*47007*/     OPC_RecordChild1, // #0 = $Vn
/*47008*/     OPC_RecordChild2, // #1 = $Vm
/*47009*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47011*/     OPC_EmitInteger, MVT::i32, 14, 
/*47014*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 25:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*47028*/   /*Scope*/ 24, /*->47053*/
/*47029*/     OPC_CheckInteger, 26, 
/*47031*/     OPC_MoveParent,
/*47032*/     OPC_RecordChild1, // #0 = $Vn
/*47033*/     OPC_RecordChild2, // #1 = $Vm
/*47034*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47036*/     OPC_EmitInteger, MVT::i32, 14, 
/*47039*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47042*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 26:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*47053*/   /*Scope*/ 24, /*->47078*/
/*47054*/     OPC_CheckInteger, 27, 
/*47056*/     OPC_MoveParent,
/*47057*/     OPC_RecordChild1, // #0 = $Vn
/*47058*/     OPC_RecordChild2, // #1 = $Vm
/*47059*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47061*/     OPC_EmitInteger, MVT::i32, 14, 
/*47064*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47067*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 27:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*47078*/   /*Scope*/ 24, /*->47103*/
/*47079*/     OPC_CheckInteger, 28, 
/*47081*/     OPC_MoveParent,
/*47082*/     OPC_RecordChild1, // #0 = $Vn
/*47083*/     OPC_RecordChild2, // #1 = $Vm
/*47084*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47086*/     OPC_EmitInteger, MVT::i32, 14, 
/*47089*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47092*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 28:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*47103*/   /*Scope*/ 50|128,2/*306*/, /*->47411*/
/*47105*/     OPC_CheckInteger, 29, 
/*47107*/     OPC_MoveParent,
/*47108*/     OPC_RecordChild1, // #0 = $src1
/*47109*/     OPC_SwitchType /*10 cases */, 28,  MVT::v8i8,// ->47140
/*47112*/       OPC_CheckChild1Type, MVT::v8i8,
/*47114*/       OPC_RecordChild2, // #1 = $Vn
/*47115*/       OPC_CheckChild2Type, MVT::v8i8,
/*47117*/       OPC_RecordChild3, // #2 = $Vm
/*47118*/       OPC_CheckChild3Type, MVT::v8i8,
/*47120*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47122*/       OPC_EmitInteger, MVT::i32, 14, 
/*47125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 29:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 28,  MVT::v4i16,// ->47170
/*47142*/       OPC_CheckChild1Type, MVT::v4i16,
/*47144*/       OPC_RecordChild2, // #1 = $Vn
/*47145*/       OPC_CheckChild2Type, MVT::v4i16,
/*47147*/       OPC_RecordChild3, // #2 = $Vm
/*47148*/       OPC_CheckChild3Type, MVT::v4i16,
/*47150*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47152*/       OPC_EmitInteger, MVT::i32, 14, 
/*47155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i16 29:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 28,  MVT::v2i32,// ->47200
/*47172*/       OPC_CheckChild1Type, MVT::v2i32,
/*47174*/       OPC_RecordChild2, // #1 = $Vn
/*47175*/       OPC_CheckChild2Type, MVT::v2i32,
/*47177*/       OPC_RecordChild3, // #2 = $Vm
/*47178*/       OPC_CheckChild3Type, MVT::v2i32,
/*47180*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47182*/       OPC_EmitInteger, MVT::i32, 14, 
/*47185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47188*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 29:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 28,  MVT::v1i64,// ->47230
/*47202*/       OPC_CheckChild1Type, MVT::v1i64,
/*47204*/       OPC_RecordChild2, // #1 = $Vn
/*47205*/       OPC_CheckChild2Type, MVT::v1i64,
/*47207*/       OPC_RecordChild3, // #2 = $Vm
/*47208*/       OPC_CheckChild3Type, MVT::v1i64,
/*47210*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47212*/       OPC_EmitInteger, MVT::i32, 14, 
/*47215*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47218*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v1i64 29:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 28,  MVT::v16i8,// ->47260
/*47232*/       OPC_CheckChild1Type, MVT::v16i8,
/*47234*/       OPC_RecordChild2, // #1 = $Vn
/*47235*/       OPC_CheckChild2Type, MVT::v16i8,
/*47237*/       OPC_RecordChild3, // #2 = $Vm
/*47238*/       OPC_CheckChild3Type, MVT::v16i8,
/*47240*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47242*/       OPC_EmitInteger, MVT::i32, 14, 
/*47245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v16i8 29:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 28,  MVT::v8i16,// ->47290
/*47262*/       OPC_CheckChild1Type, MVT::v8i16,
/*47264*/       OPC_RecordChild2, // #1 = $Vn
/*47265*/       OPC_CheckChild2Type, MVT::v8i16,
/*47267*/       OPC_RecordChild3, // #2 = $Vm
/*47268*/       OPC_CheckChild3Type, MVT::v8i16,
/*47270*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47272*/       OPC_EmitInteger, MVT::i32, 14, 
/*47275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47278*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i16 29:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 28,  MVT::v4i32,// ->47320
/*47292*/       OPC_CheckChild1Type, MVT::v4i32,
/*47294*/       OPC_RecordChild2, // #1 = $Vn
/*47295*/       OPC_CheckChild2Type, MVT::v4i32,
/*47297*/       OPC_RecordChild3, // #2 = $Vm
/*47298*/       OPC_CheckChild3Type, MVT::v4i32,
/*47300*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47302*/       OPC_EmitInteger, MVT::i32, 14, 
/*47305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 29:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 28,  MVT::v2i64,// ->47350
/*47322*/       OPC_CheckChild1Type, MVT::v2i64,
/*47324*/       OPC_RecordChild2, // #1 = $Vn
/*47325*/       OPC_CheckChild2Type, MVT::v2i64,
/*47327*/       OPC_RecordChild3, // #2 = $Vm
/*47328*/       OPC_CheckChild3Type, MVT::v2i64,
/*47330*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47332*/       OPC_EmitInteger, MVT::i32, 14, 
/*47335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47338*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i64 29:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              /*SwitchType*/ 28,  MVT::v2f32,// ->47380
/*47352*/       OPC_CheckChild1Type, MVT::v2f32,
/*47354*/       OPC_RecordChild2, // #1 = $Vn
/*47355*/       OPC_CheckChild2Type, MVT::v2f32,
/*47357*/       OPC_RecordChild3, // #2 = $Vm
/*47358*/       OPC_CheckChild3Type, MVT::v2f32,
/*47360*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47362*/       OPC_EmitInteger, MVT::i32, 14, 
/*47365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 29:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 28,  MVT::v4f32,// ->47410
/*47382*/       OPC_CheckChild1Type, MVT::v4f32,
/*47384*/       OPC_RecordChild2, // #1 = $Vn
/*47385*/       OPC_CheckChild2Type, MVT::v4f32,
/*47387*/       OPC_RecordChild3, // #2 = $Vm
/*47388*/       OPC_CheckChild3Type, MVT::v4f32,
/*47390*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47392*/       OPC_EmitInteger, MVT::i32, 14, 
/*47395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 29:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47411*/   /*Scope*/ 86|128,1/*214*/, /*->47627*/
/*47413*/     OPC_CheckInteger, 22, 
/*47415*/     OPC_MoveParent,
/*47416*/     OPC_RecordChild1, // #0 = $Vn
/*47417*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47444
/*47420*/       OPC_CheckChild1Type, MVT::v4i16,
/*47422*/       OPC_RecordChild2, // #1 = $Vm
/*47423*/       OPC_CheckChild2Type, MVT::v4i16,
/*47425*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47427*/       OPC_EmitInteger, MVT::i32, 14, 
/*47430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47470
/*47446*/       OPC_CheckChild1Type, MVT::v2i32,
/*47448*/       OPC_RecordChild2, // #1 = $Vm
/*47449*/       OPC_CheckChild2Type, MVT::v2i32,
/*47451*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47453*/       OPC_EmitInteger, MVT::i32, 14, 
/*47456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47496
/*47472*/       OPC_CheckChild1Type, MVT::v8i16,
/*47474*/       OPC_RecordChild2, // #1 = $Vm
/*47475*/       OPC_CheckChild2Type, MVT::v8i16,
/*47477*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47479*/       OPC_EmitInteger, MVT::i32, 14, 
/*47482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47485*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47522
/*47498*/       OPC_CheckChild1Type, MVT::v4i32,
/*47500*/       OPC_RecordChild2, // #1 = $Vm
/*47501*/       OPC_CheckChild2Type, MVT::v4i32,
/*47503*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47505*/       OPC_EmitInteger, MVT::i32, 14, 
/*47508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47548
/*47524*/       OPC_CheckChild1Type, MVT::v8i8,
/*47526*/       OPC_RecordChild2, // #1 = $Vm
/*47527*/       OPC_CheckChild2Type, MVT::v8i8,
/*47529*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47531*/       OPC_EmitInteger, MVT::i32, 14, 
/*47534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47574
/*47550*/       OPC_CheckChild1Type, MVT::v16i8,
/*47552*/       OPC_RecordChild2, // #1 = $Vm
/*47553*/       OPC_CheckChild2Type, MVT::v16i8,
/*47555*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47557*/       OPC_EmitInteger, MVT::i32, 14, 
/*47560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47600
/*47576*/       OPC_CheckChild1Type, MVT::v2f32,
/*47578*/       OPC_RecordChild2, // #1 = $Vm
/*47579*/       OPC_CheckChild2Type, MVT::v2f32,
/*47581*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47583*/       OPC_EmitInteger, MVT::i32, 14, 
/*47586*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47589*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 22:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->47626
/*47602*/       OPC_CheckChild1Type, MVT::v4f32,
/*47604*/       OPC_RecordChild2, // #1 = $Vm
/*47605*/       OPC_CheckChild2Type, MVT::v4f32,
/*47607*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47609*/       OPC_EmitInteger, MVT::i32, 14, 
/*47612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 22:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*47627*/   /*Scope*/ 34|128,1/*162*/, /*->47791*/
/*47629*/     OPC_CheckInteger, 23, 
/*47631*/     OPC_MoveParent,
/*47632*/     OPC_RecordChild1, // #0 = $Vn
/*47633*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47660
/*47636*/       OPC_CheckChild1Type, MVT::v4i16,
/*47638*/       OPC_RecordChild2, // #1 = $Vm
/*47639*/       OPC_CheckChild2Type, MVT::v4i16,
/*47641*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47643*/       OPC_EmitInteger, MVT::i32, 14, 
/*47646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47686
/*47662*/       OPC_CheckChild1Type, MVT::v2i32,
/*47664*/       OPC_RecordChild2, // #1 = $Vm
/*47665*/       OPC_CheckChild2Type, MVT::v2i32,
/*47667*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47669*/       OPC_EmitInteger, MVT::i32, 14, 
/*47672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47712
/*47688*/       OPC_CheckChild1Type, MVT::v8i16,
/*47690*/       OPC_RecordChild2, // #1 = $Vm
/*47691*/       OPC_CheckChild2Type, MVT::v8i16,
/*47693*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47695*/       OPC_EmitInteger, MVT::i32, 14, 
/*47698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47738
/*47714*/       OPC_CheckChild1Type, MVT::v4i32,
/*47716*/       OPC_RecordChild2, // #1 = $Vm
/*47717*/       OPC_CheckChild2Type, MVT::v4i32,
/*47719*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47721*/       OPC_EmitInteger, MVT::i32, 14, 
/*47724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47764
/*47740*/       OPC_CheckChild1Type, MVT::v8i8,
/*47742*/       OPC_RecordChild2, // #1 = $Vm
/*47743*/       OPC_CheckChild2Type, MVT::v8i8,
/*47745*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47747*/       OPC_EmitInteger, MVT::i32, 14, 
/*47750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47790
/*47766*/       OPC_CheckChild1Type, MVT::v16i8,
/*47768*/       OPC_RecordChild2, // #1 = $Vm
/*47769*/       OPC_CheckChild2Type, MVT::v16i8,
/*47771*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47773*/       OPC_EmitInteger, MVT::i32, 14, 
/*47776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*47791*/   /*Scope*/ 86|128,1/*214*/, /*->48007*/
/*47793*/     OPC_CheckInteger, 59, 
/*47795*/     OPC_MoveParent,
/*47796*/     OPC_RecordChild1, // #0 = $Vn
/*47797*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->47824
/*47800*/       OPC_CheckChild1Type, MVT::v4i16,
/*47802*/       OPC_RecordChild2, // #1 = $Vm
/*47803*/       OPC_CheckChild2Type, MVT::v4i16,
/*47805*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47807*/       OPC_EmitInteger, MVT::i32, 14, 
/*47810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47813*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 59:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47850
/*47826*/       OPC_CheckChild1Type, MVT::v2i32,
/*47828*/       OPC_RecordChild2, // #1 = $Vm
/*47829*/       OPC_CheckChild2Type, MVT::v2i32,
/*47831*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47833*/       OPC_EmitInteger, MVT::i32, 14, 
/*47836*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47839*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 59:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47876
/*47852*/       OPC_CheckChild1Type, MVT::v8i16,
/*47854*/       OPC_RecordChild2, // #1 = $Vm
/*47855*/       OPC_CheckChild2Type, MVT::v8i16,
/*47857*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47859*/       OPC_EmitInteger, MVT::i32, 14, 
/*47862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 59:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47902
/*47878*/       OPC_CheckChild1Type, MVT::v4i32,
/*47880*/       OPC_RecordChild2, // #1 = $Vm
/*47881*/       OPC_CheckChild2Type, MVT::v4i32,
/*47883*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47885*/       OPC_EmitInteger, MVT::i32, 14, 
/*47888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 59:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->47928
/*47904*/       OPC_CheckChild1Type, MVT::v8i8,
/*47906*/       OPC_RecordChild2, // #1 = $Vm
/*47907*/       OPC_CheckChild2Type, MVT::v8i8,
/*47909*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47911*/       OPC_EmitInteger, MVT::i32, 14, 
/*47914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 59:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->47954
/*47930*/       OPC_CheckChild1Type, MVT::v16i8,
/*47932*/       OPC_RecordChild2, // #1 = $Vm
/*47933*/       OPC_CheckChild2Type, MVT::v16i8,
/*47935*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47937*/       OPC_EmitInteger, MVT::i32, 14, 
/*47940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47943*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 59:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47980
/*47956*/       OPC_CheckChild1Type, MVT::v2f32,
/*47958*/       OPC_RecordChild2, // #1 = $Vm
/*47959*/       OPC_CheckChild2Type, MVT::v2f32,
/*47961*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47963*/       OPC_EmitInteger, MVT::i32, 14, 
/*47966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 59:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->48006
/*47982*/       OPC_CheckChild1Type, MVT::v4f32,
/*47984*/       OPC_RecordChild2, // #1 = $Vm
/*47985*/       OPC_CheckChild2Type, MVT::v4f32,
/*47987*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47989*/       OPC_EmitInteger, MVT::i32, 14, 
/*47992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 59:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48007*/   /*Scope*/ 34|128,1/*162*/, /*->48171*/
/*48009*/     OPC_CheckInteger, 60, 
/*48011*/     OPC_MoveParent,
/*48012*/     OPC_RecordChild1, // #0 = $Vn
/*48013*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->48040
/*48016*/       OPC_CheckChild1Type, MVT::v4i16,
/*48018*/       OPC_RecordChild2, // #1 = $Vm
/*48019*/       OPC_CheckChild2Type, MVT::v4i16,
/*48021*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48023*/       OPC_EmitInteger, MVT::i32, 14, 
/*48026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 60:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48066
/*48042*/       OPC_CheckChild1Type, MVT::v2i32,
/*48044*/       OPC_RecordChild2, // #1 = $Vm
/*48045*/       OPC_CheckChild2Type, MVT::v2i32,
/*48047*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48049*/       OPC_EmitInteger, MVT::i32, 14, 
/*48052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48055*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 60:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48092
/*48068*/       OPC_CheckChild1Type, MVT::v8i16,
/*48070*/       OPC_RecordChild2, // #1 = $Vm
/*48071*/       OPC_CheckChild2Type, MVT::v8i16,
/*48073*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48075*/       OPC_EmitInteger, MVT::i32, 14, 
/*48078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48081*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 60:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48118
/*48094*/       OPC_CheckChild1Type, MVT::v4i32,
/*48096*/       OPC_RecordChild2, // #1 = $Vm
/*48097*/       OPC_CheckChild2Type, MVT::v4i32,
/*48099*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48101*/       OPC_EmitInteger, MVT::i32, 14, 
/*48104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 60:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48144
/*48120*/       OPC_CheckChild1Type, MVT::v8i8,
/*48122*/       OPC_RecordChild2, // #1 = $Vm
/*48123*/       OPC_CheckChild2Type, MVT::v8i8,
/*48125*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48127*/       OPC_EmitInteger, MVT::i32, 14, 
/*48130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 60:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48170
/*48146*/       OPC_CheckChild1Type, MVT::v16i8,
/*48148*/       OPC_RecordChild2, // #1 = $Vm
/*48149*/       OPC_CheckChild2Type, MVT::v16i8,
/*48151*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48153*/       OPC_EmitInteger, MVT::i32, 14, 
/*48156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48159*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 60:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*48171*/   /*Scope*/ 86|128,1/*214*/, /*->48387*/
/*48173*/     OPC_CheckInteger, 62, 
/*48175*/     OPC_MoveParent,
/*48176*/     OPC_RecordChild1, // #0 = $Vn
/*48177*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48204
/*48180*/       OPC_CheckChild1Type, MVT::v4i16,
/*48182*/       OPC_RecordChild2, // #1 = $Vm
/*48183*/       OPC_CheckChild2Type, MVT::v4i16,
/*48185*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48187*/       OPC_EmitInteger, MVT::i32, 14, 
/*48190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 62:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48230
/*48206*/       OPC_CheckChild1Type, MVT::v2i32,
/*48208*/       OPC_RecordChild2, // #1 = $Vm
/*48209*/       OPC_CheckChild2Type, MVT::v2i32,
/*48211*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48213*/       OPC_EmitInteger, MVT::i32, 14, 
/*48216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48219*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 62:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48256
/*48232*/       OPC_CheckChild1Type, MVT::v8i16,
/*48234*/       OPC_RecordChild2, // #1 = $Vm
/*48235*/       OPC_CheckChild2Type, MVT::v8i16,
/*48237*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48239*/       OPC_EmitInteger, MVT::i32, 14, 
/*48242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48245*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 62:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48282
/*48258*/       OPC_CheckChild1Type, MVT::v4i32,
/*48260*/       OPC_RecordChild2, // #1 = $Vm
/*48261*/       OPC_CheckChild2Type, MVT::v4i32,
/*48263*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48265*/       OPC_EmitInteger, MVT::i32, 14, 
/*48268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48308
/*48284*/       OPC_CheckChild1Type, MVT::v8i8,
/*48286*/       OPC_RecordChild2, // #1 = $Vm
/*48287*/       OPC_CheckChild2Type, MVT::v8i8,
/*48289*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48291*/       OPC_EmitInteger, MVT::i32, 14, 
/*48294*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 62:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48334
/*48310*/       OPC_CheckChild1Type, MVT::v16i8,
/*48312*/       OPC_RecordChild2, // #1 = $Vm
/*48313*/       OPC_CheckChild2Type, MVT::v16i8,
/*48315*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48317*/       OPC_EmitInteger, MVT::i32, 14, 
/*48320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48323*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 62:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->48360
/*48336*/       OPC_CheckChild1Type, MVT::v2f32,
/*48338*/       OPC_RecordChild2, // #1 = $Vm
/*48339*/       OPC_CheckChild2Type, MVT::v2f32,
/*48341*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48343*/       OPC_EmitInteger, MVT::i32, 14, 
/*48346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 62:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->48386
/*48362*/       OPC_CheckChild1Type, MVT::v4f32,
/*48364*/       OPC_RecordChild2, // #1 = $Vm
/*48365*/       OPC_CheckChild2Type, MVT::v4f32,
/*48367*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48369*/       OPC_EmitInteger, MVT::i32, 14, 
/*48372*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48375*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 62:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48387*/   /*Scope*/ 34|128,1/*162*/, /*->48551*/
/*48389*/     OPC_CheckInteger, 63, 
/*48391*/     OPC_MoveParent,
/*48392*/     OPC_RecordChild1, // #0 = $Vn
/*48393*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->48420
/*48396*/       OPC_CheckChild1Type, MVT::v4i16,
/*48398*/       OPC_RecordChild2, // #1 = $Vm
/*48399*/       OPC_CheckChild2Type, MVT::v4i16,
/*48401*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48403*/       OPC_EmitInteger, MVT::i32, 14, 
/*48406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48446
/*48422*/       OPC_CheckChild1Type, MVT::v2i32,
/*48424*/       OPC_RecordChild2, // #1 = $Vm
/*48425*/       OPC_CheckChild2Type, MVT::v2i32,
/*48427*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48429*/       OPC_EmitInteger, MVT::i32, 14, 
/*48432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48435*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48472
/*48448*/       OPC_CheckChild1Type, MVT::v8i16,
/*48450*/       OPC_RecordChild2, // #1 = $Vm
/*48451*/       OPC_CheckChild2Type, MVT::v8i16,
/*48453*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48455*/       OPC_EmitInteger, MVT::i32, 14, 
/*48458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48461*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48498
/*48474*/       OPC_CheckChild1Type, MVT::v4i32,
/*48476*/       OPC_RecordChild2, // #1 = $Vm
/*48477*/       OPC_CheckChild2Type, MVT::v4i32,
/*48479*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48481*/       OPC_EmitInteger, MVT::i32, 14, 
/*48484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48487*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48524
/*48500*/       OPC_CheckChild1Type, MVT::v8i8,
/*48502*/       OPC_RecordChild2, // #1 = $Vm
/*48503*/       OPC_CheckChild2Type, MVT::v8i8,
/*48505*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48507*/       OPC_EmitInteger, MVT::i32, 14, 
/*48510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 63:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48550
/*48526*/       OPC_CheckChild1Type, MVT::v16i8,
/*48528*/       OPC_RecordChild2, // #1 = $Vm
/*48529*/       OPC_CheckChild2Type, MVT::v16i8,
/*48531*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48533*/       OPC_EmitInteger, MVT::i32, 14, 
/*48536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48539*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 63:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*48551*/   /*Scope*/ 110, /*->48662*/
/*48552*/     OPC_CheckInteger, 70, 
/*48554*/     OPC_MoveParent,
/*48555*/     OPC_RecordChild1, // #0 = $Vn
/*48556*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->48583
/*48559*/       OPC_CheckChild1Type, MVT::v8i8,
/*48561*/       OPC_RecordChild2, // #1 = $Vm
/*48562*/       OPC_CheckChild2Type, MVT::v8i8,
/*48564*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48566*/       OPC_EmitInteger, MVT::i32, 14, 
/*48569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 70:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->48609
/*48585*/       OPC_CheckChild1Type, MVT::v4i16,
/*48587*/       OPC_RecordChild2, // #1 = $Vm
/*48588*/       OPC_CheckChild2Type, MVT::v4i16,
/*48590*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48592*/       OPC_EmitInteger, MVT::i32, 14, 
/*48595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48635
/*48611*/       OPC_CheckChild1Type, MVT::v2i32,
/*48613*/       OPC_RecordChild2, // #1 = $Vm
/*48614*/       OPC_CheckChild2Type, MVT::v2i32,
/*48616*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48618*/       OPC_EmitInteger, MVT::i32, 14, 
/*48621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->48661
/*48637*/       OPC_CheckChild1Type, MVT::v2f32,
/*48639*/       OPC_RecordChild2, // #1 = $Vm
/*48640*/       OPC_CheckChild2Type, MVT::v2f32,
/*48642*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48644*/       OPC_EmitInteger, MVT::i32, 14, 
/*48647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 70:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*48662*/   /*Scope*/ 10|128,1/*138*/, /*->48802*/
/*48664*/     OPC_CheckInteger, 71, 
/*48666*/     OPC_MoveParent,
/*48667*/     OPC_RecordChild1, // #0 = $Vm
/*48668*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->48691
/*48671*/       OPC_CheckChild1Type, MVT::v8i8,
/*48673*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48675*/       OPC_EmitInteger, MVT::i32, 14, 
/*48678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 71:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48713
/*48693*/       OPC_CheckChild1Type, MVT::v4i16,
/*48695*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48697*/       OPC_EmitInteger, MVT::i32, 14, 
/*48700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48703*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 71:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->48735
/*48715*/       OPC_CheckChild1Type, MVT::v2i32,
/*48717*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48719*/       OPC_EmitInteger, MVT::i32, 14, 
/*48722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48725*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 71:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48757
/*48737*/       OPC_CheckChild1Type, MVT::v16i8,
/*48739*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48741*/       OPC_EmitInteger, MVT::i32, 14, 
/*48744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48747*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 71:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48779
/*48759*/       OPC_CheckChild1Type, MVT::v8i16,
/*48761*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48763*/       OPC_EmitInteger, MVT::i32, 14, 
/*48766*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 71:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->48801
/*48781*/       OPC_CheckChild1Type, MVT::v4i32,
/*48783*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48785*/       OPC_EmitInteger, MVT::i32, 14, 
/*48788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 71:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48802*/   /*Scope*/ 10|128,1/*138*/, /*->48942*/
/*48804*/     OPC_CheckInteger, 72, 
/*48806*/     OPC_MoveParent,
/*48807*/     OPC_RecordChild1, // #0 = $Vm
/*48808*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->48831
/*48811*/       OPC_CheckChild1Type, MVT::v8i8,
/*48813*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48815*/       OPC_EmitInteger, MVT::i32, 14, 
/*48818*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48821*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 72:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->48853
/*48833*/       OPC_CheckChild1Type, MVT::v4i16,
/*48835*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48837*/       OPC_EmitInteger, MVT::i32, 14, 
/*48840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 72:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->48875
/*48855*/       OPC_CheckChild1Type, MVT::v2i32,
/*48857*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48859*/       OPC_EmitInteger, MVT::i32, 14, 
/*48862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 72:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->48897
/*48877*/       OPC_CheckChild1Type, MVT::v16i8,
/*48879*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48881*/       OPC_EmitInteger, MVT::i32, 14, 
/*48884*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48887*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 72:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48919
/*48899*/       OPC_CheckChild1Type, MVT::v8i16,
/*48901*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48903*/       OPC_EmitInteger, MVT::i32, 14, 
/*48906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48909*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 72:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->48941
/*48921*/       OPC_CheckChild1Type, MVT::v4i32,
/*48923*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48925*/       OPC_EmitInteger, MVT::i32, 14, 
/*48928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 72:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*48942*/   /*Scope*/ 34|128,1/*162*/, /*->49106*/
/*48944*/     OPC_CheckInteger, 68, 
/*48946*/     OPC_MoveParent,
/*48947*/     OPC_RecordChild1, // #0 = $src1
/*48948*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->48975
/*48951*/       OPC_CheckChild1Type, MVT::v4i16,
/*48953*/       OPC_RecordChild2, // #1 = $Vm
/*48954*/       OPC_CheckChild2Type, MVT::v8i8,
/*48956*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48958*/       OPC_EmitInteger, MVT::i32, 14, 
/*48961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 68:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49001
/*48977*/       OPC_CheckChild1Type, MVT::v2i32,
/*48979*/       OPC_RecordChild2, // #1 = $Vm
/*48980*/       OPC_CheckChild2Type, MVT::v4i16,
/*48982*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48984*/       OPC_EmitInteger, MVT::i32, 14, 
/*48987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 68:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49027
/*49003*/       OPC_CheckChild1Type, MVT::v1i64,
/*49005*/       OPC_RecordChild2, // #1 = $Vm
/*49006*/       OPC_CheckChild2Type, MVT::v2i32,
/*49008*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49010*/       OPC_EmitInteger, MVT::i32, 14, 
/*49013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49016*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 68:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49053
/*49029*/       OPC_CheckChild1Type, MVT::v8i16,
/*49031*/       OPC_RecordChild2, // #1 = $Vm
/*49032*/       OPC_CheckChild2Type, MVT::v16i8,
/*49034*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49036*/       OPC_EmitInteger, MVT::i32, 14, 
/*49039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49042*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 68:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49079
/*49055*/       OPC_CheckChild1Type, MVT::v4i32,
/*49057*/       OPC_RecordChild2, // #1 = $Vm
/*49058*/       OPC_CheckChild2Type, MVT::v8i16,
/*49060*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49062*/       OPC_EmitInteger, MVT::i32, 14, 
/*49065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 68:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49105
/*49081*/       OPC_CheckChild1Type, MVT::v2i64,
/*49083*/       OPC_RecordChild2, // #1 = $Vm
/*49084*/       OPC_CheckChild2Type, MVT::v4i32,
/*49086*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49088*/       OPC_EmitInteger, MVT::i32, 14, 
/*49091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 68:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*49106*/   /*Scope*/ 34|128,1/*162*/, /*->49270*/
/*49108*/     OPC_CheckInteger, 69, 
/*49110*/     OPC_MoveParent,
/*49111*/     OPC_RecordChild1, // #0 = $src1
/*49112*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->49139
/*49115*/       OPC_CheckChild1Type, MVT::v4i16,
/*49117*/       OPC_RecordChild2, // #1 = $Vm
/*49118*/       OPC_CheckChild2Type, MVT::v8i8,
/*49120*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49122*/       OPC_EmitInteger, MVT::i32, 14, 
/*49125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49128*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49165
/*49141*/       OPC_CheckChild1Type, MVT::v2i32,
/*49143*/       OPC_RecordChild2, // #1 = $Vm
/*49144*/       OPC_CheckChild2Type, MVT::v4i16,
/*49146*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49148*/       OPC_EmitInteger, MVT::i32, 14, 
/*49151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49154*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49191
/*49167*/       OPC_CheckChild1Type, MVT::v1i64,
/*49169*/       OPC_RecordChild2, // #1 = $Vm
/*49170*/       OPC_CheckChild2Type, MVT::v2i32,
/*49172*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49174*/       OPC_EmitInteger, MVT::i32, 14, 
/*49177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49180*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 69:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49217
/*49193*/       OPC_CheckChild1Type, MVT::v8i16,
/*49195*/       OPC_RecordChild2, // #1 = $Vm
/*49196*/       OPC_CheckChild2Type, MVT::v16i8,
/*49198*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49200*/       OPC_EmitInteger, MVT::i32, 14, 
/*49203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49206*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49243
/*49219*/       OPC_CheckChild1Type, MVT::v4i32,
/*49221*/       OPC_RecordChild2, // #1 = $Vm
/*49222*/       OPC_CheckChild2Type, MVT::v8i16,
/*49224*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49226*/       OPC_EmitInteger, MVT::i32, 14, 
/*49229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49232*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49269
/*49245*/       OPC_CheckChild1Type, MVT::v2i64,
/*49247*/       OPC_RecordChild2, // #1 = $Vm
/*49248*/       OPC_CheckChild2Type, MVT::v4i32,
/*49250*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49252*/       OPC_EmitInteger, MVT::i32, 14, 
/*49255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49258*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 69:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*49270*/   /*Scope*/ 110, /*->49381*/
/*49271*/     OPC_CheckInteger, 73, 
/*49273*/     OPC_MoveParent,
/*49274*/     OPC_RecordChild1, // #0 = $Vn
/*49275*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->49302
/*49278*/       OPC_CheckChild1Type, MVT::v8i8,
/*49280*/       OPC_RecordChild2, // #1 = $Vm
/*49281*/       OPC_CheckChild2Type, MVT::v8i8,
/*49283*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49285*/       OPC_EmitInteger, MVT::i32, 14, 
/*49288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 73:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->49328
/*49304*/       OPC_CheckChild1Type, MVT::v4i16,
/*49306*/       OPC_RecordChild2, // #1 = $Vm
/*49307*/       OPC_CheckChild2Type, MVT::v4i16,
/*49309*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49311*/       OPC_EmitInteger, MVT::i32, 14, 
/*49314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 73:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49354
/*49330*/       OPC_CheckChild1Type, MVT::v2i32,
/*49332*/       OPC_RecordChild2, // #1 = $Vm
/*49333*/       OPC_CheckChild2Type, MVT::v2i32,
/*49335*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49337*/       OPC_EmitInteger, MVT::i32, 14, 
/*49340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->49380
/*49356*/       OPC_CheckChild1Type, MVT::v2f32,
/*49358*/       OPC_RecordChild2, // #1 = $Vm
/*49359*/       OPC_CheckChild2Type, MVT::v2f32,
/*49361*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49363*/       OPC_EmitInteger, MVT::i32, 14, 
/*49366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49369*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 73:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*49381*/   /*Scope*/ 84, /*->49466*/
/*49382*/     OPC_CheckInteger, 74, 
/*49384*/     OPC_MoveParent,
/*49385*/     OPC_RecordChild1, // #0 = $Vn
/*49386*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->49413
/*49389*/       OPC_CheckChild1Type, MVT::v8i8,
/*49391*/       OPC_RecordChild2, // #1 = $Vm
/*49392*/       OPC_CheckChild2Type, MVT::v8i8,
/*49394*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49396*/       OPC_EmitInteger, MVT::i32, 14, 
/*49399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 74:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->49439
/*49415*/       OPC_CheckChild1Type, MVT::v4i16,
/*49417*/       OPC_RecordChild2, // #1 = $Vm
/*49418*/       OPC_CheckChild2Type, MVT::v4i16,
/*49420*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49422*/       OPC_EmitInteger, MVT::i32, 14, 
/*49425*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49428*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 74:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49465
/*49441*/       OPC_CheckChild1Type, MVT::v2i32,
/*49443*/       OPC_RecordChild2, // #1 = $Vm
/*49444*/       OPC_CheckChild2Type, MVT::v2i32,
/*49446*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49448*/       OPC_EmitInteger, MVT::i32, 14, 
/*49451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 74:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*49466*/   /*Scope*/ 110, /*->49577*/
/*49467*/     OPC_CheckInteger, 75, 
/*49469*/     OPC_MoveParent,
/*49470*/     OPC_RecordChild1, // #0 = $Vn
/*49471*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->49498
/*49474*/       OPC_CheckChild1Type, MVT::v8i8,
/*49476*/       OPC_RecordChild2, // #1 = $Vm
/*49477*/       OPC_CheckChild2Type, MVT::v8i8,
/*49479*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49481*/       OPC_EmitInteger, MVT::i32, 14, 
/*49484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49487*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->49524
/*49500*/       OPC_CheckChild1Type, MVT::v4i16,
/*49502*/       OPC_RecordChild2, // #1 = $Vm
/*49503*/       OPC_CheckChild2Type, MVT::v4i16,
/*49505*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49507*/       OPC_EmitInteger, MVT::i32, 14, 
/*49510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49550
/*49526*/       OPC_CheckChild1Type, MVT::v2i32,
/*49528*/       OPC_RecordChild2, // #1 = $Vm
/*49529*/       OPC_CheckChild2Type, MVT::v2i32,
/*49531*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49533*/       OPC_EmitInteger, MVT::i32, 14, 
/*49536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49539*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->49576
/*49552*/       OPC_CheckChild1Type, MVT::v2f32,
/*49554*/       OPC_RecordChild2, // #1 = $Vm
/*49555*/       OPC_CheckChild2Type, MVT::v2f32,
/*49557*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49559*/       OPC_EmitInteger, MVT::i32, 14, 
/*49562*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49565*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 75:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*49577*/   /*Scope*/ 84, /*->49662*/
/*49578*/     OPC_CheckInteger, 76, 
/*49580*/     OPC_MoveParent,
/*49581*/     OPC_RecordChild1, // #0 = $Vn
/*49582*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->49609
/*49585*/       OPC_CheckChild1Type, MVT::v8i8,
/*49587*/       OPC_RecordChild2, // #1 = $Vm
/*49588*/       OPC_CheckChild2Type, MVT::v8i8,
/*49590*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49592*/       OPC_EmitInteger, MVT::i32, 14, 
/*49595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49598*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 76:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->49635
/*49611*/       OPC_CheckChild1Type, MVT::v4i16,
/*49613*/       OPC_RecordChild2, // #1 = $Vm
/*49614*/       OPC_CheckChild2Type, MVT::v4i16,
/*49616*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49618*/       OPC_EmitInteger, MVT::i32, 14, 
/*49621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 76:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49661
/*49637*/       OPC_CheckChild1Type, MVT::v2i32,
/*49639*/       OPC_RecordChild2, // #1 = $Vm
/*49640*/       OPC_CheckChild2Type, MVT::v2i32,
/*49642*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49644*/       OPC_EmitInteger, MVT::i32, 14, 
/*49647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49650*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 76:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*49662*/   /*Scope*/ 94, /*->49757*/
/*49663*/     OPC_CheckInteger, 101, 
/*49665*/     OPC_MoveParent,
/*49666*/     OPC_RecordChild1, // #0 = $Vm
/*49667*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->49690
/*49670*/       OPC_CheckChild1Type, MVT::v2i32,
/*49672*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49674*/       OPC_EmitInteger, MVT::i32, 14, 
/*49677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 101:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49712
/*49692*/       OPC_CheckChild1Type, MVT::v4i32,
/*49694*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49696*/       OPC_EmitInteger, MVT::i32, 14, 
/*49699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49702*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 101:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->49734
/*49714*/       OPC_CheckChild1Type, MVT::v2f32,
/*49716*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49718*/       OPC_EmitInteger, MVT::i32, 14, 
/*49721*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49724*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 101:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->49756
/*49736*/       OPC_CheckChild1Type, MVT::v4f32,
/*49738*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49740*/       OPC_EmitInteger, MVT::i32, 14, 
/*49743*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49746*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 101:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*49757*/   /*Scope*/ 94, /*->49852*/
/*49758*/     OPC_CheckInteger, 114, 
/*49760*/     OPC_MoveParent,
/*49761*/     OPC_RecordChild1, // #0 = $Vm
/*49762*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->49785
/*49765*/       OPC_CheckChild1Type, MVT::v2i32,
/*49767*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49769*/       OPC_EmitInteger, MVT::i32, 14, 
/*49772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49775*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 114:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->49807
/*49787*/       OPC_CheckChild1Type, MVT::v4i32,
/*49789*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49791*/       OPC_EmitInteger, MVT::i32, 14, 
/*49794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49797*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 114:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->49829
/*49809*/       OPC_CheckChild1Type, MVT::v2f32,
/*49811*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49813*/       OPC_EmitInteger, MVT::i32, 14, 
/*49816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 114:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->49851
/*49831*/       OPC_CheckChild1Type, MVT::v4f32,
/*49833*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49835*/       OPC_EmitInteger, MVT::i32, 14, 
/*49838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 114:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*49852*/   /*Scope*/ 86|128,1/*214*/, /*->50068*/
/*49854*/     OPC_CheckInteger, 121, 
/*49856*/     OPC_MoveParent,
/*49857*/     OPC_RecordChild1, // #0 = $Vm
/*49858*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49885
/*49861*/       OPC_CheckChild1Type, MVT::v4i16,
/*49863*/       OPC_RecordChild2, // #1 = $Vn
/*49864*/       OPC_CheckChild2Type, MVT::v4i16,
/*49866*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49868*/       OPC_EmitInteger, MVT::i32, 14, 
/*49871*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49874*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 121:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49911
/*49887*/       OPC_CheckChild1Type, MVT::v2i32,
/*49889*/       OPC_RecordChild2, // #1 = $Vn
/*49890*/       OPC_CheckChild2Type, MVT::v2i32,
/*49892*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49894*/       OPC_EmitInteger, MVT::i32, 14, 
/*49897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49900*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 121:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49937
/*49913*/       OPC_CheckChild1Type, MVT::v8i16,
/*49915*/       OPC_RecordChild2, // #1 = $Vn
/*49916*/       OPC_CheckChild2Type, MVT::v8i16,
/*49918*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49920*/       OPC_EmitInteger, MVT::i32, 14, 
/*49923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 121:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49963
/*49939*/       OPC_CheckChild1Type, MVT::v4i32,
/*49941*/       OPC_RecordChild2, // #1 = $Vn
/*49942*/       OPC_CheckChild2Type, MVT::v4i32,
/*49944*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49946*/       OPC_EmitInteger, MVT::i32, 14, 
/*49949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 121:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49989
/*49965*/       OPC_CheckChild1Type, MVT::v8i8,
/*49967*/       OPC_RecordChild2, // #1 = $Vn
/*49968*/       OPC_CheckChild2Type, MVT::v8i8,
/*49970*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49972*/       OPC_EmitInteger, MVT::i32, 14, 
/*49975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49978*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 121:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->50015
/*49991*/       OPC_CheckChild1Type, MVT::v16i8,
/*49993*/       OPC_RecordChild2, // #1 = $Vn
/*49994*/       OPC_CheckChild2Type, MVT::v16i8,
/*49996*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49998*/       OPC_EmitInteger, MVT::i32, 14, 
/*50001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 121:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50041
/*50017*/       OPC_CheckChild1Type, MVT::v1i64,
/*50019*/       OPC_RecordChild2, // #1 = $Vn
/*50020*/       OPC_CheckChild2Type, MVT::v1i64,
/*50022*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50024*/       OPC_EmitInteger, MVT::i32, 14, 
/*50027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 121:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50067
/*50043*/       OPC_CheckChild1Type, MVT::v2i64,
/*50045*/       OPC_RecordChild2, // #1 = $Vn
/*50046*/       OPC_CheckChild2Type, MVT::v2i64,
/*50048*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50050*/       OPC_EmitInteger, MVT::i32, 14, 
/*50053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50056*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 121:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50068*/   /*Scope*/ 86|128,1/*214*/, /*->50284*/
/*50070*/     OPC_CheckInteger, 122, 
/*50072*/     OPC_MoveParent,
/*50073*/     OPC_RecordChild1, // #0 = $Vm
/*50074*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50101
/*50077*/       OPC_CheckChild1Type, MVT::v4i16,
/*50079*/       OPC_RecordChild2, // #1 = $Vn
/*50080*/       OPC_CheckChild2Type, MVT::v4i16,
/*50082*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50084*/       OPC_EmitInteger, MVT::i32, 14, 
/*50087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 122:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->50127
/*50103*/       OPC_CheckChild1Type, MVT::v2i32,
/*50105*/       OPC_RecordChild2, // #1 = $Vn
/*50106*/       OPC_CheckChild2Type, MVT::v2i32,
/*50108*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50110*/       OPC_EmitInteger, MVT::i32, 14, 
/*50113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 122:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->50153
/*50129*/       OPC_CheckChild1Type, MVT::v8i16,
/*50131*/       OPC_RecordChild2, // #1 = $Vn
/*50132*/       OPC_CheckChild2Type, MVT::v8i16,
/*50134*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50136*/       OPC_EmitInteger, MVT::i32, 14, 
/*50139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 122:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->50179
/*50155*/       OPC_CheckChild1Type, MVT::v4i32,
/*50157*/       OPC_RecordChild2, // #1 = $Vn
/*50158*/       OPC_CheckChild2Type, MVT::v4i32,
/*50160*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50162*/       OPC_EmitInteger, MVT::i32, 14, 
/*50165*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50168*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 122:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->50205
/*50181*/       OPC_CheckChild1Type, MVT::v8i8,
/*50183*/       OPC_RecordChild2, // #1 = $Vn
/*50184*/       OPC_CheckChild2Type, MVT::v8i8,
/*50186*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50188*/       OPC_EmitInteger, MVT::i32, 14, 
/*50191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 122:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->50231
/*50207*/       OPC_CheckChild1Type, MVT::v16i8,
/*50209*/       OPC_RecordChild2, // #1 = $Vn
/*50210*/       OPC_CheckChild2Type, MVT::v16i8,
/*50212*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50214*/       OPC_EmitInteger, MVT::i32, 14, 
/*50217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 122:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50257
/*50233*/       OPC_CheckChild1Type, MVT::v1i64,
/*50235*/       OPC_RecordChild2, // #1 = $Vn
/*50236*/       OPC_CheckChild2Type, MVT::v1i64,
/*50238*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50240*/       OPC_EmitInteger, MVT::i32, 14, 
/*50243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 122:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50283
/*50259*/       OPC_CheckChild1Type, MVT::v2i64,
/*50261*/       OPC_RecordChild2, // #1 = $Vn
/*50262*/       OPC_CheckChild2Type, MVT::v2i64,
/*50264*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50266*/       OPC_EmitInteger, MVT::i32, 14, 
/*50269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50272*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 122:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50284*/   /*Scope*/ 86|128,1/*214*/, /*->50500*/
/*50286*/     OPC_CheckInteger, 112, 
/*50288*/     OPC_MoveParent,
/*50289*/     OPC_RecordChild1, // #0 = $Vm
/*50290*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50317
/*50293*/       OPC_CheckChild1Type, MVT::v4i16,
/*50295*/       OPC_RecordChild2, // #1 = $Vn
/*50296*/       OPC_CheckChild2Type, MVT::v4i16,
/*50298*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50300*/       OPC_EmitInteger, MVT::i32, 14, 
/*50303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 112:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->50343
/*50319*/       OPC_CheckChild1Type, MVT::v2i32,
/*50321*/       OPC_RecordChild2, // #1 = $Vn
/*50322*/       OPC_CheckChild2Type, MVT::v2i32,
/*50324*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50326*/       OPC_EmitInteger, MVT::i32, 14, 
/*50329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 112:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->50369
/*50345*/       OPC_CheckChild1Type, MVT::v8i16,
/*50347*/       OPC_RecordChild2, // #1 = $Vn
/*50348*/       OPC_CheckChild2Type, MVT::v8i16,
/*50350*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50352*/       OPC_EmitInteger, MVT::i32, 14, 
/*50355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50358*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 112:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->50395
/*50371*/       OPC_CheckChild1Type, MVT::v4i32,
/*50373*/       OPC_RecordChild2, // #1 = $Vn
/*50374*/       OPC_CheckChild2Type, MVT::v4i32,
/*50376*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50378*/       OPC_EmitInteger, MVT::i32, 14, 
/*50381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 112:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->50421
/*50397*/       OPC_CheckChild1Type, MVT::v8i8,
/*50399*/       OPC_RecordChild2, // #1 = $Vn
/*50400*/       OPC_CheckChild2Type, MVT::v8i8,
/*50402*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50404*/       OPC_EmitInteger, MVT::i32, 14, 
/*50407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 112:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->50447
/*50423*/       OPC_CheckChild1Type, MVT::v16i8,
/*50425*/       OPC_RecordChild2, // #1 = $Vn
/*50426*/       OPC_CheckChild2Type, MVT::v16i8,
/*50428*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50430*/       OPC_EmitInteger, MVT::i32, 14, 
/*50433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 112:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50473
/*50449*/       OPC_CheckChild1Type, MVT::v1i64,
/*50451*/       OPC_RecordChild2, // #1 = $Vn
/*50452*/       OPC_CheckChild2Type, MVT::v1i64,
/*50454*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50456*/       OPC_EmitInteger, MVT::i32, 14, 
/*50459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 112:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50499
/*50475*/       OPC_CheckChild1Type, MVT::v2i64,
/*50477*/       OPC_RecordChild2, // #1 = $Vn
/*50478*/       OPC_CheckChild2Type, MVT::v2i64,
/*50480*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50482*/       OPC_EmitInteger, MVT::i32, 14, 
/*50485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 112:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50500*/   /*Scope*/ 86|128,1/*214*/, /*->50716*/
/*50502*/     OPC_CheckInteger, 113, 
/*50504*/     OPC_MoveParent,
/*50505*/     OPC_RecordChild1, // #0 = $Vm
/*50506*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50533
/*50509*/       OPC_CheckChild1Type, MVT::v4i16,
/*50511*/       OPC_RecordChild2, // #1 = $Vn
/*50512*/       OPC_CheckChild2Type, MVT::v4i16,
/*50514*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50516*/       OPC_EmitInteger, MVT::i32, 14, 
/*50519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 113:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->50559
/*50535*/       OPC_CheckChild1Type, MVT::v2i32,
/*50537*/       OPC_RecordChild2, // #1 = $Vn
/*50538*/       OPC_CheckChild2Type, MVT::v2i32,
/*50540*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50542*/       OPC_EmitInteger, MVT::i32, 14, 
/*50545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50548*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 113:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->50585
/*50561*/       OPC_CheckChild1Type, MVT::v8i16,
/*50563*/       OPC_RecordChild2, // #1 = $Vn
/*50564*/       OPC_CheckChild2Type, MVT::v8i16,
/*50566*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50568*/       OPC_EmitInteger, MVT::i32, 14, 
/*50571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 113:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->50611
/*50587*/       OPC_CheckChild1Type, MVT::v4i32,
/*50589*/       OPC_RecordChild2, // #1 = $Vn
/*50590*/       OPC_CheckChild2Type, MVT::v4i32,
/*50592*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50594*/       OPC_EmitInteger, MVT::i32, 14, 
/*50597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 113:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->50637
/*50613*/       OPC_CheckChild1Type, MVT::v8i8,
/*50615*/       OPC_RecordChild2, // #1 = $Vn
/*50616*/       OPC_CheckChild2Type, MVT::v8i8,
/*50618*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50620*/       OPC_EmitInteger, MVT::i32, 14, 
/*50623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50626*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 113:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->50663
/*50639*/       OPC_CheckChild1Type, MVT::v16i8,
/*50641*/       OPC_RecordChild2, // #1 = $Vn
/*50642*/       OPC_CheckChild2Type, MVT::v16i8,
/*50644*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50646*/       OPC_EmitInteger, MVT::i32, 14, 
/*50649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 113:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50689
/*50665*/       OPC_CheckChild1Type, MVT::v1i64,
/*50667*/       OPC_RecordChild2, // #1 = $Vn
/*50668*/       OPC_CheckChild2Type, MVT::v1i64,
/*50670*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50672*/       OPC_EmitInteger, MVT::i32, 14, 
/*50675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 113:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50715
/*50691*/       OPC_CheckChild1Type, MVT::v2i64,
/*50693*/       OPC_RecordChild2, // #1 = $Vn
/*50694*/       OPC_CheckChild2Type, MVT::v2i64,
/*50696*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50698*/       OPC_EmitInteger, MVT::i32, 14, 
/*50701*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 113:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50716*/   /*Scope*/ 86|128,1/*214*/, /*->50932*/
/*50718*/     OPC_CheckInteger, 95, 
/*50720*/     OPC_MoveParent,
/*50721*/     OPC_RecordChild1, // #0 = $Vm
/*50722*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50749
/*50725*/       OPC_CheckChild1Type, MVT::v4i16,
/*50727*/       OPC_RecordChild2, // #1 = $Vn
/*50728*/       OPC_CheckChild2Type, MVT::v4i16,
/*50730*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50732*/       OPC_EmitInteger, MVT::i32, 14, 
/*50735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50738*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 95:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->50775
/*50751*/       OPC_CheckChild1Type, MVT::v2i32,
/*50753*/       OPC_RecordChild2, // #1 = $Vn
/*50754*/       OPC_CheckChild2Type, MVT::v2i32,
/*50756*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50758*/       OPC_EmitInteger, MVT::i32, 14, 
/*50761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 95:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->50801
/*50777*/       OPC_CheckChild1Type, MVT::v8i16,
/*50779*/       OPC_RecordChild2, // #1 = $Vn
/*50780*/       OPC_CheckChild2Type, MVT::v8i16,
/*50782*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50784*/       OPC_EmitInteger, MVT::i32, 14, 
/*50787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50790*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 95:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->50827
/*50803*/       OPC_CheckChild1Type, MVT::v4i32,
/*50805*/       OPC_RecordChild2, // #1 = $Vn
/*50806*/       OPC_CheckChild2Type, MVT::v4i32,
/*50808*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50810*/       OPC_EmitInteger, MVT::i32, 14, 
/*50813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50816*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 95:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->50853
/*50829*/       OPC_CheckChild1Type, MVT::v8i8,
/*50831*/       OPC_RecordChild2, // #1 = $Vn
/*50832*/       OPC_CheckChild2Type, MVT::v8i8,
/*50834*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50836*/       OPC_EmitInteger, MVT::i32, 14, 
/*50839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50842*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 95:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->50879
/*50855*/       OPC_CheckChild1Type, MVT::v16i8,
/*50857*/       OPC_RecordChild2, // #1 = $Vn
/*50858*/       OPC_CheckChild2Type, MVT::v16i8,
/*50860*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50862*/       OPC_EmitInteger, MVT::i32, 14, 
/*50865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 95:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->50905
/*50881*/       OPC_CheckChild1Type, MVT::v1i64,
/*50883*/       OPC_RecordChild2, // #1 = $Vn
/*50884*/       OPC_CheckChild2Type, MVT::v1i64,
/*50886*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50888*/       OPC_EmitInteger, MVT::i32, 14, 
/*50891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 95:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->50931
/*50907*/       OPC_CheckChild1Type, MVT::v2i64,
/*50909*/       OPC_RecordChild2, // #1 = $Vn
/*50910*/       OPC_CheckChild2Type, MVT::v2i64,
/*50912*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50914*/       OPC_EmitInteger, MVT::i32, 14, 
/*50917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50920*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 95:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*50932*/   /*Scope*/ 86|128,1/*214*/, /*->51148*/
/*50934*/     OPC_CheckInteger, 97, 
/*50936*/     OPC_MoveParent,
/*50937*/     OPC_RecordChild1, // #0 = $Vm
/*50938*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->50965
/*50941*/       OPC_CheckChild1Type, MVT::v4i16,
/*50943*/       OPC_RecordChild2, // #1 = $Vn
/*50944*/       OPC_CheckChild2Type, MVT::v4i16,
/*50946*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50948*/       OPC_EmitInteger, MVT::i32, 14, 
/*50951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 97:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->50991
/*50967*/       OPC_CheckChild1Type, MVT::v2i32,
/*50969*/       OPC_RecordChild2, // #1 = $Vn
/*50970*/       OPC_CheckChild2Type, MVT::v2i32,
/*50972*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50974*/       OPC_EmitInteger, MVT::i32, 14, 
/*50977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 97:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->51017
/*50993*/       OPC_CheckChild1Type, MVT::v8i16,
/*50995*/       OPC_RecordChild2, // #1 = $Vn
/*50996*/       OPC_CheckChild2Type, MVT::v8i16,
/*50998*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51000*/       OPC_EmitInteger, MVT::i32, 14, 
/*51003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 97:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->51043
/*51019*/       OPC_CheckChild1Type, MVT::v4i32,
/*51021*/       OPC_RecordChild2, // #1 = $Vn
/*51022*/       OPC_CheckChild2Type, MVT::v4i32,
/*51024*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51026*/       OPC_EmitInteger, MVT::i32, 14, 
/*51029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 97:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->51069
/*51045*/       OPC_CheckChild1Type, MVT::v8i8,
/*51047*/       OPC_RecordChild2, // #1 = $Vn
/*51048*/       OPC_CheckChild2Type, MVT::v8i8,
/*51050*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51052*/       OPC_EmitInteger, MVT::i32, 14, 
/*51055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 97:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->51095
/*51071*/       OPC_CheckChild1Type, MVT::v16i8,
/*51073*/       OPC_RecordChild2, // #1 = $Vn
/*51074*/       OPC_CheckChild2Type, MVT::v16i8,
/*51076*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51078*/       OPC_EmitInteger, MVT::i32, 14, 
/*51081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 97:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->51121
/*51097*/       OPC_CheckChild1Type, MVT::v1i64,
/*51099*/       OPC_RecordChild2, // #1 = $Vn
/*51100*/       OPC_CheckChild2Type, MVT::v1i64,
/*51102*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51104*/       OPC_EmitInteger, MVT::i32, 14, 
/*51107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 97:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->51147
/*51123*/       OPC_CheckChild1Type, MVT::v2i64,
/*51125*/       OPC_RecordChild2, // #1 = $Vn
/*51126*/       OPC_CheckChild2Type, MVT::v2i64,
/*51128*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51130*/       OPC_EmitInteger, MVT::i32, 14, 
/*51133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 97:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*51148*/   /*Scope*/ 86|128,1/*214*/, /*->51364*/
/*51150*/     OPC_CheckInteger, 90, 
/*51152*/     OPC_MoveParent,
/*51153*/     OPC_RecordChild1, // #0 = $Vm
/*51154*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->51181
/*51157*/       OPC_CheckChild1Type, MVT::v4i16,
/*51159*/       OPC_RecordChild2, // #1 = $Vn
/*51160*/       OPC_CheckChild2Type, MVT::v4i16,
/*51162*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51164*/       OPC_EmitInteger, MVT::i32, 14, 
/*51167*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51170*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 90:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->51207
/*51183*/       OPC_CheckChild1Type, MVT::v2i32,
/*51185*/       OPC_RecordChild2, // #1 = $Vn
/*51186*/       OPC_CheckChild2Type, MVT::v2i32,
/*51188*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51190*/       OPC_EmitInteger, MVT::i32, 14, 
/*51193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51196*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 90:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->51233
/*51209*/       OPC_CheckChild1Type, MVT::v8i16,
/*51211*/       OPC_RecordChild2, // #1 = $Vn
/*51212*/       OPC_CheckChild2Type, MVT::v8i16,
/*51214*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51216*/       OPC_EmitInteger, MVT::i32, 14, 
/*51219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51222*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 90:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->51259
/*51235*/       OPC_CheckChild1Type, MVT::v4i32,
/*51237*/       OPC_RecordChild2, // #1 = $Vn
/*51238*/       OPC_CheckChild2Type, MVT::v4i32,
/*51240*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51242*/       OPC_EmitInteger, MVT::i32, 14, 
/*51245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 90:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->51285
/*51261*/       OPC_CheckChild1Type, MVT::v8i8,
/*51263*/       OPC_RecordChild2, // #1 = $Vn
/*51264*/       OPC_CheckChild2Type, MVT::v8i8,
/*51266*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51268*/       OPC_EmitInteger, MVT::i32, 14, 
/*51271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 90:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->51311
/*51287*/       OPC_CheckChild1Type, MVT::v16i8,
/*51289*/       OPC_RecordChild2, // #1 = $Vn
/*51290*/       OPC_CheckChild2Type, MVT::v16i8,
/*51292*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51294*/       OPC_EmitInteger, MVT::i32, 14, 
/*51297*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51300*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 90:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->51337
/*51313*/       OPC_CheckChild1Type, MVT::v1i64,
/*51315*/       OPC_RecordChild2, // #1 = $Vn
/*51316*/       OPC_CheckChild2Type, MVT::v1i64,
/*51318*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51320*/       OPC_EmitInteger, MVT::i32, 14, 
/*51323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51326*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 90:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->51363
/*51339*/       OPC_CheckChild1Type, MVT::v2i64,
/*51341*/       OPC_RecordChild2, // #1 = $Vn
/*51342*/       OPC_CheckChild2Type, MVT::v2i64,
/*51344*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51346*/       OPC_EmitInteger, MVT::i32, 14, 
/*51349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51352*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 90:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*51364*/   /*Scope*/ 86|128,1/*214*/, /*->51580*/
/*51366*/     OPC_CheckInteger, 91, 
/*51368*/     OPC_MoveParent,
/*51369*/     OPC_RecordChild1, // #0 = $Vm
/*51370*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->51397
/*51373*/       OPC_CheckChild1Type, MVT::v4i16,
/*51375*/       OPC_RecordChild2, // #1 = $Vn
/*51376*/       OPC_CheckChild2Type, MVT::v4i16,
/*51378*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51380*/       OPC_EmitInteger, MVT::i32, 14, 
/*51383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 91:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->51423
/*51399*/       OPC_CheckChild1Type, MVT::v2i32,
/*51401*/       OPC_RecordChild2, // #1 = $Vn
/*51402*/       OPC_CheckChild2Type, MVT::v2i32,
/*51404*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51406*/       OPC_EmitInteger, MVT::i32, 14, 
/*51409*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51412*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 91:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->51449
/*51425*/       OPC_CheckChild1Type, MVT::v8i16,
/*51427*/       OPC_RecordChild2, // #1 = $Vn
/*51428*/       OPC_CheckChild2Type, MVT::v8i16,
/*51430*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51432*/       OPC_EmitInteger, MVT::i32, 14, 
/*51435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 91:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->51475
/*51451*/       OPC_CheckChild1Type, MVT::v4i32,
/*51453*/       OPC_RecordChild2, // #1 = $Vn
/*51454*/       OPC_CheckChild2Type, MVT::v4i32,
/*51456*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51458*/       OPC_EmitInteger, MVT::i32, 14, 
/*51461*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51464*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 91:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->51501
/*51477*/       OPC_CheckChild1Type, MVT::v8i8,
/*51479*/       OPC_RecordChild2, // #1 = $Vn
/*51480*/       OPC_CheckChild2Type, MVT::v8i8,
/*51482*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51484*/       OPC_EmitInteger, MVT::i32, 14, 
/*51487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 91:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->51527
/*51503*/       OPC_CheckChild1Type, MVT::v16i8,
/*51505*/       OPC_RecordChild2, // #1 = $Vn
/*51506*/       OPC_CheckChild2Type, MVT::v16i8,
/*51508*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51510*/       OPC_EmitInteger, MVT::i32, 14, 
/*51513*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 91:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->51553
/*51529*/       OPC_CheckChild1Type, MVT::v1i64,
/*51531*/       OPC_RecordChild2, // #1 = $Vn
/*51532*/       OPC_CheckChild2Type, MVT::v1i64,
/*51534*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51536*/       OPC_EmitInteger, MVT::i32, 14, 
/*51539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 91:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->51579
/*51555*/       OPC_CheckChild1Type, MVT::v2i64,
/*51557*/       OPC_RecordChild2, // #1 = $Vn
/*51558*/       OPC_CheckChild2Type, MVT::v2i64,
/*51560*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51562*/       OPC_EmitInteger, MVT::i32, 14, 
/*51565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 91:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*51580*/   /*Scope*/ 50|128,1/*178*/, /*->51760*/
/*51582*/     OPC_CheckInteger, 24, 
/*51584*/     OPC_MoveParent,
/*51585*/     OPC_RecordChild1, // #0 = $Vm
/*51586*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->51609
/*51589*/       OPC_CheckChild1Type, MVT::v8i8,
/*51591*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51593*/       OPC_EmitInteger, MVT::i32, 14, 
/*51596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 24:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51631
/*51611*/       OPC_CheckChild1Type, MVT::v4i16,
/*51613*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51615*/       OPC_EmitInteger, MVT::i32, 14, 
/*51618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 24:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51653
/*51633*/       OPC_CheckChild1Type, MVT::v2i32,
/*51635*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51637*/       OPC_EmitInteger, MVT::i32, 14, 
/*51640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->51675
/*51655*/       OPC_CheckChild1Type, MVT::v16i8,
/*51657*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51659*/       OPC_EmitInteger, MVT::i32, 14, 
/*51662*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51665*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 24:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->51697
/*51677*/       OPC_CheckChild1Type, MVT::v8i16,
/*51679*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51681*/       OPC_EmitInteger, MVT::i32, 14, 
/*51684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 24:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->51719
/*51699*/       OPC_CheckChild1Type, MVT::v4i32,
/*51701*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51703*/       OPC_EmitInteger, MVT::i32, 14, 
/*51706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51709*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 18,  MVT::v2f32,// ->51739
/*51721*/       OPC_CheckChild1Type, MVT::v2f32,
/*51723*/       OPC_EmitInteger, MVT::i32, 14, 
/*51726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 24:iPTR, DPR:v2f32:$src) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$src)
              /*SwitchType*/ 18,  MVT::v4f32,// ->51759
/*51741*/       OPC_CheckChild1Type, MVT::v4f32,
/*51743*/       OPC_EmitInteger, MVT::i32, 14, 
/*51746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 24:iPTR, QPR:v4f32:$src) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$src)
              0, // EndSwitchType
/*51760*/   /*Scope*/ 10|128,1/*138*/, /*->51900*/
/*51762*/     OPC_CheckInteger, 77, 
/*51764*/     OPC_MoveParent,
/*51765*/     OPC_RecordChild1, // #0 = $Vm
/*51766*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->51789
/*51769*/       OPC_CheckChild1Type, MVT::v8i8,
/*51771*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51773*/       OPC_EmitInteger, MVT::i32, 14, 
/*51776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 77:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51811
/*51791*/       OPC_CheckChild1Type, MVT::v4i16,
/*51793*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51795*/       OPC_EmitInteger, MVT::i32, 14, 
/*51798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 77:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51833
/*51813*/       OPC_CheckChild1Type, MVT::v2i32,
/*51815*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51817*/       OPC_EmitInteger, MVT::i32, 14, 
/*51820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 77:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->51855
/*51835*/       OPC_CheckChild1Type, MVT::v16i8,
/*51837*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51839*/       OPC_EmitInteger, MVT::i32, 14, 
/*51842*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51845*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 77:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->51877
/*51857*/       OPC_CheckChild1Type, MVT::v8i16,
/*51859*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51861*/       OPC_EmitInteger, MVT::i32, 14, 
/*51864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 77:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->51899
/*51879*/       OPC_CheckChild1Type, MVT::v4i32,
/*51881*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51883*/       OPC_EmitInteger, MVT::i32, 14, 
/*51886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 77:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*51900*/   /*Scope*/ 10|128,1/*138*/, /*->52040*/
/*51902*/     OPC_CheckInteger, 85, 
/*51904*/     OPC_MoveParent,
/*51905*/     OPC_RecordChild1, // #0 = $Vm
/*51906*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->51929
/*51909*/       OPC_CheckChild1Type, MVT::v8i8,
/*51911*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51913*/       OPC_EmitInteger, MVT::i32, 14, 
/*51916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 85:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->51951
/*51931*/       OPC_CheckChild1Type, MVT::v4i16,
/*51933*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51935*/       OPC_EmitInteger, MVT::i32, 14, 
/*51938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 85:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->51973
/*51953*/       OPC_CheckChild1Type, MVT::v2i32,
/*51955*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51957*/       OPC_EmitInteger, MVT::i32, 14, 
/*51960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 85:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->51995
/*51975*/       OPC_CheckChild1Type, MVT::v16i8,
/*51977*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51979*/       OPC_EmitInteger, MVT::i32, 14, 
/*51982*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51985*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 85:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->52017
/*51997*/       OPC_CheckChild1Type, MVT::v8i16,
/*51999*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52001*/       OPC_EmitInteger, MVT::i32, 14, 
/*52004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 85:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->52039
/*52019*/       OPC_CheckChild1Type, MVT::v4i32,
/*52021*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52023*/       OPC_EmitInteger, MVT::i32, 14, 
/*52026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52029*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 85:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*52040*/   /*Scope*/ 10|128,1/*138*/, /*->52180*/
/*52042*/     OPC_CheckInteger, 30, 
/*52044*/     OPC_MoveParent,
/*52045*/     OPC_RecordChild1, // #0 = $Vm
/*52046*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->52069
/*52049*/       OPC_CheckChild1Type, MVT::v8i8,
/*52051*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52053*/       OPC_EmitInteger, MVT::i32, 14, 
/*52056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 30:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->52091
/*52071*/       OPC_CheckChild1Type, MVT::v4i16,
/*52073*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52075*/       OPC_EmitInteger, MVT::i32, 14, 
/*52078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52081*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 30:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->52113
/*52093*/       OPC_CheckChild1Type, MVT::v2i32,
/*52095*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52097*/       OPC_EmitInteger, MVT::i32, 14, 
/*52100*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52103*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 30:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->52135
/*52115*/       OPC_CheckChild1Type, MVT::v16i8,
/*52117*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52119*/       OPC_EmitInteger, MVT::i32, 14, 
/*52122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52125*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 30:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->52157
/*52137*/       OPC_CheckChild1Type, MVT::v8i16,
/*52139*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52141*/       OPC_EmitInteger, MVT::i32, 14, 
/*52144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52147*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 30:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->52179
/*52159*/       OPC_CheckChild1Type, MVT::v4i32,
/*52161*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52163*/       OPC_EmitInteger, MVT::i32, 14, 
/*52166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 30:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*52180*/   /*Scope*/ 72, /*->52253*/
/*52181*/     OPC_CheckInteger, 82, 
/*52183*/     OPC_MoveParent,
/*52184*/     OPC_RecordChild1, // #0 = $Vm
/*52185*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->52208
/*52188*/       OPC_CheckChild1Type, MVT::v8i16,
/*52190*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52192*/       OPC_EmitInteger, MVT::i32, 14, 
/*52195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->52230
/*52210*/       OPC_CheckChild1Type, MVT::v4i32,
/*52212*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52214*/       OPC_EmitInteger, MVT::i32, 14, 
/*52217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52220*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->52252
/*52232*/       OPC_CheckChild1Type, MVT::v2i64,
/*52234*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52236*/       OPC_EmitInteger, MVT::i32, 14, 
/*52239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*52253*/   /*Scope*/ 72, /*->52326*/
/*52254*/     OPC_CheckInteger, 84, 
/*52256*/     OPC_MoveParent,
/*52257*/     OPC_RecordChild1, // #0 = $Vm
/*52258*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->52281
/*52261*/       OPC_CheckChild1Type, MVT::v8i16,
/*52263*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52265*/       OPC_EmitInteger, MVT::i32, 14, 
/*52268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 84:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->52303
/*52283*/       OPC_CheckChild1Type, MVT::v4i32,
/*52285*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52287*/       OPC_EmitInteger, MVT::i32, 14, 
/*52290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 84:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->52325
/*52305*/       OPC_CheckChild1Type, MVT::v2i64,
/*52307*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52309*/       OPC_EmitInteger, MVT::i32, 14, 
/*52312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 84:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*52326*/   /*Scope*/ 72, /*->52399*/
/*52327*/     OPC_CheckInteger, 83, 
/*52329*/     OPC_MoveParent,
/*52330*/     OPC_RecordChild1, // #0 = $Vm
/*52331*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->52354
/*52334*/       OPC_CheckChild1Type, MVT::v8i16,
/*52336*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52338*/       OPC_EmitInteger, MVT::i32, 14, 
/*52341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52344*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 83:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->52376
/*52356*/       OPC_CheckChild1Type, MVT::v4i32,
/*52358*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52360*/       OPC_EmitInteger, MVT::i32, 14, 
/*52363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52366*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 83:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->52398
/*52378*/       OPC_CheckChild1Type, MVT::v2i64,
/*52380*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52382*/       OPC_EmitInteger, MVT::i32, 14, 
/*52385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 83:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*52399*/   /*Scope*/ 34, /*->52434*/
/*52400*/     OPC_CheckInteger, 33, 
/*52402*/     OPC_MoveParent,
/*52403*/     OPC_RecordChild1, // #0 = $Vm
/*52404*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52419
/*52407*/       OPC_CheckChild1Type, MVT::v2f32,
/*52409*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->52433
/*52421*/       OPC_CheckChild1Type, MVT::v4f32,
/*52423*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52434*/   /*Scope*/ 34, /*->52469*/
/*52435*/     OPC_CheckInteger, 34, 
/*52437*/     OPC_MoveParent,
/*52438*/     OPC_RecordChild1, // #0 = $Vm
/*52439*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52454
/*52442*/       OPC_CheckChild1Type, MVT::v2f32,
/*52444*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->52468
/*52456*/       OPC_CheckChild1Type, MVT::v4f32,
/*52458*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52460*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52469*/   /*Scope*/ 34, /*->52504*/
/*52470*/     OPC_CheckInteger, 43, 
/*52472*/     OPC_MoveParent,
/*52473*/     OPC_RecordChild1, // #0 = $Vm
/*52474*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52489
/*52477*/       OPC_CheckChild1Type, MVT::v2f32,
/*52479*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->52503
/*52491*/       OPC_CheckChild1Type, MVT::v4f32,
/*52493*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52495*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 43:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52504*/   /*Scope*/ 34, /*->52539*/
/*52505*/     OPC_CheckInteger, 44, 
/*52507*/     OPC_MoveParent,
/*52508*/     OPC_RecordChild1, // #0 = $Vm
/*52509*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52524
/*52512*/       OPC_CheckChild1Type, MVT::v2f32,
/*52514*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52516*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->52538
/*52526*/       OPC_CheckChild1Type, MVT::v4f32,
/*52528*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 44:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52539*/   /*Scope*/ 34, /*->52574*/
/*52540*/     OPC_CheckInteger, 45, 
/*52542*/     OPC_MoveParent,
/*52543*/     OPC_RecordChild1, // #0 = $Vm
/*52544*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52559
/*52547*/       OPC_CheckChild1Type, MVT::v2f32,
/*52549*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52551*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->52573
/*52561*/       OPC_CheckChild1Type, MVT::v4f32,
/*52563*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52565*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 45:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52574*/   /*Scope*/ 34, /*->52609*/
/*52575*/     OPC_CheckInteger, 46, 
/*52577*/     OPC_MoveParent,
/*52578*/     OPC_RecordChild1, // #0 = $Vm
/*52579*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52594
/*52582*/       OPC_CheckChild1Type, MVT::v2f32,
/*52584*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 46:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->52608
/*52596*/       OPC_CheckChild1Type, MVT::v4f32,
/*52598*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52600*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 46:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52609*/   /*Scope*/ 34, /*->52644*/
/*52610*/     OPC_CheckInteger, 41, 
/*52612*/     OPC_MoveParent,
/*52613*/     OPC_RecordChild1, // #0 = $Vm
/*52614*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52629
/*52617*/       OPC_CheckChild1Type, MVT::v2f32,
/*52619*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 41:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->52643
/*52631*/       OPC_CheckChild1Type, MVT::v4f32,
/*52633*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 41:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52644*/   /*Scope*/ 34, /*->52679*/
/*52645*/     OPC_CheckInteger, 42, 
/*52647*/     OPC_MoveParent,
/*52648*/     OPC_RecordChild1, // #0 = $Vm
/*52649*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2i32,// ->52664
/*52652*/       OPC_CheckChild1Type, MVT::v2f32,
/*52654*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                    1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4i32,// ->52678
/*52666*/       OPC_CheckChild1Type, MVT::v4f32,
/*52668*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                    1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52679*/   /*Scope*/ 22, /*->52702*/
/*52680*/     OPC_CheckInteger, 37, 
/*52682*/     OPC_MoveParent,
/*52683*/     OPC_RecordChild1, // #0 = $Vm
/*52684*/     OPC_CheckPatternPredicate, 31, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*52686*/     OPC_EmitInteger, MVT::i32, 14, 
/*52689*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52692*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 37:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*52702*/   /*Scope*/ 25, /*->52728*/
/*52703*/     OPC_CheckInteger, 2|128,1/*130*/, 
/*52706*/     OPC_MoveParent,
/*52707*/     OPC_RecordChild1, // #0 = $Vn
/*52708*/     OPC_RecordChild2, // #1 = $Vm
/*52709*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52711*/     OPC_EmitInteger, MVT::i32, 14, 
/*52714*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52717*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 130:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*52728*/   /*Scope*/ 27, /*->52756*/
/*52729*/     OPC_CheckInteger, 6|128,1/*134*/, 
/*52732*/     OPC_MoveParent,
/*52733*/     OPC_RecordChild1, // #0 = $orig
/*52734*/     OPC_RecordChild2, // #1 = $Vn
/*52735*/     OPC_RecordChild3, // #2 = $Vm
/*52736*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52738*/     OPC_EmitInteger, MVT::i32, 14, 
/*52741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52744*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 134:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*52756*/   /*Scope*/ 42, /*->52799*/
/*52757*/     OPC_CheckInteger, 58, 
/*52759*/     OPC_MoveParent,
/*52760*/     OPC_RecordChild1, // #0 = $Vn
/*52761*/     OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->52780
/*52764*/       OPC_CheckChild1Type, MVT::v2f32,
/*52766*/       OPC_RecordChild2, // #1 = $Vm
/*52767*/       OPC_CheckChild2Type, MVT::v2f32,
/*52769*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52771*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v2f32 58:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 16,  MVT::v4f32,// ->52798
/*52782*/       OPC_CheckChild1Type, MVT::v4f32,
/*52784*/       OPC_RecordChild2, // #1 = $Vm
/*52785*/       OPC_CheckChild2Type, MVT::v4f32,
/*52787*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 58:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52799*/   /*Scope*/ 42, /*->52842*/
/*52800*/     OPC_CheckInteger, 61, 
/*52802*/     OPC_MoveParent,
/*52803*/     OPC_RecordChild1, // #0 = $Vn
/*52804*/     OPC_SwitchType /*2 cases */, 16,  MVT::v2f32,// ->52823
/*52807*/       OPC_CheckChild1Type, MVT::v2f32,
/*52809*/       OPC_RecordChild2, // #1 = $Vm
/*52810*/       OPC_CheckChild2Type, MVT::v2f32,
/*52812*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52814*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v2f32 61:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 16,  MVT::v4f32,// ->52841
/*52825*/       OPC_CheckChild1Type, MVT::v4f32,
/*52827*/       OPC_RecordChild2, // #1 = $Vm
/*52828*/       OPC_CheckChild2Type, MVT::v4f32,
/*52830*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 61:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52842*/   /*Scope*/ 58, /*->52901*/
/*52843*/     OPC_CheckInteger, 102, 
/*52845*/     OPC_MoveParent,
/*52846*/     OPC_RecordChild1, // #0 = $Vn
/*52847*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->52874
/*52850*/       OPC_CheckChild1Type, MVT::v2f32,
/*52852*/       OPC_RecordChild2, // #1 = $Vm
/*52853*/       OPC_CheckChild2Type, MVT::v2f32,
/*52855*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52857*/       OPC_EmitInteger, MVT::i32, 14, 
/*52860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 102:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->52900
/*52876*/       OPC_CheckChild1Type, MVT::v4f32,
/*52878*/       OPC_RecordChild2, // #1 = $Vm
/*52879*/       OPC_CheckChild2Type, MVT::v4f32,
/*52881*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52883*/       OPC_EmitInteger, MVT::i32, 14, 
/*52886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52889*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 102:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52901*/   /*Scope*/ 58, /*->52960*/
/*52902*/     OPC_CheckInteger, 115, 
/*52904*/     OPC_MoveParent,
/*52905*/     OPC_RecordChild1, // #0 = $Vn
/*52906*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->52933
/*52909*/       OPC_CheckChild1Type, MVT::v2f32,
/*52911*/       OPC_RecordChild2, // #1 = $Vm
/*52912*/       OPC_CheckChild2Type, MVT::v2f32,
/*52914*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52916*/       OPC_EmitInteger, MVT::i32, 14, 
/*52919*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 115:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->52959
/*52935*/       OPC_CheckChild1Type, MVT::v4f32,
/*52937*/       OPC_RecordChild2, // #1 = $Vm
/*52938*/       OPC_CheckChild2Type, MVT::v4f32,
/*52940*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52942*/       OPC_EmitInteger, MVT::i32, 14, 
/*52945*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52948*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 115:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52960*/   /*Scope*/ 22, /*->52983*/
/*52961*/     OPC_CheckInteger, 40, 
/*52963*/     OPC_MoveParent,
/*52964*/     OPC_RecordChild1, // #0 = $Vm
/*52965*/     OPC_CheckPatternPredicate, 31, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*52967*/     OPC_EmitInteger, MVT::i32, 14, 
/*52970*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52973*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 40:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*52983*/   /*Scope*/ 34, /*->53018*/
/*52984*/     OPC_CheckInteger, 107, 
/*52986*/     OPC_MoveParent,
/*52987*/     OPC_RecordChild1, // #0 = $Vm
/*52988*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53003
/*52991*/       OPC_CheckChild1Type, MVT::v2f32,
/*52993*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*52995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 107:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->53017
/*53005*/       OPC_CheckChild1Type, MVT::v4f32,
/*53007*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53009*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 107:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53018*/   /*Scope*/ 34, /*->53053*/
/*53019*/     OPC_CheckInteger, 109, 
/*53021*/     OPC_MoveParent,
/*53022*/     OPC_RecordChild1, // #0 = $Vm
/*53023*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53038
/*53026*/       OPC_CheckChild1Type, MVT::v2f32,
/*53028*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 109:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->53052
/*53040*/       OPC_CheckChild1Type, MVT::v4f32,
/*53042*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 109:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53053*/   /*Scope*/ 34, /*->53088*/
/*53054*/     OPC_CheckInteger, 105, 
/*53056*/     OPC_MoveParent,
/*53057*/     OPC_RecordChild1, // #0 = $Vm
/*53058*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53073
/*53061*/       OPC_CheckChild1Type, MVT::v2f32,
/*53063*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 105:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->53087
/*53075*/       OPC_CheckChild1Type, MVT::v4f32,
/*53077*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53079*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 105:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53088*/   /*Scope*/ 34, /*->53123*/
/*53089*/     OPC_CheckInteger, 110, 
/*53091*/     OPC_MoveParent,
/*53092*/     OPC_RecordChild1, // #0 = $Vm
/*53093*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53108
/*53096*/       OPC_CheckChild1Type, MVT::v2f32,
/*53098*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 110:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->53122
/*53110*/       OPC_CheckChild1Type, MVT::v4f32,
/*53112*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53114*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 110:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53123*/   /*Scope*/ 34, /*->53158*/
/*53124*/     OPC_CheckInteger, 106, 
/*53126*/     OPC_MoveParent,
/*53127*/     OPC_RecordChild1, // #0 = $Vm
/*53128*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53143
/*53131*/       OPC_CheckChild1Type, MVT::v2f32,
/*53133*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 106:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->53157
/*53145*/       OPC_CheckChild1Type, MVT::v4f32,
/*53147*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 106:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53158*/   /*Scope*/ 34, /*->53193*/
/*53159*/     OPC_CheckInteger, 108, 
/*53161*/     OPC_MoveParent,
/*53162*/     OPC_RecordChild1, // #0 = $Vm
/*53163*/     OPC_SwitchType /*2 cases */, 12,  MVT::v2f32,// ->53178
/*53166*/       OPC_CheckChild1Type, MVT::v2f32,
/*53168*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53170*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                    1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v2f32 108:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 12,  MVT::v4f32,// ->53192
/*53180*/       OPC_CheckChild1Type, MVT::v4f32,
/*53182*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*53184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v4f32 108:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*53193*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 31|128,2/*287*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->53485
/*53198*/   OPC_Scope, 6|128,1/*134*/, /*->53335*/ // 2 children in Scope
/*53201*/     OPC_MoveChild, 0,
/*53203*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*53206*/     OPC_RecordChild0, // #0 = $Rm
/*53207*/     OPC_RecordChild1, // #1 = $rot
/*53208*/     OPC_MoveChild, 1,
/*53210*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53213*/     OPC_CheckPredicate, 0, // Predicate_rot_imm
/*53215*/     OPC_CheckType, MVT::i32,
/*53217*/     OPC_MoveParent,
/*53218*/     OPC_MoveParent,
/*53219*/     OPC_MoveChild, 1,
/*53221*/     OPC_Scope, 55, /*->53278*/ // 2 children in Scope
/*53223*/       OPC_CheckValueType, MVT::i8,
/*53225*/       OPC_MoveParent,
/*53226*/       OPC_Scope, 24, /*->53252*/ // 2 children in Scope
/*53228*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*53230*/         OPC_EmitConvertToTarget, 1,
/*53232*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*53235*/         OPC_EmitInteger, MVT::i32, 14, 
/*53238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*53252*/       /*Scope*/ 24, /*->53277*/
/*53253*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53255*/         OPC_EmitConvertToTarget, 1,
/*53257*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*53260*/         OPC_EmitInteger, MVT::i32, 14, 
/*53263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                  // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*53277*/       0, /*End of Scope*/
/*53278*/     /*Scope*/ 55, /*->53334*/
/*53279*/       OPC_CheckValueType, MVT::i16,
/*53281*/       OPC_MoveParent,
/*53282*/       OPC_Scope, 24, /*->53308*/ // 2 children in Scope
/*53284*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*53286*/         OPC_EmitConvertToTarget, 1,
/*53288*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*53291*/         OPC_EmitInteger, MVT::i32, 14, 
/*53294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*53308*/       /*Scope*/ 24, /*->53333*/
/*53309*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53311*/         OPC_EmitConvertToTarget, 1,
/*53313*/         OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*53316*/         OPC_EmitInteger, MVT::i32, 14, 
/*53319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                  // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*53333*/       0, /*End of Scope*/
/*53334*/     0, /*End of Scope*/
/*53335*/   /*Scope*/ 19|128,1/*147*/, /*->53484*/
/*53337*/     OPC_RecordChild0, // #0 = $Src
/*53338*/     OPC_MoveChild, 1,
/*53340*/     OPC_Scope, 70, /*->53412*/ // 2 children in Scope
/*53342*/       OPC_CheckValueType, MVT::i8,
/*53344*/       OPC_MoveParent,
/*53345*/       OPC_Scope, 22, /*->53369*/ // 3 children in Scope
/*53347*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*53349*/         OPC_EmitInteger, MVT::i32, 0, 
/*53352*/         OPC_EmitInteger, MVT::i32, 14, 
/*53355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*53369*/       /*Scope*/ 18, /*->53388*/
/*53370*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*53372*/         OPC_EmitInteger, MVT::i32, 14, 
/*53375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*53388*/       /*Scope*/ 22, /*->53411*/
/*53389*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53391*/         OPC_EmitInteger, MVT::i32, 0, 
/*53394*/         OPC_EmitInteger, MVT::i32, 14, 
/*53397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                  // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*53411*/       0, /*End of Scope*/
/*53412*/     /*Scope*/ 70, /*->53483*/
/*53413*/       OPC_CheckValueType, MVT::i16,
/*53415*/       OPC_MoveParent,
/*53416*/       OPC_Scope, 22, /*->53440*/ // 3 children in Scope
/*53418*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*53420*/         OPC_EmitInteger, MVT::i32, 0, 
/*53423*/         OPC_EmitInteger, MVT::i32, 14, 
/*53426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*53440*/       /*Scope*/ 18, /*->53459*/
/*53441*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*53443*/         OPC_EmitInteger, MVT::i32, 14, 
/*53446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*53459*/       /*Scope*/ 22, /*->53482*/
/*53460*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*53462*/         OPC_EmitInteger, MVT::i32, 0, 
/*53465*/         OPC_EmitInteger, MVT::i32, 14, 
/*53468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                  // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*53482*/       0, /*End of Scope*/
/*53483*/     0, /*End of Scope*/
/*53484*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 96|128,16/*2144*/,  TARGET_VAL(ISD::FADD),// ->55633
/*53489*/   OPC_Scope, 113, /*->53604*/ // 14 children in Scope
/*53491*/     OPC_MoveChild, 0,
/*53493*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53496*/     OPC_MoveChild, 0,
/*53498*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53501*/     OPC_RecordChild0, // #0 = $Dn
/*53502*/     OPC_RecordChild1, // #1 = $Dm
/*53503*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*53505*/     OPC_MoveParent,
/*53506*/     OPC_MoveParent,
/*53507*/     OPC_RecordChild1, // #2 = $Ddin
/*53508*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*53510*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->53557
/*53513*/       OPC_Scope, 20, /*->53535*/ // 2 children in Scope
/*53515*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53517*/         OPC_EmitInteger, MVT::i32, 14, 
/*53520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53523*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53535*/       /*Scope*/ 20, /*->53556*/
/*53536*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53538*/         OPC_EmitInteger, MVT::i32, 14, 
/*53541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53556*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->53603
/*53559*/       OPC_Scope, 20, /*->53581*/ // 2 children in Scope
/*53561*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53563*/         OPC_EmitInteger, MVT::i32, 14, 
/*53566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*53581*/       /*Scope*/ 20, /*->53602*/
/*53582*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53584*/         OPC_EmitInteger, MVT::i32, 14, 
/*53587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53590*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*53602*/       0, /*End of Scope*/
              0, // EndSwitchType
/*53604*/   /*Scope*/ 115|128,1/*243*/, /*->53849*/
/*53606*/     OPC_RecordChild0, // #0 = $Ddin
/*53607*/     OPC_MoveChild, 1,
/*53609*/     OPC_SwitchOpcode /*2 cases */, 107,  TARGET_VAL(ISD::FNEG),// ->53720
/*53613*/       OPC_MoveChild, 0,
/*53615*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53618*/       OPC_RecordChild0, // #1 = $Dn
/*53619*/       OPC_RecordChild1, // #2 = $Dm
/*53620*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*53622*/       OPC_MoveParent,
/*53623*/       OPC_MoveParent,
/*53624*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*53626*/       OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->53673
/*53629*/         OPC_Scope, 20, /*->53651*/ // 2 children in Scope
/*53631*/           OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53633*/           OPC_EmitInteger, MVT::i32, 14, 
/*53636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53639*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53651*/         /*Scope*/ 20, /*->53672*/
/*53652*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53654*/           OPC_EmitInteger, MVT::i32, 14, 
/*53657*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53660*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*53672*/         0, /*End of Scope*/
                /*SwitchType*/ 44,  MVT::f32,// ->53719
/*53675*/         OPC_Scope, 20, /*->53697*/ // 2 children in Scope
/*53677*/           OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*53679*/           OPC_EmitInteger, MVT::i32, 14, 
/*53682*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53685*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*53697*/         /*Scope*/ 20, /*->53718*/
/*53698*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*53700*/           OPC_EmitInteger, MVT::i32, 14, 
/*53703*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53706*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*53718*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchOpcode*/ 125,  TARGET_VAL(ISD::FMUL),// ->53848
/*53723*/       OPC_Scope, 74, /*->53799*/ // 2 children in Scope
/*53725*/         OPC_RecordChild0, // #1 = $Vn
/*53726*/         OPC_MoveChild, 1,
/*53728*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53731*/         OPC_RecordChild0, // #2 = $Vm
/*53732*/         OPC_CheckChild0Type, MVT::v2f32,
/*53734*/         OPC_RecordChild1, // #3 = $lane
/*53735*/         OPC_MoveChild, 1,
/*53737*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53740*/         OPC_MoveParent,
/*53741*/         OPC_MoveParent,
/*53742*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*53744*/         OPC_MoveParent,
/*53745*/         OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*53747*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->53773
/*53750*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53752*/           OPC_EmitConvertToTarget, 3,
/*53754*/           OPC_EmitInteger, MVT::i32, 14, 
/*53757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53760*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->53798
/*53775*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53777*/           OPC_EmitConvertToTarget, 3,
/*53779*/           OPC_EmitInteger, MVT::i32, 14, 
/*53782*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53785*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*53799*/       /*Scope*/ 47, /*->53847*/
/*53800*/         OPC_MoveChild, 0,
/*53802*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53805*/         OPC_RecordChild0, // #1 = $Vm
/*53806*/         OPC_CheckChild0Type, MVT::v2f32,
/*53808*/         OPC_RecordChild1, // #2 = $lane
/*53809*/         OPC_MoveChild, 1,
/*53811*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53814*/         OPC_MoveParent,
/*53815*/         OPC_MoveParent,
/*53816*/         OPC_RecordChild1, // #3 = $Vn
/*53817*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*53819*/         OPC_MoveParent,
/*53820*/         OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*53822*/         OPC_CheckType, MVT::v2f32,
/*53824*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53826*/         OPC_EmitConvertToTarget, 2,
/*53828*/         OPC_EmitInteger, MVT::i32, 14, 
/*53831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*53847*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*53849*/   /*Scope*/ 105, /*->53955*/
/*53850*/     OPC_MoveChild, 0,
/*53852*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53855*/     OPC_Scope, 48, /*->53905*/ // 2 children in Scope
/*53857*/       OPC_RecordChild0, // #0 = $Vn
/*53858*/       OPC_MoveChild, 1,
/*53860*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53863*/       OPC_RecordChild0, // #1 = $Vm
/*53864*/       OPC_CheckChild0Type, MVT::v2f32,
/*53866*/       OPC_RecordChild1, // #2 = $lane
/*53867*/       OPC_MoveChild, 1,
/*53869*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53872*/       OPC_MoveParent,
/*53873*/       OPC_MoveParent,
/*53874*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*53876*/       OPC_MoveParent,
/*53877*/       OPC_RecordChild1, // #3 = $src1
/*53878*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*53880*/       OPC_CheckType, MVT::v2f32,
/*53882*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53884*/       OPC_EmitConvertToTarget, 2,
/*53886*/       OPC_EmitInteger, MVT::i32, 14, 
/*53889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*53905*/     /*Scope*/ 48, /*->53954*/
/*53906*/       OPC_MoveChild, 0,
/*53908*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53911*/       OPC_RecordChild0, // #0 = $Vm
/*53912*/       OPC_CheckChild0Type, MVT::v2f32,
/*53914*/       OPC_RecordChild1, // #1 = $lane
/*53915*/       OPC_MoveChild, 1,
/*53917*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53920*/       OPC_MoveParent,
/*53921*/       OPC_MoveParent,
/*53922*/       OPC_RecordChild1, // #2 = $Vn
/*53923*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*53925*/       OPC_MoveParent,
/*53926*/       OPC_RecordChild1, // #3 = $src1
/*53927*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*53929*/       OPC_CheckType, MVT::v2f32,
/*53931*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53933*/       OPC_EmitConvertToTarget, 1,
/*53935*/       OPC_EmitInteger, MVT::i32, 14, 
/*53938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*53954*/     0, /*End of Scope*/
/*53955*/   /*Scope*/ 53, /*->54009*/
/*53956*/     OPC_RecordChild0, // #0 = $src1
/*53957*/     OPC_MoveChild, 1,
/*53959*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53962*/     OPC_MoveChild, 0,
/*53964*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53967*/     OPC_RecordChild0, // #1 = $Vm
/*53968*/     OPC_CheckChild0Type, MVT::v2f32,
/*53970*/     OPC_RecordChild1, // #2 = $lane
/*53971*/     OPC_MoveChild, 1,
/*53973*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53976*/     OPC_MoveParent,
/*53977*/     OPC_MoveParent,
/*53978*/     OPC_RecordChild1, // #3 = $Vn
/*53979*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*53981*/     OPC_MoveParent,
/*53982*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*53984*/     OPC_CheckType, MVT::v4f32,
/*53986*/     OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53988*/     OPC_EmitConvertToTarget, 2,
/*53990*/     OPC_EmitInteger, MVT::i32, 14, 
/*53993*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53996*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*54009*/   /*Scope*/ 105, /*->54115*/
/*54010*/     OPC_MoveChild, 0,
/*54012*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54015*/     OPC_Scope, 48, /*->54065*/ // 2 children in Scope
/*54017*/       OPC_RecordChild0, // #0 = $Vn
/*54018*/       OPC_MoveChild, 1,
/*54020*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54023*/       OPC_RecordChild0, // #1 = $Vm
/*54024*/       OPC_CheckChild0Type, MVT::v2f32,
/*54026*/       OPC_RecordChild1, // #2 = $lane
/*54027*/       OPC_MoveChild, 1,
/*54029*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54032*/       OPC_MoveParent,
/*54033*/       OPC_MoveParent,
/*54034*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54036*/       OPC_MoveParent,
/*54037*/       OPC_RecordChild1, // #3 = $src1
/*54038*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54040*/       OPC_CheckType, MVT::v4f32,
/*54042*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54044*/       OPC_EmitConvertToTarget, 2,
/*54046*/       OPC_EmitInteger, MVT::i32, 14, 
/*54049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54052*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*54065*/     /*Scope*/ 48, /*->54114*/
/*54066*/       OPC_MoveChild, 0,
/*54068*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54071*/       OPC_RecordChild0, // #0 = $Vm
/*54072*/       OPC_CheckChild0Type, MVT::v2f32,
/*54074*/       OPC_RecordChild1, // #1 = $lane
/*54075*/       OPC_MoveChild, 1,
/*54077*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54080*/       OPC_MoveParent,
/*54081*/       OPC_MoveParent,
/*54082*/       OPC_RecordChild1, // #2 = $Vn
/*54083*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54085*/       OPC_MoveParent,
/*54086*/       OPC_RecordChild1, // #3 = $src1
/*54087*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54089*/       OPC_CheckType, MVT::v4f32,
/*54091*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54093*/       OPC_EmitConvertToTarget, 1,
/*54095*/       OPC_EmitInteger, MVT::i32, 14, 
/*54098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*54114*/     0, /*End of Scope*/
/*54115*/   /*Scope*/ 10|128,1/*138*/, /*->54255*/
/*54117*/     OPC_RecordChild0, // #0 = $src1
/*54118*/     OPC_MoveChild, 1,
/*54120*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54123*/     OPC_Scope, 64, /*->54189*/ // 2 children in Scope
/*54125*/       OPC_RecordChild0, // #1 = $src2
/*54126*/       OPC_MoveChild, 1,
/*54128*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54131*/       OPC_RecordChild0, // #2 = $src3
/*54132*/       OPC_CheckChild0Type, MVT::v4f32,
/*54134*/       OPC_RecordChild1, // #3 = $lane
/*54135*/       OPC_MoveChild, 1,
/*54137*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54140*/       OPC_MoveParent,
/*54141*/       OPC_MoveParent,
/*54142*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54144*/       OPC_MoveParent,
/*54145*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54147*/       OPC_CheckType, MVT::v4f32,
/*54149*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54151*/       OPC_EmitConvertToTarget, 3,
/*54153*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*54156*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*54165*/       OPC_EmitConvertToTarget, 3,
/*54167*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*54170*/       OPC_EmitInteger, MVT::i32, 14, 
/*54173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54189*/     /*Scope*/ 64, /*->54254*/
/*54190*/       OPC_MoveChild, 0,
/*54192*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54195*/       OPC_RecordChild0, // #1 = $src3
/*54196*/       OPC_CheckChild0Type, MVT::v4f32,
/*54198*/       OPC_RecordChild1, // #2 = $lane
/*54199*/       OPC_MoveChild, 1,
/*54201*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54204*/       OPC_MoveParent,
/*54205*/       OPC_MoveParent,
/*54206*/       OPC_RecordChild1, // #3 = $src2
/*54207*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54209*/       OPC_MoveParent,
/*54210*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54212*/       OPC_CheckType, MVT::v4f32,
/*54214*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54216*/       OPC_EmitConvertToTarget, 2,
/*54218*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*54221*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*54230*/       OPC_EmitConvertToTarget, 2,
/*54232*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*54235*/       OPC_EmitInteger, MVT::i32, 14, 
/*54238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54254*/     0, /*End of Scope*/
/*54255*/   /*Scope*/ 66|128,1/*194*/, /*->54451*/
/*54257*/     OPC_MoveChild, 0,
/*54259*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54262*/     OPC_Scope, 65, /*->54329*/ // 3 children in Scope
/*54264*/       OPC_RecordChild0, // #0 = $src2
/*54265*/       OPC_MoveChild, 1,
/*54267*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54270*/       OPC_RecordChild0, // #1 = $src3
/*54271*/       OPC_CheckChild0Type, MVT::v4f32,
/*54273*/       OPC_RecordChild1, // #2 = $lane
/*54274*/       OPC_MoveChild, 1,
/*54276*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54279*/       OPC_MoveParent,
/*54280*/       OPC_MoveParent,
/*54281*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54283*/       OPC_MoveParent,
/*54284*/       OPC_RecordChild1, // #3 = $src1
/*54285*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54287*/       OPC_CheckType, MVT::v4f32,
/*54289*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54291*/       OPC_EmitConvertToTarget, 2,
/*54293*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*54296*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*54305*/       OPC_EmitConvertToTarget, 2,
/*54307*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*54310*/       OPC_EmitInteger, MVT::i32, 14, 
/*54313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54329*/     /*Scope*/ 65, /*->54395*/
/*54330*/       OPC_MoveChild, 0,
/*54332*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*54335*/       OPC_RecordChild0, // #0 = $src3
/*54336*/       OPC_CheckChild0Type, MVT::v4f32,
/*54338*/       OPC_RecordChild1, // #1 = $lane
/*54339*/       OPC_MoveChild, 1,
/*54341*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54344*/       OPC_MoveParent,
/*54345*/       OPC_MoveParent,
/*54346*/       OPC_RecordChild1, // #2 = $src2
/*54347*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54349*/       OPC_MoveParent,
/*54350*/       OPC_RecordChild1, // #3 = $src1
/*54351*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54353*/       OPC_CheckType, MVT::v4f32,
/*54355*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*54357*/       OPC_EmitConvertToTarget, 1,
/*54359*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*54362*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*54371*/       OPC_EmitConvertToTarget, 1,
/*54373*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*54376*/       OPC_EmitInteger, MVT::i32, 14, 
/*54379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*54395*/     /*Scope*/ 54, /*->54450*/
/*54396*/       OPC_RecordChild0, // #0 = $Dn
/*54397*/       OPC_RecordChild1, // #1 = $Dm
/*54398*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54400*/       OPC_MoveParent,
/*54401*/       OPC_RecordChild1, // #2 = $Ddin
/*54402*/       OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54404*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54427
/*54407*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54409*/         OPC_EmitInteger, MVT::i32, 14, 
/*54412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54415*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->54449
/*54429*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54431*/         OPC_EmitInteger, MVT::i32, 14, 
/*54434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*54450*/     0, /*End of Scope*/
/*54451*/   /*Scope*/ 59, /*->54511*/
/*54452*/     OPC_RecordChild0, // #0 = $dstin
/*54453*/     OPC_MoveChild, 1,
/*54455*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54458*/     OPC_RecordChild0, // #1 = $a
/*54459*/     OPC_RecordChild1, // #2 = $b
/*54460*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54462*/     OPC_MoveParent,
/*54463*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54465*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54488
/*54468*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54470*/       OPC_EmitInteger, MVT::i32, 14, 
/*54473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54476*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->54510
/*54490*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54492*/       OPC_EmitInteger, MVT::i32, 14, 
/*54495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*54511*/   /*Scope*/ 59, /*->54571*/
/*54512*/     OPC_MoveChild, 0,
/*54514*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54517*/     OPC_RecordChild0, // #0 = $Dn
/*54518*/     OPC_RecordChild1, // #1 = $Dm
/*54519*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54521*/     OPC_MoveParent,
/*54522*/     OPC_RecordChild1, // #2 = $Ddin
/*54523*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54525*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->54548
/*54528*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54530*/       OPC_EmitInteger, MVT::i32, 14, 
/*54533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->54570
/*54550*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54552*/       OPC_EmitInteger, MVT::i32, 14, 
/*54555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*54571*/   /*Scope*/ 23|128,1/*151*/, /*->54724*/
/*54573*/     OPC_RecordChild0, // #0 = $dstin
/*54574*/     OPC_MoveChild, 1,
/*54576*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54579*/     OPC_RecordChild0, // #1 = $a
/*54580*/     OPC_RecordChild1, // #2 = $b
/*54581*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54583*/     OPC_MoveParent,
/*54584*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54586*/     OPC_SwitchType /*4 cases */, 20,  MVT::f64,// ->54609
/*54589*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54591*/       OPC_EmitInteger, MVT::i32, 14, 
/*54594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->54631
/*54611*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54613*/       OPC_EmitInteger, MVT::i32, 14, 
/*54616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54619*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              /*SwitchType*/ 44,  MVT::v2f32,// ->54677
/*54633*/       OPC_Scope, 20, /*->54655*/ // 2 children in Scope
/*54635*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54637*/         OPC_EmitInteger, MVT::i32, 14, 
/*54640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54643*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54655*/       /*Scope*/ 20, /*->54676*/
/*54656*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54658*/         OPC_EmitInteger, MVT::i32, 14, 
/*54661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54676*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->54723
/*54679*/       OPC_Scope, 20, /*->54701*/ // 2 children in Scope
/*54681*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54683*/         OPC_EmitInteger, MVT::i32, 14, 
/*54686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54689*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54701*/       /*Scope*/ 20, /*->54722*/
/*54702*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54704*/         OPC_EmitInteger, MVT::i32, 14, 
/*54707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54710*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54722*/       0, /*End of Scope*/
              0, // EndSwitchType
/*54724*/   /*Scope*/ 107, /*->54832*/
/*54725*/     OPC_MoveChild, 0,
/*54727*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54730*/     OPC_RecordChild0, // #0 = $Vn
/*54731*/     OPC_RecordChild1, // #1 = $Vm
/*54732*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*54734*/     OPC_MoveParent,
/*54735*/     OPC_RecordChild1, // #2 = $src1
/*54736*/     OPC_CheckPredicate, 97, // Predicate_fadd_mlx
/*54738*/     OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->54785
/*54741*/       OPC_Scope, 20, /*->54763*/ // 2 children in Scope
/*54743*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54745*/         OPC_EmitInteger, MVT::i32, 14, 
/*54748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54751*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54763*/       /*Scope*/ 20, /*->54784*/
/*54764*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54766*/         OPC_EmitInteger, MVT::i32, 14, 
/*54769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*54784*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::v4f32,// ->54831
/*54787*/       OPC_Scope, 20, /*->54809*/ // 2 children in Scope
/*54789*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54791*/         OPC_EmitInteger, MVT::i32, 14, 
/*54794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54809*/       /*Scope*/ 20, /*->54830*/
/*54810*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54812*/         OPC_EmitInteger, MVT::i32, 14, 
/*54815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54818*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*54830*/       0, /*End of Scope*/
              0, // EndSwitchType
/*54832*/   /*Scope*/ 41|128,2/*297*/, /*->55131*/
/*54834*/     OPC_RecordChild0, // #0 = $acc
/*54835*/     OPC_MoveChild, 1,
/*54837*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*54840*/     OPC_RecordChild0, // #1 = $a
/*54841*/     OPC_RecordChild1, // #2 = $b
/*54842*/     OPC_MoveParent,
/*54843*/     OPC_CheckType, MVT::f32,
/*54845*/     OPC_Scope, 12|128,1/*140*/, /*->54988*/ // 2 children in Scope
/*54848*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*54850*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*54857*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54860*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*54869*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54872*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*54882*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*54889*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54892*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*54901*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54904*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*54914*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*54921*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54924*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*54933*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54936*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*54946*/       OPC_EmitInteger, MVT::i32, 14, 
/*54949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54952*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*54964*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54967*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*54976*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*54979*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*54988*/     /*Scope*/ 12|128,1/*140*/, /*->55130*/
/*54990*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*54992*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*54999*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55002*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*55011*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55014*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*55024*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*55031*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55034*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55043*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55046*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*55056*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*55063*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55066*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*55075*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55078*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*55088*/       OPC_EmitInteger, MVT::i32, 14, 
/*55091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55094*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*55106*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55109*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*55118*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55121*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55130*/     0, /*End of Scope*/
/*55131*/   /*Scope*/ 41|128,2/*297*/, /*->55430*/
/*55133*/     OPC_MoveChild, 0,
/*55135*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55138*/     OPC_RecordChild0, // #0 = $a
/*55139*/     OPC_RecordChild1, // #1 = $b
/*55140*/     OPC_MoveParent,
/*55141*/     OPC_RecordChild1, // #2 = $acc
/*55142*/     OPC_CheckType, MVT::f32,
/*55144*/     OPC_Scope, 12|128,1/*140*/, /*->55287*/ // 2 children in Scope
/*55147*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55149*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*55156*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55159*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*55168*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55171*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*55181*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*55188*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55191*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55200*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55203*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*55213*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*55220*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55223*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*55232*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55235*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*55245*/       OPC_EmitInteger, MVT::i32, 14, 
/*55248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55251*/       OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*55263*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55266*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*55275*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55278*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55287*/     /*Scope*/ 12|128,1/*140*/, /*->55429*/
/*55289*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55291*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*55298*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55301*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*55310*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55313*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*55323*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*55330*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55333*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*55342*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55345*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*55355*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*55362*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55365*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*55374*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55377*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*55387*/       OPC_EmitInteger, MVT::i32, 14, 
/*55390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55393*/       OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*55405*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55408*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*55417*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55420*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55429*/     0, /*End of Scope*/
/*55430*/   /*Scope*/ 72|128,1/*200*/, /*->55632*/
/*55432*/     OPC_RecordChild0, // #0 = $Dn
/*55433*/     OPC_RecordChild1, // #1 = $Dm
/*55434*/     OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->55456
/*55437*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*55439*/       OPC_EmitInteger, MVT::i32, 14, 
/*55442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55445*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->55589
/*55459*/       OPC_Scope, 19, /*->55480*/ // 2 children in Scope
/*55461*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*55463*/         OPC_EmitInteger, MVT::i32, 14, 
/*55466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55469*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*55480*/       /*Scope*/ 107, /*->55588*/
/*55481*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*55483*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*55490*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55493*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*55502*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55505*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*55515*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*55522*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55525*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*55534*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55537*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*55547*/         OPC_EmitInteger, MVT::i32, 14, 
/*55550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55553*/         OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*55564*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*55567*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*55576*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55579*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                  // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*55588*/       0, /*End of Scope*/
              /*SwitchType*/ 19,  MVT::v2f32,// ->55610
/*55591*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55593*/       OPC_EmitInteger, MVT::i32, 14, 
/*55596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->55631
/*55612*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55614*/       OPC_EmitInteger, MVT::i32, 14, 
/*55617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*55632*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 96|128,9/*1248*/,  TARGET_VAL(ISD::FSUB),// ->56885
/*55637*/   OPC_Scope, 113, /*->55752*/ // 6 children in Scope
/*55639*/     OPC_MoveChild, 0,
/*55641*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*55644*/     OPC_MoveChild, 0,
/*55646*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55649*/     OPC_RecordChild0, // #0 = $Dn
/*55650*/     OPC_RecordChild1, // #1 = $Dm
/*55651*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*55653*/     OPC_MoveParent,
/*55654*/     OPC_MoveParent,
/*55655*/     OPC_RecordChild1, // #2 = $Ddin
/*55656*/     OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*55658*/     OPC_SwitchType /*2 cases */, 44,  MVT::f64,// ->55705
/*55661*/       OPC_Scope, 20, /*->55683*/ // 2 children in Scope
/*55663*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55665*/         OPC_EmitInteger, MVT::i32, 14, 
/*55668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55671*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*55683*/       /*Scope*/ 20, /*->55704*/
/*55684*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55686*/         OPC_EmitInteger, MVT::i32, 14, 
/*55689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55692*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*55704*/       0, /*End of Scope*/
              /*SwitchType*/ 44,  MVT::f32,// ->55751
/*55707*/       OPC_Scope, 20, /*->55729*/ // 2 children in Scope
/*55709*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*55711*/         OPC_EmitInteger, MVT::i32, 14, 
/*55714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*55729*/       /*Scope*/ 20, /*->55750*/
/*55730*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*55732*/         OPC_EmitInteger, MVT::i32, 14, 
/*55735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*55750*/       0, /*End of Scope*/
              0, // EndSwitchType
/*55752*/   /*Scope*/ 86|128,2/*342*/, /*->56096*/
/*55754*/     OPC_RecordChild0, // #0 = $src1
/*55755*/     OPC_MoveChild, 1,
/*55757*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*55760*/     OPC_Scope, 74, /*->55836*/ // 5 children in Scope
/*55762*/       OPC_RecordChild0, // #1 = $Vn
/*55763*/       OPC_MoveChild, 1,
/*55765*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55768*/       OPC_RecordChild0, // #2 = $Vm
/*55769*/       OPC_CheckChild0Type, MVT::v2f32,
/*55771*/       OPC_RecordChild1, // #3 = $lane
/*55772*/       OPC_MoveChild, 1,
/*55774*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55777*/       OPC_MoveParent,
/*55778*/       OPC_MoveParent,
/*55779*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*55781*/       OPC_MoveParent,
/*55782*/       OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*55784*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->55810
/*55787*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55789*/         OPC_EmitConvertToTarget, 3,
/*55791*/         OPC_EmitInteger, MVT::i32, 14, 
/*55794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->55835
/*55812*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55814*/         OPC_EmitConvertToTarget, 3,
/*55816*/         OPC_EmitInteger, MVT::i32, 14, 
/*55819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*55836*/     /*Scope*/ 74, /*->55911*/
/*55837*/       OPC_MoveChild, 0,
/*55839*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55842*/       OPC_RecordChild0, // #1 = $Vm
/*55843*/       OPC_CheckChild0Type, MVT::v2f32,
/*55845*/       OPC_RecordChild1, // #2 = $lane
/*55846*/       OPC_MoveChild, 1,
/*55848*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55851*/       OPC_MoveParent,
/*55852*/       OPC_MoveParent,
/*55853*/       OPC_RecordChild1, // #3 = $Vn
/*55854*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*55856*/       OPC_MoveParent,
/*55857*/       OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*55859*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->55885
/*55862*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55864*/         OPC_EmitConvertToTarget, 2,
/*55866*/         OPC_EmitInteger, MVT::i32, 14, 
/*55869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->55910
/*55887*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55889*/         OPC_EmitConvertToTarget, 2,
/*55891*/         OPC_EmitInteger, MVT::i32, 14, 
/*55894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55897*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*55911*/     /*Scope*/ 64, /*->55976*/
/*55912*/       OPC_RecordChild0, // #1 = $src2
/*55913*/       OPC_MoveChild, 1,
/*55915*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55918*/       OPC_RecordChild0, // #2 = $src3
/*55919*/       OPC_CheckChild0Type, MVT::v4f32,
/*55921*/       OPC_RecordChild1, // #3 = $lane
/*55922*/       OPC_MoveChild, 1,
/*55924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55927*/       OPC_MoveParent,
/*55928*/       OPC_MoveParent,
/*55929*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*55931*/       OPC_MoveParent,
/*55932*/       OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*55934*/       OPC_CheckType, MVT::v4f32,
/*55936*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*55938*/       OPC_EmitConvertToTarget, 3,
/*55940*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*55943*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*55952*/       OPC_EmitConvertToTarget, 3,
/*55954*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*55957*/       OPC_EmitInteger, MVT::i32, 14, 
/*55960*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55963*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*55976*/     /*Scope*/ 64, /*->56041*/
/*55977*/       OPC_MoveChild, 0,
/*55979*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55982*/       OPC_RecordChild0, // #1 = $src3
/*55983*/       OPC_CheckChild0Type, MVT::v4f32,
/*55985*/       OPC_RecordChild1, // #2 = $lane
/*55986*/       OPC_MoveChild, 1,
/*55988*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55991*/       OPC_MoveParent,
/*55992*/       OPC_MoveParent,
/*55993*/       OPC_RecordChild1, // #3 = $src2
/*55994*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*55996*/       OPC_MoveParent,
/*55997*/       OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*55999*/       OPC_CheckType, MVT::v4f32,
/*56001*/       OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*56003*/       OPC_EmitConvertToTarget, 2,
/*56005*/       OPC_EmitNodeXForm, 3, 4, // DSubReg_i32_reg
/*56008*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*56017*/       OPC_EmitConvertToTarget, 2,
/*56019*/       OPC_EmitNodeXForm, 4, 7, // SubReg_i32_lane
/*56022*/       OPC_EmitInteger, MVT::i32, 14, 
/*56025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56041*/     /*Scope*/ 53, /*->56095*/
/*56042*/       OPC_RecordChild0, // #1 = $a
/*56043*/       OPC_RecordChild1, // #2 = $b
/*56044*/       OPC_CheckPredicate, 96, // Predicate_fmul_su
/*56046*/       OPC_MoveParent,
/*56047*/       OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*56049*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56072
/*56052*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*56054*/         OPC_EmitInteger, MVT::i32, 14, 
/*56057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->56094
/*56074*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*56076*/         OPC_EmitInteger, MVT::i32, 14, 
/*56079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*56095*/     0, /*End of Scope*/
/*56096*/   /*Scope*/ 59, /*->56156*/
/*56097*/     OPC_MoveChild, 0,
/*56099*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56102*/     OPC_RecordChild0, // #0 = $Dn
/*56103*/     OPC_RecordChild1, // #1 = $Dm
/*56104*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*56106*/     OPC_MoveParent,
/*56107*/     OPC_RecordChild1, // #2 = $Ddin
/*56108*/     OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*56110*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56133
/*56113*/       OPC_CheckPatternPredicate, 32, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*56115*/       OPC_EmitInteger, MVT::i32, 14, 
/*56118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->56155
/*56135*/       OPC_CheckPatternPredicate, 34, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*56137*/       OPC_EmitInteger, MVT::i32, 14, 
/*56140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*56156*/   /*Scope*/ 59, /*->56216*/
/*56157*/     OPC_RecordChild0, // #0 = $dstin
/*56158*/     OPC_MoveChild, 1,
/*56160*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56163*/     OPC_RecordChild0, // #1 = $a
/*56164*/     OPC_RecordChild1, // #2 = $b
/*56165*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*56167*/     OPC_MoveParent,
/*56168*/     OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*56170*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56193
/*56173*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56175*/       OPC_EmitInteger, MVT::i32, 14, 
/*56178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->56215
/*56195*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56197*/       OPC_EmitInteger, MVT::i32, 14, 
/*56200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*56216*/   /*Scope*/ 59, /*->56276*/
/*56217*/     OPC_MoveChild, 0,
/*56219*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56222*/     OPC_RecordChild0, // #0 = $Dn
/*56223*/     OPC_RecordChild1, // #1 = $Dm
/*56224*/     OPC_CheckPredicate, 96, // Predicate_fmul_su
/*56226*/     OPC_MoveParent,
/*56227*/     OPC_RecordChild1, // #2 = $Ddin
/*56228*/     OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*56230*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->56253
/*56233*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56235*/       OPC_EmitInteger, MVT::i32, 14, 
/*56238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56241*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->56275
/*56255*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56257*/       OPC_EmitInteger, MVT::i32, 14, 
/*56260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*56276*/   /*Scope*/ 94|128,4/*606*/, /*->56884*/
/*56278*/     OPC_RecordChild0, // #0 = $src1
/*56279*/     OPC_Scope, 16|128,3/*400*/, /*->56682*/ // 2 children in Scope
/*56282*/       OPC_MoveChild, 1,
/*56284*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*56287*/       OPC_RecordChild0, // #1 = $Vn
/*56288*/       OPC_RecordChild1, // #2 = $Vm
/*56289*/       OPC_Scope, 99, /*->56390*/ // 2 children in Scope
/*56291*/         OPC_CheckPredicate, 96, // Predicate_fmul_su
/*56293*/         OPC_MoveParent,
/*56294*/         OPC_CheckPredicate, 98, // Predicate_fsub_mlx
/*56296*/         OPC_SwitchType /*2 cases */, 44,  MVT::v2f32,// ->56343
/*56299*/           OPC_Scope, 20, /*->56321*/ // 2 children in Scope
/*56301*/             OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*56303*/             OPC_EmitInteger, MVT::i32, 14, 
/*56306*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56309*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56321*/           /*Scope*/ 20, /*->56342*/
/*56322*/             OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56324*/             OPC_EmitInteger, MVT::i32, 14, 
/*56327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56330*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                          1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56342*/           0, /*End of Scope*/
                  /*SwitchType*/ 44,  MVT::v4f32,// ->56389
/*56345*/           OPC_Scope, 20, /*->56367*/ // 2 children in Scope
/*56347*/             OPC_CheckPatternPredicate, 37, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*56349*/             OPC_EmitInteger, MVT::i32, 14, 
/*56352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56355*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56367*/           /*Scope*/ 20, /*->56388*/
/*56368*/             OPC_CheckPatternPredicate, 33, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56370*/             OPC_EmitInteger, MVT::i32, 14, 
/*56373*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56376*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                          1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                      // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56388*/           0, /*End of Scope*/
                  0, // EndSwitchType
/*56390*/       /*Scope*/ 33|128,2/*289*/, /*->56681*/
/*56392*/         OPC_MoveParent,
/*56393*/         OPC_CheckType, MVT::f32,
/*56395*/         OPC_Scope, 12|128,1/*140*/, /*->56538*/ // 2 children in Scope
/*56398*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*56400*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*56407*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56410*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*56419*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56422*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*56432*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*56439*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56442*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*56451*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56454*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*56464*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*56471*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56474*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*56483*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56486*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*56496*/           OPC_EmitInteger, MVT::i32, 14, 
/*56499*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56502*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*56514*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56517*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*56526*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56529*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*56538*/         /*Scope*/ 12|128,1/*140*/, /*->56680*/
/*56540*/           OPC_CheckPatternPredicate, 39, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin())
/*56542*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*56549*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56552*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*56561*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56564*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*56574*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*56581*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56584*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*56593*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56596*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*56606*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*56613*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56616*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*56625*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56628*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*56638*/           OPC_EmitInteger, MVT::i32, 14, 
/*56641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56644*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*56656*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56659*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*56668*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56671*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*56680*/         0, /*End of Scope*/
/*56681*/       0, /*End of Scope*/
/*56682*/     /*Scope*/ 71|128,1/*199*/, /*->56883*/
/*56684*/       OPC_RecordChild1, // #1 = $Dm
/*56685*/       OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->56707
/*56688*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*56690*/         OPC_EmitInteger, MVT::i32, 14, 
/*56693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56696*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->56840
/*56710*/         OPC_Scope, 19, /*->56731*/ // 2 children in Scope
/*56712*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*56714*/           OPC_EmitInteger, MVT::i32, 14, 
/*56717*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56720*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*56731*/         /*Scope*/ 107, /*->56839*/
/*56732*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*56734*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*56741*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56744*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*56753*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56756*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*56766*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*56773*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56776*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*56785*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56788*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*56798*/           OPC_EmitInteger, MVT::i32, 14, 
/*56801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56804*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*56815*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56818*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*56827*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56830*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*56839*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v2f32,// ->56861
/*56842*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56844*/         OPC_EmitInteger, MVT::i32, 14, 
/*56847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->56882
/*56863*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56865*/         OPC_EmitInteger, MVT::i32, 14, 
/*56868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*56883*/     0, /*End of Scope*/
/*56884*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63|128,5/*703*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->57592
/*56889*/   OPC_RecordChild0, // #0 = $src
/*56890*/   OPC_Scope, 85|128,2/*341*/, /*->57234*/ // 2 children in Scope
/*56893*/     OPC_MoveChild, 1,
/*56895*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*56898*/     OPC_RecordMemRef,
/*56899*/     OPC_RecordNode, // #1 = 'ld' chained node
/*56900*/     OPC_CheckFoldableChainNode,
/*56901*/     OPC_RecordChild1, // #2 = $Rn
/*56902*/     OPC_CheckChild1Type, MVT::i32,
/*56904*/     OPC_CheckPredicate, 29, // Predicate_unindexedload
/*56906*/     OPC_Scope, 86, /*->56994*/ // 4 children in Scope
/*56908*/       OPC_CheckPredicate, 64, // Predicate_extload
/*56910*/       OPC_CheckType, MVT::i32,
/*56912*/       OPC_Scope, 39, /*->56953*/ // 2 children in Scope
/*56914*/         OPC_CheckPredicate, 66, // Predicate_extloadi8
/*56916*/         OPC_MoveParent,
/*56917*/         OPC_RecordChild2, // #3 = $lane
/*56918*/         OPC_MoveChild, 2,
/*56920*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56923*/         OPC_MoveParent,
/*56924*/         OPC_CheckType, MVT::v8i8,
/*56926*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56928*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*56931*/         OPC_EmitMergeInputChains1_1,
/*56932*/         OPC_EmitConvertToTarget, 3,
/*56934*/         OPC_EmitInteger, MVT::i32, 14, 
/*56937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*56953*/       /*Scope*/ 39, /*->56993*/
/*56954*/         OPC_CheckPredicate, 67, // Predicate_extloadi16
/*56956*/         OPC_MoveParent,
/*56957*/         OPC_RecordChild2, // #3 = $lane
/*56958*/         OPC_MoveChild, 2,
/*56960*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56963*/         OPC_MoveParent,
/*56964*/         OPC_CheckType, MVT::v4i16,
/*56966*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56968*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*56971*/         OPC_EmitMergeInputChains1_1,
/*56972*/         OPC_EmitConvertToTarget, 3,
/*56974*/         OPC_EmitInteger, MVT::i32, 14, 
/*56977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*56993*/       0, /*End of Scope*/
/*56994*/     /*Scope*/ 41, /*->57036*/
/*56995*/       OPC_CheckPredicate, 30, // Predicate_load
/*56997*/       OPC_CheckType, MVT::i32,
/*56999*/       OPC_MoveParent,
/*57000*/       OPC_RecordChild2, // #3 = $lane
/*57001*/       OPC_MoveChild, 2,
/*57003*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57006*/       OPC_MoveParent,
/*57007*/       OPC_CheckType, MVT::v2i32,
/*57009*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57011*/       OPC_CheckComplexPat, /*CP*/14, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*57014*/       OPC_EmitMergeInputChains1_1,
/*57015*/       OPC_EmitConvertToTarget, 3,
/*57017*/       OPC_EmitInteger, MVT::i32, 14, 
/*57020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*57036*/     /*Scope*/ 86, /*->57123*/
/*57037*/       OPC_CheckPredicate, 64, // Predicate_extload
/*57039*/       OPC_CheckType, MVT::i32,
/*57041*/       OPC_Scope, 39, /*->57082*/ // 2 children in Scope
/*57043*/         OPC_CheckPredicate, 66, // Predicate_extloadi8
/*57045*/         OPC_MoveParent,
/*57046*/         OPC_RecordChild2, // #3 = $lane
/*57047*/         OPC_MoveChild, 2,
/*57049*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57052*/         OPC_MoveParent,
/*57053*/         OPC_CheckType, MVT::v16i8,
/*57055*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57057*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*57060*/         OPC_EmitMergeInputChains1_1,
/*57061*/         OPC_EmitConvertToTarget, 3,
/*57063*/         OPC_EmitInteger, MVT::i32, 14, 
/*57066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*57082*/       /*Scope*/ 39, /*->57122*/
/*57083*/         OPC_CheckPredicate, 67, // Predicate_extloadi16
/*57085*/         OPC_MoveParent,
/*57086*/         OPC_RecordChild2, // #3 = $lane
/*57087*/         OPC_MoveChild, 2,
/*57089*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57092*/         OPC_MoveParent,
/*57093*/         OPC_CheckType, MVT::v8i16,
/*57095*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57097*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*57100*/         OPC_EmitMergeInputChains1_1,
/*57101*/         OPC_EmitConvertToTarget, 3,
/*57103*/         OPC_EmitInteger, MVT::i32, 14, 
/*57106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57109*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*57122*/       0, /*End of Scope*/
/*57123*/     /*Scope*/ 109, /*->57233*/
/*57124*/       OPC_CheckPredicate, 30, // Predicate_load
/*57126*/       OPC_SwitchType /*2 cases */, 37,  MVT::i32,// ->57166
/*57129*/         OPC_MoveParent,
/*57130*/         OPC_RecordChild2, // #3 = $lane
/*57131*/         OPC_MoveChild, 2,
/*57133*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57136*/         OPC_MoveParent,
/*57137*/         OPC_CheckType, MVT::v4i32,
/*57139*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57141*/         OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*57144*/         OPC_EmitMergeInputChains1_1,
/*57145*/         OPC_EmitConvertToTarget, 3,
/*57147*/         OPC_EmitInteger, MVT::i32, 14, 
/*57150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
                /*SwitchType*/ 64,  MVT::f32,// ->57232
/*57168*/         OPC_MoveParent,
/*57169*/         OPC_RecordChild2, // #3 = $lane
/*57170*/         OPC_MoveChild, 2,
/*57172*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57175*/         OPC_MoveParent,
/*57176*/         OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->57204
/*57179*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*57182*/           OPC_EmitMergeInputChains1_1,
/*57183*/           OPC_EmitConvertToTarget, 3,
/*57185*/           OPC_EmitInteger, MVT::i32, 14, 
/*57188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57191*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
                  /*SwitchType*/ 25,  MVT::v4f32,// ->57231
/*57206*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*57209*/           OPC_EmitMergeInputChains1_1,
/*57210*/           OPC_EmitConvertToTarget, 3,
/*57212*/           OPC_EmitInteger, MVT::i32, 14, 
/*57215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57218*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
                  0, // EndSwitchType
                0, // EndSwitchType
/*57233*/     0, /*End of Scope*/
/*57234*/   /*Scope*/ 99|128,2/*355*/, /*->57591*/
/*57236*/     OPC_RecordChild1, // #1 = $R
/*57237*/     OPC_Scope, 59, /*->57298*/ // 4 children in Scope
/*57239*/       OPC_CheckChild1Type, MVT::i32,
/*57241*/       OPC_RecordChild2, // #2 = $lane
/*57242*/       OPC_MoveChild, 2,
/*57244*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57247*/       OPC_MoveParent,
/*57248*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->57273
/*57251*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57253*/         OPC_EmitConvertToTarget, 2,
/*57255*/         OPC_EmitInteger, MVT::i32, 14, 
/*57258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->57297
/*57275*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57277*/         OPC_EmitConvertToTarget, 2,
/*57279*/         OPC_EmitInteger, MVT::i32, 14, 
/*57282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*57298*/     /*Scope*/ 31, /*->57330*/
/*57299*/       OPC_RecordChild2, // #2 = $lane
/*57300*/       OPC_MoveChild, 2,
/*57302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57305*/       OPC_MoveParent,
/*57306*/       OPC_CheckType, MVT::v2i32,
/*57308*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57310*/       OPC_EmitConvertToTarget, 2,
/*57312*/       OPC_EmitInteger, MVT::i32, 14, 
/*57315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*57330*/     /*Scope*/ 119, /*->57450*/
/*57331*/       OPC_CheckChild1Type, MVT::i32,
/*57333*/       OPC_RecordChild2, // #2 = $lane
/*57334*/       OPC_MoveChild, 2,
/*57336*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57339*/       OPC_MoveParent,
/*57340*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->57395
/*57343*/         OPC_EmitConvertToTarget, 2,
/*57345*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*57348*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*57357*/         OPC_EmitConvertToTarget, 2,
/*57359*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*57362*/         OPC_EmitInteger, MVT::i32, 14, 
/*57365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57368*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*57380*/         OPC_EmitConvertToTarget, 2,
/*57382*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*57385*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->57449
/*57397*/         OPC_EmitConvertToTarget, 2,
/*57399*/         OPC_EmitNodeXForm, 1, 3, // DSubReg_i16_reg
/*57402*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*57411*/         OPC_EmitConvertToTarget, 2,
/*57413*/         OPC_EmitNodeXForm, 2, 6, // SubReg_i16_lane
/*57416*/         OPC_EmitInteger, MVT::i32, 14, 
/*57419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57422*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*57434*/         OPC_EmitConvertToTarget, 2,
/*57436*/         OPC_EmitNodeXForm, 1, 11, // DSubReg_i16_reg
/*57439*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*57450*/     /*Scope*/ 10|128,1/*138*/, /*->57590*/
/*57452*/       OPC_RecordChild2, // #2 = $lane
/*57453*/       OPC_MoveChild, 2,
/*57455*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57458*/       OPC_MoveParent,
/*57459*/       OPC_SwitchType /*4 cases */, 52,  MVT::v4i32,// ->57514
/*57462*/         OPC_EmitConvertToTarget, 2,
/*57464*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*57467*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*57476*/         OPC_EmitConvertToTarget, 2,
/*57478*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*57481*/         OPC_EmitInteger, MVT::i32, 14, 
/*57484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57487*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*57499*/         OPC_EmitConvertToTarget, 2,
/*57501*/         OPC_EmitNodeXForm, 3, 11, // DSubReg_i32_reg
/*57504*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 15,  MVT::v2f64,// ->57531
/*57516*/         OPC_EmitConvertToTarget, 2,
/*57518*/         OPC_EmitNodeXForm, 15, 3, // DSubReg_f64_reg
/*57521*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v2f32,// ->57560
/*57533*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*57536*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*57545*/         OPC_EmitConvertToTarget, 2,
/*57547*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*57550*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v4f32,// ->57589
/*57562*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*57565*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*57574*/         OPC_EmitConvertToTarget, 2,
/*57576*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*57579*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                0, // EndSwitchType
/*57590*/     0, /*End of Scope*/
/*57591*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 25|128,4/*537*/,  TARGET_VAL(ARMISD::VDUP),// ->58133
/*57596*/   OPC_Scope, 78|128,2/*334*/, /*->57933*/ // 2 children in Scope
/*57599*/     OPC_MoveChild, 0,
/*57601*/     OPC_SwitchOpcode /*2 cases */, 126|128,1/*254*/,  TARGET_VAL(ISD::LOAD),// ->57860
/*57606*/       OPC_RecordMemRef,
/*57607*/       OPC_RecordNode, // #0 = 'ld' chained node
/*57608*/       OPC_RecordChild1, // #1 = $Rn
/*57609*/       OPC_CheckChild1Type, MVT::i32,
/*57611*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*57613*/       OPC_Scope, 64, /*->57679*/ // 4 children in Scope
/*57615*/         OPC_CheckPredicate, 64, // Predicate_extload
/*57617*/         OPC_CheckType, MVT::i32,
/*57619*/         OPC_Scope, 28, /*->57649*/ // 2 children in Scope
/*57621*/           OPC_CheckPredicate, 66, // Predicate_extloadi8
/*57623*/           OPC_MoveParent,
/*57624*/           OPC_CheckType, MVT::v8i8,
/*57626*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57628*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*57631*/           OPC_EmitMergeInputChains1_0,
/*57632*/           OPC_EmitInteger, MVT::i32, 14, 
/*57635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57638*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*57649*/         /*Scope*/ 28, /*->57678*/
/*57650*/           OPC_CheckPredicate, 67, // Predicate_extloadi16
/*57652*/           OPC_MoveParent,
/*57653*/           OPC_CheckType, MVT::v4i16,
/*57655*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57657*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*57660*/           OPC_EmitMergeInputChains1_0,
/*57661*/           OPC_EmitInteger, MVT::i32, 14, 
/*57664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57667*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*57678*/         0, /*End of Scope*/
/*57679*/       /*Scope*/ 30, /*->57710*/
/*57680*/         OPC_CheckPredicate, 30, // Predicate_load
/*57682*/         OPC_CheckType, MVT::i32,
/*57684*/         OPC_MoveParent,
/*57685*/         OPC_CheckType, MVT::v2i32,
/*57687*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57689*/         OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*57692*/         OPC_EmitMergeInputChains1_0,
/*57693*/         OPC_EmitInteger, MVT::i32, 14, 
/*57696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57699*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*57710*/       /*Scope*/ 64, /*->57775*/
/*57711*/         OPC_CheckPredicate, 64, // Predicate_extload
/*57713*/         OPC_CheckType, MVT::i32,
/*57715*/         OPC_Scope, 28, /*->57745*/ // 2 children in Scope
/*57717*/           OPC_CheckPredicate, 66, // Predicate_extloadi8
/*57719*/           OPC_MoveParent,
/*57720*/           OPC_CheckType, MVT::v16i8,
/*57722*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57724*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*57727*/           OPC_EmitMergeInputChains1_0,
/*57728*/           OPC_EmitInteger, MVT::i32, 14, 
/*57731*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57734*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dup:i32:$Rn)
/*57745*/         /*Scope*/ 28, /*->57774*/
/*57746*/           OPC_CheckPredicate, 67, // Predicate_extloadi16
/*57748*/           OPC_MoveParent,
/*57749*/           OPC_CheckType, MVT::v8i16,
/*57751*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57753*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*57756*/           OPC_EmitMergeInputChains1_0,
/*57757*/           OPC_EmitInteger, MVT::i32, 14, 
/*57760*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57763*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dup:i32:$Rn)
/*57774*/         0, /*End of Scope*/
/*57775*/       /*Scope*/ 83, /*->57859*/
/*57776*/         OPC_CheckPredicate, 30, // Predicate_load
/*57778*/         OPC_SwitchType /*2 cases */, 26,  MVT::i32,// ->57807
/*57781*/           OPC_MoveParent,
/*57782*/           OPC_CheckType, MVT::v4i32,
/*57784*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57786*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*57789*/           OPC_EmitMergeInputChains1_0,
/*57790*/           OPC_EmitInteger, MVT::i32, 14, 
/*57793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57796*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4i32 addrmode6dup:i32:$Rn)
                  /*SwitchType*/ 49,  MVT::f32,// ->57858
/*57809*/           OPC_MoveParent,
/*57810*/           OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->57834
/*57813*/             OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*57816*/             OPC_EmitMergeInputChains1_0,
/*57817*/             OPC_EmitInteger, MVT::i32, 14, 
/*57820*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57823*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                    /*SwitchType*/ 21,  MVT::v4f32,// ->57857
/*57836*/             OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*57839*/             OPC_EmitMergeInputChains1_0,
/*57840*/             OPC_EmitInteger, MVT::i32, 14, 
/*57843*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57846*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
                    0, // EndSwitchType
                  0, // EndSwitchType
/*57859*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::BITCAST),// ->57932
/*57863*/       OPC_RecordChild0, // #0 = $R
/*57864*/       OPC_CheckChild0Type, MVT::i32,
/*57866*/       OPC_CheckType, MVT::f32,
/*57868*/       OPC_MoveParent,
/*57869*/       OPC_SwitchType /*2 cases */, 41,  MVT::v2f32,// ->57913
/*57872*/         OPC_Scope, 18, /*->57892*/ // 2 children in Scope
/*57874*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*57876*/           OPC_EmitInteger, MVT::i32, 14, 
/*57879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*57892*/         /*Scope*/ 19, /*->57912*/
/*57893*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*57895*/           OPC_EmitInteger, MVT::i32, 14, 
/*57898*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57901*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*57912*/         0, /*End of Scope*/
                /*SwitchType*/ 16,  MVT::v4f32,// ->57931
/*57915*/         OPC_EmitInteger, MVT::i32, 14, 
/*57918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUP32q:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*57933*/   /*Scope*/ 69|128,1/*197*/, /*->58132*/
/*57935*/     OPC_RecordChild0, // #0 = $R
/*57936*/     OPC_Scope, 19|128,1/*147*/, /*->58086*/ // 2 children in Scope
/*57939*/       OPC_CheckChild0Type, MVT::i32,
/*57941*/       OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->57962
/*57944*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57946*/         OPC_EmitInteger, MVT::i32, 14, 
/*57949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i16,// ->57982
/*57964*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*57966*/         OPC_EmitInteger, MVT::i32, 14, 
/*57969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
                /*SwitchType*/ 41,  MVT::v2i32,// ->58025
/*57984*/         OPC_Scope, 18, /*->58004*/ // 2 children in Scope
/*57986*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*57988*/           OPC_EmitInteger, MVT::i32, 14, 
/*57991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57994*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*58004*/         /*Scope*/ 19, /*->58024*/
/*58005*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*58007*/           OPC_EmitInteger, MVT::i32, 14, 
/*58010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58013*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*58024*/         0, /*End of Scope*/
                /*SwitchType*/ 18,  MVT::v16i8,// ->58045
/*58027*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58029*/         OPC_EmitInteger, MVT::i32, 14, 
/*58032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v8i16,// ->58065
/*58047*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58049*/         OPC_EmitInteger, MVT::i32, 14, 
/*58052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i32,// ->58085
/*58067*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58069*/         OPC_EmitInteger, MVT::i32, 14, 
/*58072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
                0, // EndSwitchType
/*58086*/     /*Scope*/ 44, /*->58131*/
/*58087*/       OPC_CheckChild0Type, MVT::f32,
/*58089*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->58110
/*58092*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58094*/         OPC_EmitInteger, MVT::i32, 14, 
/*58097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58100*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
                /*SwitchType*/ 18,  MVT::v4f32,// ->58130
/*58112*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58114*/         OPC_EmitInteger, MVT::i32, 14, 
/*58117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58120*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
                0, // EndSwitchType
/*58131*/     0, /*End of Scope*/
/*58132*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,2/*259*/,  TARGET_VAL(ISD::TRUNCATE),// ->58396
/*58137*/   OPC_Scope, 57|128,1/*185*/, /*->58325*/ // 2 children in Scope
/*58140*/     OPC_MoveChild, 0,
/*58142*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRu),
/*58145*/     OPC_MoveChild, 0,
/*58147*/     OPC_SwitchOpcode /*2 cases */, 85,  TARGET_VAL(ISD::ADD),// ->58236
/*58151*/       OPC_RecordChild0, // #0 = $Vn
/*58152*/       OPC_RecordChild1, // #1 = $Vm
/*58153*/       OPC_MoveParent,
/*58154*/       OPC_MoveChild, 1,
/*58156*/       OPC_Scope, 25, /*->58183*/ // 3 children in Scope
/*58158*/         OPC_CheckInteger, 8, 
/*58160*/         OPC_MoveParent,
/*58161*/         OPC_CheckType, MVT::v8i16,
/*58163*/         OPC_MoveParent,
/*58164*/         OPC_CheckType, MVT::v8i8,
/*58166*/         OPC_EmitInteger, MVT::i32, 14, 
/*58169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                  // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*58183*/       /*Scope*/ 25, /*->58209*/
/*58184*/         OPC_CheckInteger, 16, 
/*58186*/         OPC_MoveParent,
/*58187*/         OPC_CheckType, MVT::v4i32,
/*58189*/         OPC_MoveParent,
/*58190*/         OPC_CheckType, MVT::v4i16,
/*58192*/         OPC_EmitInteger, MVT::i32, 14, 
/*58195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                  // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*58209*/       /*Scope*/ 25, /*->58235*/
/*58210*/         OPC_CheckInteger, 32, 
/*58212*/         OPC_MoveParent,
/*58213*/         OPC_CheckType, MVT::v2i64,
/*58215*/         OPC_MoveParent,
/*58216*/         OPC_CheckType, MVT::v2i32,
/*58218*/         OPC_EmitInteger, MVT::i32, 14, 
/*58221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                  // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*58235*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 85,  TARGET_VAL(ISD::SUB),// ->58324
/*58239*/       OPC_RecordChild0, // #0 = $Vn
/*58240*/       OPC_RecordChild1, // #1 = $Vm
/*58241*/       OPC_MoveParent,
/*58242*/       OPC_MoveChild, 1,
/*58244*/       OPC_Scope, 25, /*->58271*/ // 3 children in Scope
/*58246*/         OPC_CheckInteger, 8, 
/*58248*/         OPC_MoveParent,
/*58249*/         OPC_CheckType, MVT::v8i16,
/*58251*/         OPC_MoveParent,
/*58252*/         OPC_CheckType, MVT::v8i8,
/*58254*/         OPC_EmitInteger, MVT::i32, 14, 
/*58257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                  // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*58271*/       /*Scope*/ 25, /*->58297*/
/*58272*/         OPC_CheckInteger, 16, 
/*58274*/         OPC_MoveParent,
/*58275*/         OPC_CheckType, MVT::v4i32,
/*58277*/         OPC_MoveParent,
/*58278*/         OPC_CheckType, MVT::v4i16,
/*58280*/         OPC_EmitInteger, MVT::i32, 14, 
/*58283*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                  // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*58297*/       /*Scope*/ 25, /*->58323*/
/*58298*/         OPC_CheckInteger, 32, 
/*58300*/         OPC_MoveParent,
/*58301*/         OPC_CheckType, MVT::v2i64,
/*58303*/         OPC_MoveParent,
/*58304*/         OPC_CheckType, MVT::v2i32,
/*58306*/         OPC_EmitInteger, MVT::i32, 14, 
/*58309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                  // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*58323*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*58325*/   /*Scope*/ 69, /*->58395*/
/*58326*/     OPC_RecordChild0, // #0 = $Vm
/*58327*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->58350
/*58330*/       OPC_CheckChild0Type, MVT::v8i16,
/*58332*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58334*/       OPC_EmitInteger, MVT::i32, 14, 
/*58337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->58372
/*58352*/       OPC_CheckChild0Type, MVT::v4i32,
/*58354*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58356*/       OPC_EmitInteger, MVT::i32, 14, 
/*58359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->58394
/*58374*/       OPC_CheckChild0Type, MVT::v2i64,
/*58376*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58378*/       OPC_EmitInteger, MVT::i32, 14, 
/*58381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*58395*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->58671
/*58400*/   OPC_Scope, 69|128,1/*197*/, /*->58600*/ // 2 children in Scope
/*58403*/     OPC_MoveChild, 0,
/*58405*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*58408*/     OPC_MoveChild, 0,
/*58410*/     OPC_Scope, 93, /*->58505*/ // 2 children in Scope
/*58412*/       OPC_CheckInteger, 22, 
/*58414*/       OPC_MoveParent,
/*58415*/       OPC_RecordChild1, // #0 = $Vn
/*58416*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->58446
/*58419*/         OPC_CheckChild1Type, MVT::v8i8,
/*58421*/         OPC_RecordChild2, // #1 = $Vm
/*58422*/         OPC_CheckChild2Type, MVT::v8i8,
/*58424*/         OPC_MoveParent,
/*58425*/         OPC_CheckType, MVT::v8i16,
/*58427*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58429*/         OPC_EmitInteger, MVT::i32, 14, 
/*58432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->58475
/*58448*/         OPC_CheckChild1Type, MVT::v4i16,
/*58450*/         OPC_RecordChild2, // #1 = $Vm
/*58451*/         OPC_CheckChild2Type, MVT::v4i16,
/*58453*/         OPC_MoveParent,
/*58454*/         OPC_CheckType, MVT::v4i32,
/*58456*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58458*/         OPC_EmitInteger, MVT::i32, 14, 
/*58461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58464*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->58504
/*58477*/         OPC_CheckChild1Type, MVT::v2i32,
/*58479*/         OPC_RecordChild2, // #1 = $Vm
/*58480*/         OPC_CheckChild2Type, MVT::v2i32,
/*58482*/         OPC_MoveParent,
/*58483*/         OPC_CheckType, MVT::v2i64,
/*58485*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58487*/         OPC_EmitInteger, MVT::i32, 14, 
/*58490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*58505*/     /*Scope*/ 93, /*->58599*/
/*58506*/       OPC_CheckInteger, 23, 
/*58508*/       OPC_MoveParent,
/*58509*/       OPC_RecordChild1, // #0 = $Vn
/*58510*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->58540
/*58513*/         OPC_CheckChild1Type, MVT::v8i8,
/*58515*/         OPC_RecordChild2, // #1 = $Vm
/*58516*/         OPC_CheckChild2Type, MVT::v8i8,
/*58518*/         OPC_MoveParent,
/*58519*/         OPC_CheckType, MVT::v8i16,
/*58521*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58523*/         OPC_EmitInteger, MVT::i32, 14, 
/*58526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->58569
/*58542*/         OPC_CheckChild1Type, MVT::v4i16,
/*58544*/         OPC_RecordChild2, // #1 = $Vm
/*58545*/         OPC_CheckChild2Type, MVT::v4i16,
/*58547*/         OPC_MoveParent,
/*58548*/         OPC_CheckType, MVT::v4i32,
/*58550*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58552*/         OPC_EmitInteger, MVT::i32, 14, 
/*58555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->58598
/*58571*/         OPC_CheckChild1Type, MVT::v2i32,
/*58573*/         OPC_RecordChild2, // #1 = $Vm
/*58574*/         OPC_CheckChild2Type, MVT::v2i32,
/*58576*/         OPC_MoveParent,
/*58577*/         OPC_CheckType, MVT::v2i64,
/*58579*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58581*/         OPC_EmitInteger, MVT::i32, 14, 
/*58584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58587*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*58599*/     0, /*End of Scope*/
/*58600*/   /*Scope*/ 69, /*->58670*/
/*58601*/     OPC_RecordChild0, // #0 = $Vm
/*58602*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->58625
/*58605*/       OPC_CheckChild0Type, MVT::v8i8,
/*58607*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58609*/       OPC_EmitInteger, MVT::i32, 14, 
/*58612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58615*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->58647
/*58627*/       OPC_CheckChild0Type, MVT::v4i16,
/*58629*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58631*/       OPC_EmitInteger, MVT::i32, 14, 
/*58634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58637*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->58669
/*58649*/       OPC_CheckChild0Type, MVT::v2i32,
/*58651*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58653*/       OPC_EmitInteger, MVT::i32, 14, 
/*58656*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58659*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*58670*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->58737
/*58674*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*58675*/   OPC_CaptureGlueInput,
/*58676*/   OPC_RecordChild1, // #1 = $amt1
/*58677*/   OPC_MoveChild, 1,
/*58679*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->58709
/*58683*/     OPC_MoveParent,
/*58684*/     OPC_RecordChild2, // #2 = $amt2
/*58685*/     OPC_MoveChild, 2,
/*58687*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*58690*/     OPC_MoveParent,
/*58691*/     OPC_EmitMergeInputChains1_0,
/*58692*/     OPC_EmitInteger, MVT::i32, 14, 
/*58695*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58698*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->58736
/*58712*/     OPC_MoveParent,
/*58713*/     OPC_RecordChild2, // #2 = $amt2
/*58714*/     OPC_MoveChild, 2,
/*58716*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58719*/     OPC_MoveParent,
/*58720*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58722*/     OPC_EmitMergeInputChains1_0,
/*58723*/     OPC_EmitConvertToTarget, 1,
/*58725*/     OPC_EmitConvertToTarget, 2,
/*58727*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->58822
/*58740*/   OPC_RecordChild0, // #0 = $dst
/*58741*/   OPC_MoveChild, 0,
/*58743*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58746*/   OPC_MoveParent,
/*58747*/   OPC_RecordChild1, // #1 = $id
/*58748*/   OPC_MoveChild, 1,
/*58750*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58753*/   OPC_MoveParent,
/*58754*/   OPC_Scope, 21, /*->58777*/ // 3 children in Scope
/*58756*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58758*/     OPC_EmitConvertToTarget, 1,
/*58760*/     OPC_EmitInteger, MVT::i32, 14, 
/*58763*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58766*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*58777*/   /*Scope*/ 21, /*->58799*/
/*58778*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58780*/     OPC_EmitConvertToTarget, 1,
/*58782*/     OPC_EmitInteger, MVT::i32, 14, 
/*58785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*58799*/   /*Scope*/ 21, /*->58821*/
/*58800*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58802*/     OPC_EmitConvertToTarget, 1,
/*58804*/     OPC_EmitInteger, MVT::i32, 14, 
/*58807*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58810*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*58821*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->58859
/*58825*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*58826*/   OPC_RecordChild1, // #1 = $target
/*58827*/   OPC_CheckChild1Type, MVT::i32,
/*58829*/   OPC_RecordChild2, // #2 = $index
/*58830*/   OPC_RecordChild3, // #3 = $jt
/*58831*/   OPC_MoveChild, 3,
/*58833*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58836*/   OPC_MoveParent,
/*58837*/   OPC_RecordChild4, // #4 = $id
/*58838*/   OPC_MoveChild, 4,
/*58840*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58843*/   OPC_MoveParent,
/*58844*/   OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58846*/   OPC_EmitMergeInputChains1_0,
/*58847*/   OPC_EmitConvertToTarget, 4,
/*58849*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->58921
/*58862*/   OPC_RecordChild0, // #0 = $src
/*58863*/   OPC_RecordChild1, // #1 = $Rn
/*58864*/   OPC_RecordChild2, // #2 = $imm
/*58865*/   OPC_MoveChild, 2,
/*58867*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58870*/   OPC_CheckPredicate, 26, // Predicate_bf_inv_mask_imm
/*58872*/   OPC_MoveParent,
/*58873*/   OPC_Scope, 22, /*->58897*/ // 2 children in Scope
/*58875*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*58877*/     OPC_EmitConvertToTarget, 2,
/*58879*/     OPC_EmitInteger, MVT::i32, 14, 
/*58882*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58885*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*58897*/   /*Scope*/ 22, /*->58920*/
/*58898*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58900*/     OPC_EmitConvertToTarget, 2,
/*58902*/     OPC_EmitInteger, MVT::i32, 14, 
/*58905*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58908*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*58920*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ISD::ADDC),// ->59094
/*58925*/   OPC_RecordChild0, // #0 = $lhs
/*58926*/   OPC_RecordChild1, // #1 = $rhs
/*58927*/   OPC_Scope, 9|128,1/*137*/, /*->59067*/ // 2 children in Scope
/*58930*/     OPC_MoveChild, 1,
/*58932*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58935*/     OPC_Scope, 30, /*->58967*/ // 4 children in Scope
/*58937*/       OPC_CheckPredicate, 5, // Predicate_imm0_7
/*58939*/       OPC_MoveParent,
/*58940*/       OPC_CheckType, MVT::i32,
/*58942*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58944*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58947*/       OPC_EmitConvertToTarget, 1,
/*58949*/       OPC_EmitInteger, MVT::i32, 14, 
/*58952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*58967*/     /*Scope*/ 30, /*->58998*/
/*58968*/       OPC_CheckPredicate, 6, // Predicate_imm8_255
/*58970*/       OPC_MoveParent,
/*58971*/       OPC_CheckType, MVT::i32,
/*58973*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58975*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58978*/       OPC_EmitConvertToTarget, 1,
/*58980*/       OPC_EmitInteger, MVT::i32, 14, 
/*58983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*58998*/     /*Scope*/ 33, /*->59032*/
/*58999*/       OPC_CheckPredicate, 7, // Predicate_imm0_7_neg
/*59001*/       OPC_MoveParent,
/*59002*/       OPC_CheckType, MVT::i32,
/*59004*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59006*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59009*/       OPC_EmitConvertToTarget, 1,
/*59011*/       OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*59014*/       OPC_EmitInteger, MVT::i32, 14, 
/*59017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*59032*/     /*Scope*/ 33, /*->59066*/
/*59033*/       OPC_CheckPredicate, 8, // Predicate_imm8_255_neg
/*59035*/       OPC_MoveParent,
/*59036*/       OPC_CheckType, MVT::i32,
/*59038*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59040*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59043*/       OPC_EmitConvertToTarget, 1,
/*59045*/       OPC_EmitNodeXForm, 5, 3, // imm_neg_XFORM
/*59048*/       OPC_EmitInteger, MVT::i32, 14, 
/*59051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*59066*/     0, /*End of Scope*/
/*59067*/   /*Scope*/ 25, /*->59093*/
/*59068*/     OPC_CheckType, MVT::i32,
/*59070*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59072*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59075*/     OPC_EmitInteger, MVT::i32, 14, 
/*59078*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59081*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*59093*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,3/*387*/,  TARGET_VAL(ISD::FMA),// ->59485
/*59098*/   OPC_Scope, 112, /*->59212*/ // 4 children in Scope
/*59100*/     OPC_MoveChild, 0,
/*59102*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59105*/     OPC_RecordChild0, // #0 = $Dn
/*59106*/     OPC_MoveParent,
/*59107*/     OPC_RecordChild1, // #1 = $Dm
/*59108*/     OPC_Scope, 53, /*->59163*/ // 2 children in Scope
/*59110*/       OPC_MoveChild, 2,
/*59112*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59115*/       OPC_RecordChild0, // #2 = $Ddin
/*59116*/       OPC_MoveParent,
/*59117*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59140
/*59120*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59122*/         OPC_EmitInteger, MVT::i32, 14, 
/*59125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59128*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                  // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->59162
/*59142*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59144*/         OPC_EmitInteger, MVT::i32, 14, 
/*59147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                  // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*59163*/     /*Scope*/ 47, /*->59211*/
/*59164*/       OPC_RecordChild2, // #2 = $Ddin
/*59165*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59188
/*59168*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59170*/         OPC_EmitInteger, MVT::i32, 14, 
/*59173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->59210
/*59190*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59192*/         OPC_EmitInteger, MVT::i32, 14, 
/*59195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*59211*/     0, /*End of Scope*/
/*59212*/   /*Scope*/ 36|128,1/*164*/, /*->59378*/
/*59214*/     OPC_RecordChild0, // #0 = $Dn
/*59215*/     OPC_Scope, 54, /*->59271*/ // 2 children in Scope
/*59217*/       OPC_MoveChild, 1,
/*59219*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59222*/       OPC_RecordChild0, // #1 = $Dm
/*59223*/       OPC_MoveParent,
/*59224*/       OPC_RecordChild2, // #2 = $Ddin
/*59225*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59248
/*59228*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59230*/         OPC_EmitInteger, MVT::i32, 14, 
/*59233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                  // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->59270
/*59250*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59252*/         OPC_EmitInteger, MVT::i32, 14, 
/*59255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59258*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                  // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*59271*/     /*Scope*/ 105, /*->59377*/
/*59272*/       OPC_RecordChild1, // #1 = $Dm
/*59273*/       OPC_Scope, 53, /*->59328*/ // 2 children in Scope
/*59275*/         OPC_MoveChild, 2,
/*59277*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59280*/         OPC_RecordChild0, // #2 = $Ddin
/*59281*/         OPC_MoveParent,
/*59282*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59305
/*59285*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59287*/           OPC_EmitInteger, MVT::i32, 14, 
/*59290*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59293*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->59327
/*59307*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59309*/           OPC_EmitInteger, MVT::i32, 14, 
/*59312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59315*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*59328*/       /*Scope*/ 47, /*->59376*/
/*59329*/         OPC_RecordChild2, // #2 = $Ddin
/*59330*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59353
/*59333*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59335*/           OPC_EmitInteger, MVT::i32, 14, 
/*59338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59341*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                    // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->59375
/*59355*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59357*/           OPC_EmitInteger, MVT::i32, 14, 
/*59360*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59363*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                    // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*59376*/       0, /*End of Scope*/
/*59377*/     0, /*End of Scope*/
/*59378*/   /*Scope*/ 55, /*->59434*/
/*59379*/     OPC_MoveChild, 0,
/*59381*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59384*/     OPC_RecordChild0, // #0 = $Vn
/*59385*/     OPC_MoveParent,
/*59386*/     OPC_RecordChild1, // #1 = $Vm
/*59387*/     OPC_RecordChild2, // #2 = $src1
/*59388*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->59411
/*59391*/       OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59393*/       OPC_EmitInteger, MVT::i32, 14, 
/*59396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->59433
/*59413*/       OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59415*/       OPC_EmitInteger, MVT::i32, 14, 
/*59418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59421*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*59434*/   /*Scope*/ 49, /*->59484*/
/*59435*/     OPC_RecordChild0, // #0 = $Vn
/*59436*/     OPC_RecordChild1, // #1 = $Vm
/*59437*/     OPC_RecordChild2, // #2 = $src1
/*59438*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->59461
/*59441*/       OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59443*/       OPC_EmitInteger, MVT::i32, 14, 
/*59446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59449*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->59483
/*59463*/       OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59465*/       OPC_EmitInteger, MVT::i32, 14, 
/*59468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*59484*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 10|128,3/*394*/,  TARGET_VAL(ISD::FNEG),// ->59883
/*59489*/   OPC_Scope, 99|128,1/*227*/, /*->59719*/ // 2 children in Scope
/*59492*/     OPC_MoveChild, 0,
/*59494*/     OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/,  TARGET_VAL(ISD::FMA),// ->59668
/*59499*/       OPC_Scope, 56, /*->59557*/ // 2 children in Scope
/*59501*/         OPC_MoveChild, 0,
/*59503*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59506*/         OPC_RecordChild0, // #0 = $Dn
/*59507*/         OPC_MoveParent,
/*59508*/         OPC_RecordChild1, // #1 = $Dm
/*59509*/         OPC_RecordChild2, // #2 = $Ddin
/*59510*/         OPC_MoveParent,
/*59511*/         OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59534
/*59514*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59516*/           OPC_EmitInteger, MVT::i32, 14, 
/*59519*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59522*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                  /*SwitchType*/ 20,  MVT::f32,// ->59556
/*59536*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59538*/           OPC_EmitInteger, MVT::i32, 14, 
/*59541*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59544*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                  0, // EndSwitchType
/*59557*/       /*Scope*/ 109, /*->59667*/
/*59558*/         OPC_RecordChild0, // #0 = $Dn
/*59559*/         OPC_Scope, 55, /*->59616*/ // 2 children in Scope
/*59561*/           OPC_MoveChild, 1,
/*59563*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*59566*/           OPC_RecordChild0, // #1 = $Dm
/*59567*/           OPC_MoveParent,
/*59568*/           OPC_RecordChild2, // #2 = $Ddin
/*59569*/           OPC_MoveParent,
/*59570*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59593
/*59573*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59575*/             OPC_EmitInteger, MVT::i32, 14, 
/*59578*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59581*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->59615
/*59595*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59597*/             OPC_EmitInteger, MVT::i32, 14, 
/*59600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59603*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*59616*/         /*Scope*/ 49, /*->59666*/
/*59617*/           OPC_RecordChild1, // #1 = $Dm
/*59618*/           OPC_RecordChild2, // #2 = $Ddin
/*59619*/           OPC_MoveParent,
/*59620*/           OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->59643
/*59623*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59625*/             OPC_EmitInteger, MVT::i32, 14, 
/*59628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59631*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                    /*SwitchType*/ 20,  MVT::f32,// ->59665
/*59645*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasVFP4())
/*59647*/             OPC_EmitInteger, MVT::i32, 14, 
/*59650*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59653*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                    0, // EndSwitchType
/*59666*/         0, /*End of Scope*/
/*59667*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FMUL),// ->59718
/*59671*/       OPC_RecordChild0, // #0 = $Dn
/*59672*/       OPC_RecordChild1, // #1 = $Dm
/*59673*/       OPC_MoveParent,
/*59674*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59696
/*59677*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59679*/         OPC_EmitInteger, MVT::i32, 14, 
/*59682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59685*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 19,  MVT::f32,// ->59717
/*59698*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59700*/         OPC_EmitInteger, MVT::i32, 14, 
/*59703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*59719*/   /*Scope*/ 33|128,1/*161*/, /*->59882*/
/*59721*/     OPC_RecordChild0, // #0 = $Dm
/*59722*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->59743
/*59725*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59727*/       OPC_EmitInteger, MVT::i32, 14, 
/*59730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->59841
/*59745*/       OPC_Scope, 18, /*->59765*/ // 2 children in Scope
/*59747*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59749*/         OPC_EmitInteger, MVT::i32, 14, 
/*59752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*59765*/       /*Scope*/ 74, /*->59840*/
/*59766*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59768*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59775*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59778*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*59787*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59790*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*59800*/         OPC_EmitInteger, MVT::i32, 14, 
/*59803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59806*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*59816*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59819*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*59828*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59831*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*59840*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->59861
/*59843*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59845*/       OPC_EmitInteger, MVT::i32, 14, 
/*59848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->59881
/*59863*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*59865*/       OPC_EmitInteger, MVT::i32, 14, 
/*59868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*59882*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99|128,3/*483*/,  TARGET_VAL(ISD::BITCAST),// ->60370
/*59887*/   OPC_Scope, 34, /*->59923*/ // 2 children in Scope
/*59889*/     OPC_MoveChild, 0,
/*59891*/     OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*59894*/     OPC_RecordChild0, // #0 = $src
/*59895*/     OPC_CheckChild0Type, MVT::v2i32,
/*59897*/     OPC_RecordChild1, // #1 = $lane
/*59898*/     OPC_MoveChild, 1,
/*59900*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59903*/     OPC_MoveParent,
/*59904*/     OPC_CheckType, MVT::i32,
/*59906*/     OPC_MoveParent,
/*59907*/     OPC_CheckType, MVT::f32,
/*59909*/     OPC_EmitConvertToTarget, 1,
/*59911*/     OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*59914*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
              // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
              // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*59923*/   /*Scope*/ 60|128,3/*444*/, /*->60369*/
/*59925*/     OPC_RecordChild0, // #0 = $Sn
/*59926*/     OPC_Scope, 22, /*->59950*/ // 14 children in Scope
/*59928*/       OPC_CheckChild0Type, MVT::f32,
/*59930*/       OPC_CheckType, MVT::i32,
/*59932*/       OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*59934*/       OPC_EmitInteger, MVT::i32, 14, 
/*59937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*59950*/     /*Scope*/ 29, /*->59980*/
/*59951*/       OPC_CheckChild0Type, MVT::v1i64,
/*59953*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->59959
/*59956*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->59964
/*59961*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->59969
/*59966*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->59974
/*59971*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->59979
/*59976*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*59980*/     /*Scope*/ 29, /*->60010*/
/*59981*/       OPC_CheckChild0Type, MVT::v2i32,
/*59983*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->59989
/*59986*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->59994
/*59991*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->59999
/*59996*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->60004
/*60001*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->60009
/*60006*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*60010*/     /*Scope*/ 29, /*->60040*/
/*60011*/       OPC_CheckChild0Type, MVT::v4i16,
/*60013*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->60019
/*60016*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->60024
/*60021*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->60029
/*60026*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->60034
/*60031*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->60039
/*60036*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*60040*/     /*Scope*/ 29, /*->60070*/
/*60041*/       OPC_CheckChild0Type, MVT::v8i8,
/*60043*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->60049
/*60046*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->60054
/*60051*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->60059
/*60056*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->60064
/*60061*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->60069
/*60066*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*60070*/     /*Scope*/ 29, /*->60100*/
/*60071*/       OPC_CheckChild0Type, MVT::v2f32,
/*60073*/       OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->60079
/*60076*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:f64:$src
                /*SwitchType*/ 3,  MVT::v1i64,// ->60084
/*60081*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->60089
/*60086*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->60094
/*60091*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->60099
/*60096*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                0, // EndSwitchType
/*60100*/     /*Scope*/ 57, /*->60158*/
/*60101*/       OPC_CheckChild0Type, MVT::i32,
/*60103*/       OPC_CheckType, MVT::f32,
/*60105*/       OPC_Scope, 18, /*->60125*/ // 2 children in Scope
/*60107*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*60109*/         OPC_EmitInteger, MVT::i32, 14, 
/*60112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60115*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                  // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*60125*/       /*Scope*/ 31, /*->60157*/
/*60126*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*60128*/         OPC_EmitInteger, MVT::i32, 14, 
/*60131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60134*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*60145*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60148*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                  // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*60157*/       0, /*End of Scope*/
/*60158*/     /*Scope*/ 29, /*->60188*/
/*60159*/       OPC_CheckChild0Type, MVT::f64,
/*60161*/       OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->60167
/*60164*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v1i64:$src
                /*SwitchType*/ 3,  MVT::v2i32,// ->60172
/*60169*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2i32:$src
                /*SwitchType*/ 3,  MVT::v4i16,// ->60177
/*60174*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v4i16:$src
                /*SwitchType*/ 3,  MVT::v8i8,// ->60182
/*60179*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v8i8:$src
                /*SwitchType*/ 3,  MVT::v2f32,// ->60187
/*60184*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                  // Dst: DPR:v2f32:$src
                0, // EndSwitchType
/*60188*/     /*Scope*/ 29, /*->60218*/
/*60189*/       OPC_CheckChild0Type, MVT::v4i32,
/*60191*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60197
/*60194*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->60202
/*60199*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->60207
/*60204*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->60212
/*60209*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->60217
/*60214*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*60218*/     /*Scope*/ 29, /*->60248*/
/*60219*/       OPC_CheckChild0Type, MVT::v8i16,
/*60221*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60227
/*60224*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->60232
/*60229*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->60237
/*60234*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->60242
/*60239*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->60247
/*60244*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*60248*/     /*Scope*/ 29, /*->60278*/
/*60249*/       OPC_CheckChild0Type, MVT::v16i8,
/*60251*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60257
/*60254*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->60262
/*60259*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->60267
/*60264*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->60272
/*60269*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->60277
/*60274*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*60278*/     /*Scope*/ 29, /*->60308*/
/*60279*/       OPC_CheckChild0Type, MVT::v2f64,
/*60281*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60287
/*60284*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->60292
/*60289*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->60297
/*60294*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->60302
/*60299*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->60307
/*60304*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                0, // EndSwitchType
/*60308*/     /*Scope*/ 29, /*->60338*/
/*60309*/       OPC_CheckChild0Type, MVT::v4f32,
/*60311*/       OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->60317
/*60314*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2i64:$src
                /*SwitchType*/ 3,  MVT::v4i32,// ->60322
/*60319*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->60327
/*60324*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->60332
/*60329*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->60337
/*60334*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*60338*/     /*Scope*/ 29, /*->60368*/
/*60339*/       OPC_CheckChild0Type, MVT::v2i64,
/*60341*/       OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->60347
/*60344*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4i32:$src
                /*SwitchType*/ 3,  MVT::v8i16,// ->60352
/*60349*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v8i16:$src
                /*SwitchType*/ 3,  MVT::v16i8,// ->60357
/*60354*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v16i8:$src
                /*SwitchType*/ 3,  MVT::v4f32,// ->60362
/*60359*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v4f32:$src
                /*SwitchType*/ 3,  MVT::v2f64,// ->60367
/*60364*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                  // Dst: QPR:v2f64:$src
                0, // EndSwitchType
/*60368*/     0, /*End of Scope*/
/*60369*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->60540
/*60374*/   OPC_RecordChild0, // #0 = $Vn
/*60375*/   OPC_Scope, 68, /*->60445*/ // 3 children in Scope
/*60377*/     OPC_CheckChild0Type, MVT::v4i16,
/*60379*/     OPC_Scope, 40, /*->60421*/ // 2 children in Scope
/*60381*/       OPC_MoveChild, 1,
/*60383*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60386*/       OPC_RecordChild0, // #1 = $Vm
/*60387*/       OPC_CheckChild0Type, MVT::v4i16,
/*60389*/       OPC_RecordChild1, // #2 = $lane
/*60390*/       OPC_MoveChild, 1,
/*60392*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60395*/       OPC_MoveParent,
/*60396*/       OPC_MoveParent,
/*60397*/       OPC_CheckType, MVT::v4i32,
/*60399*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60401*/       OPC_EmitConvertToTarget, 2,
/*60403*/       OPC_EmitInteger, MVT::i32, 14, 
/*60406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*60421*/     /*Scope*/ 22, /*->60444*/
/*60422*/       OPC_RecordChild1, // #1 = $Vm
/*60423*/       OPC_CheckType, MVT::v4i32,
/*60425*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60427*/       OPC_EmitInteger, MVT::i32, 14, 
/*60430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*60444*/     0, /*End of Scope*/
/*60445*/   /*Scope*/ 68, /*->60514*/
/*60446*/     OPC_CheckChild0Type, MVT::v2i32,
/*60448*/     OPC_Scope, 40, /*->60490*/ // 2 children in Scope
/*60450*/       OPC_MoveChild, 1,
/*60452*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60455*/       OPC_RecordChild0, // #1 = $Vm
/*60456*/       OPC_CheckChild0Type, MVT::v2i32,
/*60458*/       OPC_RecordChild1, // #2 = $lane
/*60459*/       OPC_MoveChild, 1,
/*60461*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60464*/       OPC_MoveParent,
/*60465*/       OPC_MoveParent,
/*60466*/       OPC_CheckType, MVT::v2i64,
/*60468*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60470*/       OPC_EmitConvertToTarget, 2,
/*60472*/       OPC_EmitInteger, MVT::i32, 14, 
/*60475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*60490*/     /*Scope*/ 22, /*->60513*/
/*60491*/       OPC_RecordChild1, // #1 = $Vm
/*60492*/       OPC_CheckType, MVT::v2i64,
/*60494*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60496*/       OPC_EmitInteger, MVT::i32, 14, 
/*60499*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60502*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*60513*/     0, /*End of Scope*/
/*60514*/   /*Scope*/ 24, /*->60539*/
/*60515*/     OPC_CheckChild0Type, MVT::v8i8,
/*60517*/     OPC_RecordChild1, // #1 = $Vm
/*60518*/     OPC_CheckType, MVT::v8i16,
/*60520*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60522*/     OPC_EmitInteger, MVT::i32, 14, 
/*60525*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60528*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*60539*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->60710
/*60544*/   OPC_RecordChild0, // #0 = $Vn
/*60545*/   OPC_Scope, 68, /*->60615*/ // 3 children in Scope
/*60547*/     OPC_CheckChild0Type, MVT::v4i16,
/*60549*/     OPC_Scope, 40, /*->60591*/ // 2 children in Scope
/*60551*/       OPC_MoveChild, 1,
/*60553*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60556*/       OPC_RecordChild0, // #1 = $Vm
/*60557*/       OPC_CheckChild0Type, MVT::v4i16,
/*60559*/       OPC_RecordChild1, // #2 = $lane
/*60560*/       OPC_MoveChild, 1,
/*60562*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60565*/       OPC_MoveParent,
/*60566*/       OPC_MoveParent,
/*60567*/       OPC_CheckType, MVT::v4i32,
/*60569*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60571*/       OPC_EmitConvertToTarget, 2,
/*60573*/       OPC_EmitInteger, MVT::i32, 14, 
/*60576*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60579*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*60591*/     /*Scope*/ 22, /*->60614*/
/*60592*/       OPC_RecordChild1, // #1 = $Vm
/*60593*/       OPC_CheckType, MVT::v4i32,
/*60595*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60597*/       OPC_EmitInteger, MVT::i32, 14, 
/*60600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*60614*/     0, /*End of Scope*/
/*60615*/   /*Scope*/ 68, /*->60684*/
/*60616*/     OPC_CheckChild0Type, MVT::v2i32,
/*60618*/     OPC_Scope, 40, /*->60660*/ // 2 children in Scope
/*60620*/       OPC_MoveChild, 1,
/*60622*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60625*/       OPC_RecordChild0, // #1 = $Vm
/*60626*/       OPC_CheckChild0Type, MVT::v2i32,
/*60628*/       OPC_RecordChild1, // #2 = $lane
/*60629*/       OPC_MoveChild, 1,
/*60631*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60634*/       OPC_MoveParent,
/*60635*/       OPC_MoveParent,
/*60636*/       OPC_CheckType, MVT::v2i64,
/*60638*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60640*/       OPC_EmitConvertToTarget, 2,
/*60642*/       OPC_EmitInteger, MVT::i32, 14, 
/*60645*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60648*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*60660*/     /*Scope*/ 22, /*->60683*/
/*60661*/       OPC_RecordChild1, // #1 = $Vm
/*60662*/       OPC_CheckType, MVT::v2i64,
/*60664*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60666*/       OPC_EmitInteger, MVT::i32, 14, 
/*60669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*60683*/     0, /*End of Scope*/
/*60684*/   /*Scope*/ 24, /*->60709*/
/*60685*/     OPC_CheckChild0Type, MVT::v8i8,
/*60687*/     OPC_RecordChild1, // #1 = $Vm
/*60688*/     OPC_CheckType, MVT::v8i16,
/*60690*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60692*/     OPC_EmitInteger, MVT::i32, 14, 
/*60695*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60698*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*60709*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->60746
/*60713*/   OPC_RecordNode,   // #0 = 'ARMcopystructbyval' chained node
/*60714*/   OPC_CaptureGlueInput,
/*60715*/   OPC_RecordChild1, // #1 = $dst
/*60716*/   OPC_RecordChild2, // #2 = $src
/*60717*/   OPC_RecordChild3, // #3 = $size
/*60718*/   OPC_MoveChild, 3,
/*60720*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60723*/   OPC_MoveParent,
/*60724*/   OPC_RecordChild4, // #4 = $alignment
/*60725*/   OPC_MoveChild, 4,
/*60727*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60730*/   OPC_MoveParent,
/*60731*/   OPC_EmitMergeInputChains1_0,
/*60732*/   OPC_EmitConvertToTarget, 3,
/*60734*/   OPC_EmitConvertToTarget, 4,
/*60736*/   OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
            // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
            // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
          /*SwitchOpcode*/ 54|128,3/*438*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->61188
/*60750*/   OPC_RecordChild0, // #0 = $Vm
/*60751*/   OPC_Scope, 62, /*->60815*/ // 8 children in Scope
/*60753*/     OPC_CheckChild0Type, MVT::v8i8,
/*60755*/     OPC_RecordChild1, // #1 = $lane
/*60756*/     OPC_MoveChild, 1,
/*60758*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60761*/     OPC_Scope, 26, /*->60789*/ // 2 children in Scope
/*60763*/       OPC_CheckPredicate, 99, // Predicate_VectorIndex32
/*60765*/       OPC_MoveParent,
/*60766*/       OPC_CheckType, MVT::v16i8,
/*60768*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60770*/       OPC_EmitConvertToTarget, 1,
/*60772*/       OPC_EmitInteger, MVT::i32, 14, 
/*60775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*60789*/     /*Scope*/ 24, /*->60814*/
/*60790*/       OPC_MoveParent,
/*60791*/       OPC_CheckType, MVT::v8i8,
/*60793*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60795*/       OPC_EmitConvertToTarget, 1,
/*60797*/       OPC_EmitInteger, MVT::i32, 14, 
/*60800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*60814*/     0, /*End of Scope*/
/*60815*/   /*Scope*/ 62, /*->60878*/
/*60816*/     OPC_CheckChild0Type, MVT::v4i16,
/*60818*/     OPC_RecordChild1, // #1 = $lane
/*60819*/     OPC_MoveChild, 1,
/*60821*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60824*/     OPC_Scope, 26, /*->60852*/ // 2 children in Scope
/*60826*/       OPC_CheckPredicate, 99, // Predicate_VectorIndex32
/*60828*/       OPC_MoveParent,
/*60829*/       OPC_CheckType, MVT::v8i16,
/*60831*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60833*/       OPC_EmitConvertToTarget, 1,
/*60835*/       OPC_EmitInteger, MVT::i32, 14, 
/*60838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*60852*/     /*Scope*/ 24, /*->60877*/
/*60853*/       OPC_MoveParent,
/*60854*/       OPC_CheckType, MVT::v4i16,
/*60856*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60858*/       OPC_EmitConvertToTarget, 1,
/*60860*/       OPC_EmitInteger, MVT::i32, 14, 
/*60863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60866*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*60877*/     0, /*End of Scope*/
/*60878*/   /*Scope*/ 62, /*->60941*/
/*60879*/     OPC_CheckChild0Type, MVT::v2i32,
/*60881*/     OPC_RecordChild1, // #1 = $lane
/*60882*/     OPC_MoveChild, 1,
/*60884*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60887*/     OPC_Scope, 26, /*->60915*/ // 2 children in Scope
/*60889*/       OPC_CheckPredicate, 99, // Predicate_VectorIndex32
/*60891*/       OPC_MoveParent,
/*60892*/       OPC_CheckType, MVT::v4i32,
/*60894*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60896*/       OPC_EmitConvertToTarget, 1,
/*60898*/       OPC_EmitInteger, MVT::i32, 14, 
/*60901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*60915*/     /*Scope*/ 24, /*->60940*/
/*60916*/       OPC_MoveParent,
/*60917*/       OPC_CheckType, MVT::v2i32,
/*60919*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60921*/       OPC_EmitConvertToTarget, 1,
/*60923*/       OPC_EmitInteger, MVT::i32, 14, 
/*60926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*60940*/     0, /*End of Scope*/
/*60941*/   /*Scope*/ 47, /*->60989*/
/*60942*/     OPC_CheckChild0Type, MVT::v16i8,
/*60944*/     OPC_RecordChild1, // #1 = $lane
/*60945*/     OPC_MoveChild, 1,
/*60947*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60950*/     OPC_MoveParent,
/*60951*/     OPC_CheckType, MVT::v16i8,
/*60953*/     OPC_EmitConvertToTarget, 1,
/*60955*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*60958*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*60967*/     OPC_EmitConvertToTarget, 1,
/*60969*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*60972*/     OPC_EmitInteger, MVT::i32, 14, 
/*60975*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60978*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*60989*/   /*Scope*/ 47, /*->61037*/
/*60990*/     OPC_CheckChild0Type, MVT::v8i16,
/*60992*/     OPC_RecordChild1, // #1 = $lane
/*60993*/     OPC_MoveChild, 1,
/*60995*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60998*/     OPC_MoveParent,
/*60999*/     OPC_CheckType, MVT::v8i16,
/*61001*/     OPC_EmitConvertToTarget, 1,
/*61003*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*61006*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*61015*/     OPC_EmitConvertToTarget, 1,
/*61017*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*61020*/     OPC_EmitInteger, MVT::i32, 14, 
/*61023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61026*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*61037*/   /*Scope*/ 47, /*->61085*/
/*61038*/     OPC_CheckChild0Type, MVT::v4i32,
/*61040*/     OPC_RecordChild1, // #1 = $lane
/*61041*/     OPC_MoveChild, 1,
/*61043*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61046*/     OPC_MoveParent,
/*61047*/     OPC_CheckType, MVT::v4i32,
/*61049*/     OPC_EmitConvertToTarget, 1,
/*61051*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*61054*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61063*/     OPC_EmitConvertToTarget, 1,
/*61065*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*61068*/     OPC_EmitInteger, MVT::i32, 14, 
/*61071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61085*/   /*Scope*/ 53, /*->61139*/
/*61086*/     OPC_CheckChild0Type, MVT::v2f32,
/*61088*/     OPC_RecordChild1, // #1 = $lane
/*61089*/     OPC_MoveChild, 1,
/*61091*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61094*/     OPC_MoveParent,
/*61095*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->61117
/*61098*/       OPC_EmitConvertToTarget, 1,
/*61100*/       OPC_EmitInteger, MVT::i32, 14, 
/*61103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 19,  MVT::v4f32,// ->61138
/*61119*/       OPC_EmitConvertToTarget, 1,
/*61121*/       OPC_EmitInteger, MVT::i32, 14, 
/*61124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*61139*/   /*Scope*/ 47, /*->61187*/
/*61140*/     OPC_CheckChild0Type, MVT::v4f32,
/*61142*/     OPC_RecordChild1, // #1 = $lane
/*61143*/     OPC_MoveChild, 1,
/*61145*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61148*/     OPC_MoveParent,
/*61149*/     OPC_CheckType, MVT::v4f32,
/*61151*/     OPC_EmitConvertToTarget, 1,
/*61153*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*61156*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61165*/     OPC_EmitConvertToTarget, 1,
/*61167*/     OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*61170*/     OPC_EmitInteger, MVT::i32, 14, 
/*61173*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61176*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61187*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50|128,4/*562*/,  TARGET_VAL(ISD::FMUL),// ->61754
/*61192*/   OPC_Scope, 67, /*->61261*/ // 5 children in Scope
/*61194*/     OPC_RecordChild0, // #0 = $Vn
/*61195*/     OPC_MoveChild, 1,
/*61197*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61200*/     OPC_RecordChild0, // #1 = $Vm
/*61201*/     OPC_CheckChild0Type, MVT::v2f32,
/*61203*/     OPC_RecordChild1, // #2 = $lane
/*61204*/     OPC_MoveChild, 1,
/*61206*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61209*/     OPC_MoveParent,
/*61210*/     OPC_MoveParent,
/*61211*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->61236
/*61214*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61216*/       OPC_EmitConvertToTarget, 2,
/*61218*/       OPC_EmitInteger, MVT::i32, 14, 
/*61221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->61260
/*61238*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61240*/       OPC_EmitConvertToTarget, 2,
/*61242*/       OPC_EmitInteger, MVT::i32, 14, 
/*61245*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61248*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*61261*/   /*Scope*/ 67, /*->61329*/
/*61262*/     OPC_MoveChild, 0,
/*61264*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61267*/     OPC_RecordChild0, // #0 = $Vm
/*61268*/     OPC_CheckChild0Type, MVT::v2f32,
/*61270*/     OPC_RecordChild1, // #1 = $lane
/*61271*/     OPC_MoveChild, 1,
/*61273*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61276*/     OPC_MoveParent,
/*61277*/     OPC_MoveParent,
/*61278*/     OPC_RecordChild1, // #2 = $Vn
/*61279*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->61304
/*61282*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61284*/       OPC_EmitConvertToTarget, 1,
/*61286*/       OPC_EmitInteger, MVT::i32, 14, 
/*61289*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61292*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->61328
/*61306*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61308*/       OPC_EmitConvertToTarget, 1,
/*61310*/       OPC_EmitInteger, MVT::i32, 14, 
/*61313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*61329*/   /*Scope*/ 56, /*->61386*/
/*61330*/     OPC_RecordChild0, // #0 = $src1
/*61331*/     OPC_MoveChild, 1,
/*61333*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*61336*/     OPC_RecordChild0, // #1 = $src2
/*61337*/     OPC_CheckChild0Type, MVT::v4f32,
/*61339*/     OPC_RecordChild1, // #2 = $lane
/*61340*/     OPC_MoveChild, 1,
/*61342*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61345*/     OPC_MoveParent,
/*61346*/     OPC_MoveParent,
/*61347*/     OPC_CheckType, MVT::v4f32,
/*61349*/     OPC_EmitConvertToTarget, 2,
/*61351*/     OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*61354*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*61363*/     OPC_EmitConvertToTarget, 2,
/*61365*/     OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*61368*/     OPC_EmitInteger, MVT::i32, 14, 
/*61371*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61374*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*61386*/   /*Scope*/ 108, /*->61495*/
/*61387*/     OPC_MoveChild, 0,
/*61389*/     OPC_SwitchOpcode /*2 cases */, 51,  TARGET_VAL(ARMISD::VDUPLANE),// ->61444
/*61393*/       OPC_RecordChild0, // #0 = $src2
/*61394*/       OPC_CheckChild0Type, MVT::v4f32,
/*61396*/       OPC_RecordChild1, // #1 = $lane
/*61397*/       OPC_MoveChild, 1,
/*61399*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61402*/       OPC_MoveParent,
/*61403*/       OPC_MoveParent,
/*61404*/       OPC_RecordChild1, // #2 = $src1
/*61405*/       OPC_CheckType, MVT::v4f32,
/*61407*/       OPC_EmitConvertToTarget, 1,
/*61409*/       OPC_EmitNodeXForm, 3, 3, // DSubReg_i32_reg
/*61412*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*61421*/       OPC_EmitConvertToTarget, 1,
/*61423*/       OPC_EmitNodeXForm, 4, 6, // SubReg_i32_lane
/*61426*/       OPC_EmitInteger, MVT::i32, 14, 
/*61429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61432*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
              /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FNEG),// ->61494
/*61447*/       OPC_RecordChild0, // #0 = $a
/*61448*/       OPC_MoveParent,
/*61449*/       OPC_RecordChild1, // #1 = $b
/*61450*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->61472
/*61453*/         OPC_CheckPatternPredicate, 46, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*61455*/         OPC_EmitInteger, MVT::i32, 14, 
/*61458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->61493
/*61474*/         OPC_CheckPatternPredicate, 46, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*61476*/         OPC_EmitInteger, MVT::i32, 14, 
/*61479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*61495*/   /*Scope*/ 0|128,2/*256*/, /*->61753*/
/*61497*/     OPC_RecordChild0, // #0 = $b
/*61498*/     OPC_Scope, 51, /*->61551*/ // 2 children in Scope
/*61500*/       OPC_MoveChild, 1,
/*61502*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61505*/       OPC_RecordChild0, // #1 = $a
/*61506*/       OPC_MoveParent,
/*61507*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->61529
/*61510*/         OPC_CheckPatternPredicate, 46, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*61512*/         OPC_EmitInteger, MVT::i32, 14, 
/*61515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->61550
/*61531*/         OPC_CheckPatternPredicate, 46, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*61533*/         OPC_EmitInteger, MVT::i32, 14, 
/*61536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*61551*/     /*Scope*/ 71|128,1/*199*/, /*->61752*/
/*61553*/       OPC_RecordChild1, // #1 = $Dm
/*61554*/       OPC_SwitchType /*4 cases */, 19,  MVT::f64,// ->61576
/*61557*/         OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*61559*/         OPC_EmitInteger, MVT::i32, 14, 
/*61562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61565*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->61709
/*61579*/         OPC_Scope, 19, /*->61600*/ // 2 children in Scope
/*61581*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*61583*/           OPC_EmitInteger, MVT::i32, 14, 
/*61586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61589*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*61600*/         /*Scope*/ 107, /*->61708*/
/*61601*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*61603*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*61610*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61613*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*61622*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61625*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*61635*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*61642*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61645*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*61654*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61657*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*61667*/           OPC_EmitInteger, MVT::i32, 14, 
/*61670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61673*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*61684*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61687*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*61696*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61699*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*61708*/         0, /*End of Scope*/
                /*SwitchType*/ 19,  MVT::v2f32,// ->61730
/*61711*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61713*/         OPC_EmitInteger, MVT::i32, 14, 
/*61716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->61751
/*61732*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61734*/         OPC_EmitInteger, MVT::i32, 14, 
/*61737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61740*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*61752*/     0, /*End of Scope*/
/*61753*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->61801
/*61757*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*61758*/   OPC_RecordChild1, // #1 = $amt
/*61759*/   OPC_MoveChild, 1,
/*61761*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->61783
/*61765*/     OPC_MoveParent,
/*61766*/     OPC_EmitMergeInputChains1_0,
/*61767*/     OPC_EmitInteger, MVT::i32, 14, 
/*61770*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61773*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->61800
/*61786*/     OPC_MoveParent,
/*61787*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61789*/     OPC_EmitMergeInputChains1_0,
/*61790*/     OPC_EmitConvertToTarget, 1,
/*61792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::CALL),// ->61927
/*61804*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*61805*/   OPC_CaptureGlueInput,
/*61806*/   OPC_RecordChild1, // #1 = $func
/*61807*/   OPC_Scope, 80, /*->61889*/ // 2 children in Scope
/*61809*/     OPC_MoveChild, 1,
/*61811*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->61850
/*61815*/       OPC_MoveParent,
/*61816*/       OPC_Scope, 11, /*->61829*/ // 2 children in Scope
/*61818*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61820*/         OPC_EmitMergeInputChains1_0,
/*61821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*61829*/       /*Scope*/ 19, /*->61849*/
/*61830*/         OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*61832*/         OPC_EmitMergeInputChains1_0,
/*61833*/         OPC_EmitInteger, MVT::i32, 14, 
/*61836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*61849*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->61888
/*61853*/       OPC_MoveParent,
/*61854*/       OPC_Scope, 11, /*->61867*/ // 2 children in Scope
/*61856*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61858*/         OPC_EmitMergeInputChains1_0,
/*61859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*61867*/       /*Scope*/ 19, /*->61887*/
/*61868*/         OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*61870*/         OPC_EmitMergeInputChains1_0,
/*61871*/         OPC_EmitInteger, MVT::i32, 14, 
/*61874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61877*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*61887*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*61889*/   /*Scope*/ 36, /*->61926*/
/*61890*/     OPC_CheckChild1Type, MVT::i32,
/*61892*/     OPC_Scope, 11, /*->61905*/ // 2 children in Scope
/*61894*/       OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*61896*/       OPC_EmitMergeInputChains1_0,
/*61897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*61905*/     /*Scope*/ 19, /*->61925*/
/*61906*/       OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*61908*/       OPC_EmitMergeInputChains1_0,
/*61909*/       OPC_EmitInteger, MVT::i32, 14, 
/*61912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*61925*/     0, /*End of Scope*/
/*61926*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ARMISD::CALL_PRED),// ->61983
/*61930*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*61931*/   OPC_CaptureGlueInput,
/*61932*/   OPC_RecordChild1, // #1 = $func
/*61933*/   OPC_Scope, 25, /*->61960*/ // 2 children in Scope
/*61935*/     OPC_MoveChild, 1,
/*61937*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*61940*/     OPC_MoveParent,
/*61941*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61943*/     OPC_EmitMergeInputChains1_0,
/*61944*/     OPC_EmitInteger, MVT::i32, 14, 
/*61947*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61950*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
              // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*61960*/   /*Scope*/ 21, /*->61982*/
/*61961*/     OPC_CheckChild1Type, MVT::i32,
/*61963*/     OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*61965*/     OPC_EmitMergeInputChains1_0,
/*61966*/     OPC_EmitInteger, MVT::i32, 14, 
/*61969*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61972*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
              // Dst: (BLX_pred:i32 GPR:i32:$func)
/*61982*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 81,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->62067
/*61986*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*61987*/   OPC_CaptureGlueInput,
/*61988*/   OPC_RecordChild1, // #1 = $func
/*61989*/   OPC_Scope, 34, /*->62025*/ // 2 children in Scope
/*61991*/     OPC_MoveChild, 1,
/*61993*/     OPC_SwitchOpcode /*2 cases */, 12,  TARGET_VAL(ISD::TargetGlobalAddress),// ->62009
/*61997*/       OPC_MoveParent,
/*61998*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62000*/       OPC_EmitMergeInputChains1_0,
/*62001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 12,  TARGET_VAL(ISD::TargetExternalSymbol),// ->62024
/*62012*/       OPC_MoveParent,
/*62013*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62015*/       OPC_EmitMergeInputChains1_0,
/*62016*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*62025*/   /*Scope*/ 40, /*->62066*/
/*62026*/     OPC_CheckChild1Type, MVT::i32,
/*62028*/     OPC_Scope, 11, /*->62041*/ // 3 children in Scope
/*62030*/       OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*62032*/       OPC_EmitMergeInputChains1_0,
/*62033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*62041*/     /*Scope*/ 11, /*->62053*/
/*62042*/       OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62044*/       OPC_EmitMergeInputChains1_0,
/*62045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*62053*/     /*Scope*/ 11, /*->62065*/
/*62054*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62056*/       OPC_EmitMergeInputChains1_0,
/*62057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*62065*/     0, /*End of Scope*/
/*62066*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ARMISD::MEMBARRIER),// ->62116
/*62070*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*62071*/   OPC_RecordChild1, // #1 = $opt
/*62072*/   OPC_MoveChild, 1,
/*62074*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62077*/   OPC_CheckType, MVT::i32,
/*62079*/   OPC_MoveParent,
/*62080*/   OPC_Scope, 12, /*->62094*/ // 2 children in Scope
/*62082*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*62084*/     OPC_EmitMergeInputChains1_0,
/*62085*/     OPC_EmitConvertToTarget, 1,
/*62087*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*62094*/   /*Scope*/ 20, /*->62115*/
/*62095*/     OPC_CheckPatternPredicate, 51, // (Subtarget->hasDataBarrier())
/*62097*/     OPC_EmitMergeInputChains1_0,
/*62098*/     OPC_EmitConvertToTarget, 1,
/*62100*/     OPC_EmitInteger, MVT::i32, 14, 
/*62103*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62106*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*62115*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->62152
/*62119*/   OPC_RecordChild0, // #0 = $addr
/*62120*/   OPC_MoveChild, 0,
/*62122*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*62125*/   OPC_MoveParent,
/*62126*/   OPC_CheckType, MVT::i32,
/*62128*/   OPC_Scope, 10, /*->62140*/ // 2 children in Scope
/*62130*/     OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*62132*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*62140*/   /*Scope*/ 10, /*->62151*/
/*62141*/     OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*62143*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*62151*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->62188
/*62155*/   OPC_RecordChild0, // #0 = $addr
/*62156*/   OPC_MoveChild, 0,
/*62158*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*62161*/   OPC_MoveParent,
/*62162*/   OPC_CheckType, MVT::i32,
/*62164*/   OPC_Scope, 10, /*->62176*/ // 2 children in Scope
/*62166*/     OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*62168*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*62176*/   /*Scope*/ 10, /*->62187*/
/*62177*/     OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*62179*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*62187*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->62349
/*62192*/   OPC_RecordChild0, // #0 = $dst
/*62193*/   OPC_MoveChild, 0,
/*62195*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->62283
/*62199*/     OPC_MoveParent,
/*62200*/     OPC_CheckType, MVT::i32,
/*62202*/     OPC_Scope, 18, /*->62222*/ // 5 children in Scope
/*62204*/       OPC_CheckPatternPredicate, 53, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*62206*/       OPC_EmitInteger, MVT::i32, 14, 
/*62209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*62222*/     /*Scope*/ 10, /*->62233*/
/*62223*/       OPC_CheckPatternPredicate, 24, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*62225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*62233*/     /*Scope*/ 18, /*->62252*/
/*62234*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62236*/       OPC_EmitInteger, MVT::i32, 14, 
/*62239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*62252*/     /*Scope*/ 18, /*->62271*/
/*62253*/       OPC_CheckPatternPredicate, 54, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*62255*/       OPC_EmitInteger, MVT::i32, 14, 
/*62258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*62271*/     /*Scope*/ 10, /*->62282*/
/*62272*/       OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*62274*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*62282*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->62348
/*62286*/     OPC_MoveParent,
/*62287*/     OPC_CheckType, MVT::i32,
/*62289*/     OPC_Scope, 18, /*->62309*/ // 3 children in Scope
/*62291*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62293*/       OPC_EmitInteger, MVT::i32, 14, 
/*62296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*62309*/     /*Scope*/ 18, /*->62328*/
/*62310*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62312*/       OPC_EmitInteger, MVT::i32, 14, 
/*62315*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62318*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*62328*/     /*Scope*/ 18, /*->62347*/
/*62329*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*62331*/       OPC_EmitInteger, MVT::i32, 14, 
/*62334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*62347*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::TC_RETURN),// ->62401
/*62352*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*62353*/   OPC_CaptureGlueInput,
/*62354*/   OPC_RecordChild1, // #1 = $dst
/*62355*/   OPC_Scope, 32, /*->62389*/ // 2 children in Scope
/*62357*/     OPC_MoveChild, 1,
/*62359*/     OPC_SwitchOpcode /*2 cases */, 11,  TARGET_VAL(ISD::TargetGlobalAddress),// ->62374
/*62363*/       OPC_CheckType, MVT::i32,
/*62365*/       OPC_MoveParent,
/*62366*/       OPC_EmitMergeInputChains1_0,
/*62367*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              /*SwitchOpcode*/ 11,  TARGET_VAL(ISD::TargetExternalSymbol),// ->62388
/*62377*/       OPC_CheckType, MVT::i32,
/*62379*/       OPC_MoveParent,
/*62380*/       OPC_EmitMergeInputChains1_0,
/*62381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                // Dst: (TCRETURNdi (texternalsym:i32):$dst)
              0, // EndSwitchOpcode
/*62389*/   /*Scope*/ 10, /*->62400*/
/*62390*/     OPC_CheckChild1Type, MVT::i32,
/*62392*/     OPC_EmitMergeInputChains1_0,
/*62393*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
              // Dst: (TCRETURNri tcGPR:i32:$dst)
/*62400*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 78,  TARGET_VAL(ARMISD::tCALL),// ->62482
/*62404*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*62405*/   OPC_CaptureGlueInput,
/*62406*/   OPC_RecordChild1, // #1 = $func
/*62407*/   OPC_Scope, 50, /*->62459*/ // 2 children in Scope
/*62409*/     OPC_MoveChild, 1,
/*62411*/     OPC_SwitchOpcode /*2 cases */, 20,  TARGET_VAL(ISD::TargetGlobalAddress),// ->62435
/*62415*/       OPC_MoveParent,
/*62416*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*62418*/       OPC_EmitMergeInputChains1_0,
/*62419*/       OPC_EmitInteger, MVT::i32, 14, 
/*62422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62425*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (tglobaladdr:i32):$func)
              /*SwitchOpcode*/ 20,  TARGET_VAL(ISD::TargetExternalSymbol),// ->62458
/*62438*/       OPC_MoveParent,
/*62439*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*62441*/       OPC_EmitMergeInputChains1_0,
/*62442*/       OPC_EmitInteger, MVT::i32, 14, 
/*62445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62448*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                // Dst: (tBL:i32 (texternalsym:i32):$func)
              0, // EndSwitchOpcode
/*62459*/   /*Scope*/ 21, /*->62481*/
/*62460*/     OPC_CheckChild1Type, MVT::i32,
/*62462*/     OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*62464*/     OPC_EmitMergeInputChains1_0,
/*62465*/     OPC_EmitInteger, MVT::i32, 14, 
/*62468*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62471*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
              // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
              // Dst: (tBLXr:i32 GPR:i32:$func)
/*62481*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->62643
/*62486*/   OPC_RecordChild0, // #0 = $V
/*62487*/   OPC_Scope, 30, /*->62519*/ // 4 children in Scope
/*62489*/     OPC_CheckChild0Type, MVT::v8i8,
/*62491*/     OPC_RecordChild1, // #1 = $lane
/*62492*/     OPC_MoveChild, 1,
/*62494*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62497*/     OPC_MoveParent,
/*62498*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62500*/     OPC_EmitConvertToTarget, 1,
/*62502*/     OPC_EmitInteger, MVT::i32, 14, 
/*62505*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62508*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*62519*/   /*Scope*/ 30, /*->62550*/
/*62520*/     OPC_CheckChild0Type, MVT::v4i16,
/*62522*/     OPC_RecordChild1, // #1 = $lane
/*62523*/     OPC_MoveChild, 1,
/*62525*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62528*/     OPC_MoveParent,
/*62529*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62531*/     OPC_EmitConvertToTarget, 1,
/*62533*/     OPC_EmitInteger, MVT::i32, 14, 
/*62536*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62539*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*62550*/   /*Scope*/ 45, /*->62596*/
/*62551*/     OPC_CheckChild0Type, MVT::v16i8,
/*62553*/     OPC_RecordChild1, // #1 = $lane
/*62554*/     OPC_MoveChild, 1,
/*62556*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62559*/     OPC_MoveParent,
/*62560*/     OPC_EmitConvertToTarget, 1,
/*62562*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*62565*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*62574*/     OPC_EmitConvertToTarget, 1,
/*62576*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*62579*/     OPC_EmitInteger, MVT::i32, 14, 
/*62582*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*62596*/   /*Scope*/ 45, /*->62642*/
/*62597*/     OPC_CheckChild0Type, MVT::v8i16,
/*62599*/     OPC_RecordChild1, // #1 = $lane
/*62600*/     OPC_MoveChild, 1,
/*62602*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62605*/     OPC_MoveParent,
/*62606*/     OPC_EmitConvertToTarget, 1,
/*62608*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*62611*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*62620*/     OPC_EmitConvertToTarget, 1,
/*62622*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*62625*/     OPC_EmitInteger, MVT::i32, 14, 
/*62628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62631*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*62642*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->62804
/*62647*/   OPC_RecordChild0, // #0 = $V
/*62648*/   OPC_Scope, 30, /*->62680*/ // 4 children in Scope
/*62650*/     OPC_CheckChild0Type, MVT::v8i8,
/*62652*/     OPC_RecordChild1, // #1 = $lane
/*62653*/     OPC_MoveChild, 1,
/*62655*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62658*/     OPC_MoveParent,
/*62659*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62661*/     OPC_EmitConvertToTarget, 1,
/*62663*/     OPC_EmitInteger, MVT::i32, 14, 
/*62666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*62680*/   /*Scope*/ 30, /*->62711*/
/*62681*/     OPC_CheckChild0Type, MVT::v4i16,
/*62683*/     OPC_RecordChild1, // #1 = $lane
/*62684*/     OPC_MoveChild, 1,
/*62686*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62689*/     OPC_MoveParent,
/*62690*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62692*/     OPC_EmitConvertToTarget, 1,
/*62694*/     OPC_EmitInteger, MVT::i32, 14, 
/*62697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*62711*/   /*Scope*/ 45, /*->62757*/
/*62712*/     OPC_CheckChild0Type, MVT::v16i8,
/*62714*/     OPC_RecordChild1, // #1 = $lane
/*62715*/     OPC_MoveChild, 1,
/*62717*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62720*/     OPC_MoveParent,
/*62721*/     OPC_EmitConvertToTarget, 1,
/*62723*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*62726*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*62735*/     OPC_EmitConvertToTarget, 1,
/*62737*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*62740*/     OPC_EmitInteger, MVT::i32, 14, 
/*62743*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62746*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*62757*/   /*Scope*/ 45, /*->62803*/
/*62758*/     OPC_CheckChild0Type, MVT::v8i16,
/*62760*/     OPC_RecordChild1, // #1 = $lane
/*62761*/     OPC_MoveChild, 1,
/*62763*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62766*/     OPC_MoveParent,
/*62767*/     OPC_EmitConvertToTarget, 1,
/*62769*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*62772*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*62781*/     OPC_EmitConvertToTarget, 1,
/*62783*/     OPC_EmitNodeXForm, 2, 5, // SubReg_i16_lane
/*62786*/     OPC_EmitInteger, MVT::i32, 14, 
/*62789*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62792*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*62803*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,1/*250*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63058
/*62808*/   OPC_RecordChild0, // #0 = $V
/*62809*/   OPC_Scope, 64, /*->62875*/ // 5 children in Scope
/*62811*/     OPC_CheckChild0Type, MVT::v2i32,
/*62813*/     OPC_RecordChild1, // #1 = $lane
/*62814*/     OPC_MoveChild, 1,
/*62816*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62819*/     OPC_MoveParent,
/*62820*/     OPC_CheckType, MVT::i32,
/*62822*/     OPC_Scope, 21, /*->62845*/ // 2 children in Scope
/*62824*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*62826*/       OPC_EmitConvertToTarget, 1,
/*62828*/       OPC_EmitInteger, MVT::i32, 14, 
/*62831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62834*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*62845*/     /*Scope*/ 28, /*->62874*/
/*62846*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*62848*/       OPC_EmitConvertToTarget, 1,
/*62850*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*62853*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62862*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62865*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*62874*/     0, /*End of Scope*/
/*62875*/   /*Scope*/ 81, /*->62957*/
/*62876*/     OPC_CheckChild0Type, MVT::v4i32,
/*62878*/     OPC_RecordChild1, // #1 = $lane
/*62879*/     OPC_MoveChild, 1,
/*62881*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62884*/     OPC_MoveParent,
/*62885*/     OPC_CheckType, MVT::i32,
/*62887*/     OPC_Scope, 38, /*->62927*/ // 2 children in Scope
/*62889*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*62891*/       OPC_EmitConvertToTarget, 1,
/*62893*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*62896*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62905*/       OPC_EmitConvertToTarget, 1,
/*62907*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i32_lane
/*62910*/       OPC_EmitInteger, MVT::i32, 14, 
/*62913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*62927*/     /*Scope*/ 28, /*->62956*/
/*62928*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*62930*/       OPC_EmitConvertToTarget, 1,
/*62932*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*62935*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62944*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62947*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*62956*/     0, /*End of Scope*/
/*62957*/   /*Scope*/ 23, /*->62981*/
/*62958*/     OPC_RecordChild1, // #1 = $src2
/*62959*/     OPC_MoveChild, 1,
/*62961*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62964*/     OPC_MoveParent,
/*62965*/     OPC_CheckType, MVT::f64,
/*62967*/     OPC_EmitConvertToTarget, 1,
/*62969*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*62972*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*62981*/   /*Scope*/ 37, /*->63019*/
/*62982*/     OPC_CheckChild0Type, MVT::v2f32,
/*62984*/     OPC_RecordChild1, // #1 = $src2
/*62985*/     OPC_MoveChild, 1,
/*62987*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62990*/     OPC_MoveParent,
/*62991*/     OPC_CheckType, MVT::f32,
/*62993*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62996*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63005*/     OPC_EmitConvertToTarget, 1,
/*63007*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*63010*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*63019*/   /*Scope*/ 37, /*->63057*/
/*63020*/     OPC_CheckChild0Type, MVT::v4f32,
/*63022*/     OPC_RecordChild1, // #1 = $src2
/*63023*/     OPC_MoveChild, 1,
/*63025*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63028*/     OPC_MoveParent,
/*63029*/     OPC_CheckType, MVT::f32,
/*63031*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*63034*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63043*/     OPC_EmitConvertToTarget, 1,
/*63045*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*63048*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*63057*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->63388
/*63062*/   OPC_RecordNode,   // #0 = $imm
/*63063*/   OPC_CheckType, MVT::i32,
/*63065*/   OPC_Scope, 26, /*->63093*/ // 11 children in Scope
/*63067*/     OPC_CheckPredicate, 9, // Predicate_t2_so_imm
/*63069*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*63071*/     OPC_EmitConvertToTarget, 0,
/*63073*/     OPC_EmitInteger, MVT::i32, 14, 
/*63076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63079*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63082*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*63093*/   /*Scope*/ 26, /*->63120*/
/*63094*/     OPC_CheckPredicate, 3, // Predicate_so_imm
/*63096*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63098*/     OPC_EmitConvertToTarget, 0,
/*63100*/     OPC_EmitInteger, MVT::i32, 14, 
/*63103*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63106*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63109*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*63120*/   /*Scope*/ 22, /*->63143*/
/*63121*/     OPC_CheckPredicate, 56, // Predicate_imm0_65535
/*63123*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*63125*/     OPC_EmitConvertToTarget, 0,
/*63127*/     OPC_EmitInteger, MVT::i32, 14, 
/*63130*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63133*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*63143*/   /*Scope*/ 29, /*->63173*/
/*63144*/     OPC_CheckPredicate, 27, // Predicate_so_imm_not
/*63146*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63148*/     OPC_EmitConvertToTarget, 0,
/*63150*/     OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*63153*/     OPC_EmitInteger, MVT::i32, 14, 
/*63156*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63162*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*63173*/   /*Scope*/ 14, /*->63188*/
/*63174*/     OPC_CheckPredicate, 100, // Predicate_arm_i32imm
/*63176*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63178*/     OPC_EmitConvertToTarget, 0,
/*63180*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*63188*/   /*Scope*/ 26, /*->63215*/
/*63189*/     OPC_CheckPredicate, 54, // Predicate_imm0_255
/*63191*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63193*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*63196*/     OPC_EmitConvertToTarget, 0,
/*63198*/     OPC_EmitInteger, MVT::i32, 14, 
/*63201*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63204*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*63215*/   /*Scope*/ 22, /*->63238*/
/*63216*/     OPC_CheckPredicate, 56, // Predicate_imm0_65535
/*63218*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*63220*/     OPC_EmitConvertToTarget, 0,
/*63222*/     OPC_EmitInteger, MVT::i32, 14, 
/*63225*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63228*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*63238*/   /*Scope*/ 29, /*->63268*/
/*63239*/     OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*63241*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*63243*/     OPC_EmitConvertToTarget, 0,
/*63245*/     OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*63248*/     OPC_EmitInteger, MVT::i32, 14, 
/*63251*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*63268*/   /*Scope*/ 55, /*->63324*/
/*63269*/     OPC_CheckPredicate, 101, // Predicate_thumb_immshifted
/*63271*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63273*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*63276*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*63279*/     OPC_EmitConvertToTarget, 0,
/*63281*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*63284*/     OPC_EmitInteger, MVT::i32, 14, 
/*63287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63290*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*63301*/     OPC_EmitConvertToTarget, 0,
/*63303*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*63306*/     OPC_EmitInteger, MVT::i32, 14, 
/*63309*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63312*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*63324*/   /*Scope*/ 49, /*->63374*/
/*63325*/     OPC_CheckPredicate, 102, // Predicate_imm0_255_comp
/*63327*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63329*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*63332*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*63335*/     OPC_EmitConvertToTarget, 0,
/*63337*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*63340*/     OPC_EmitInteger, MVT::i32, 14, 
/*63343*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63346*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*63357*/     OPC_EmitInteger, MVT::i32, 14, 
/*63360*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*63374*/   /*Scope*/ 12, /*->63387*/
/*63375*/     OPC_CheckPatternPredicate, 55, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*63377*/     OPC_EmitConvertToTarget, 0,
/*63379*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*63387*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->63443
/*63391*/   OPC_RecordMemRef,
/*63392*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*63393*/   OPC_RecordChild1, // #1 = $ptr
/*63394*/   OPC_CheckChild1Type, MVT::i32,
/*63396*/   OPC_RecordChild2, // #2 = $incr
/*63397*/   OPC_CheckType, MVT::i32,
/*63399*/   OPC_Scope, 13, /*->63414*/ // 3 children in Scope
/*63401*/     OPC_CheckPredicate, 103, // Predicate_atomic_load_add_8
/*63403*/     OPC_EmitMergeInputChains1_0,
/*63404*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63414*/   /*Scope*/ 13, /*->63428*/
/*63415*/     OPC_CheckPredicate, 104, // Predicate_atomic_load_add_16
/*63417*/     OPC_EmitMergeInputChains1_0,
/*63418*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63428*/   /*Scope*/ 13, /*->63442*/
/*63429*/     OPC_CheckPredicate, 105, // Predicate_atomic_load_add_32
/*63431*/     OPC_EmitMergeInputChains1_0,
/*63432*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63442*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->63498
/*63446*/   OPC_RecordMemRef,
/*63447*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*63448*/   OPC_RecordChild1, // #1 = $ptr
/*63449*/   OPC_CheckChild1Type, MVT::i32,
/*63451*/   OPC_RecordChild2, // #2 = $incr
/*63452*/   OPC_CheckType, MVT::i32,
/*63454*/   OPC_Scope, 13, /*->63469*/ // 3 children in Scope
/*63456*/     OPC_CheckPredicate, 106, // Predicate_atomic_load_sub_8
/*63458*/     OPC_EmitMergeInputChains1_0,
/*63459*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63469*/   /*Scope*/ 13, /*->63483*/
/*63470*/     OPC_CheckPredicate, 107, // Predicate_atomic_load_sub_16
/*63472*/     OPC_EmitMergeInputChains1_0,
/*63473*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63483*/   /*Scope*/ 13, /*->63497*/
/*63484*/     OPC_CheckPredicate, 108, // Predicate_atomic_load_sub_32
/*63486*/     OPC_EmitMergeInputChains1_0,
/*63487*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63497*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->63553
/*63501*/   OPC_RecordMemRef,
/*63502*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*63503*/   OPC_RecordChild1, // #1 = $ptr
/*63504*/   OPC_CheckChild1Type, MVT::i32,
/*63506*/   OPC_RecordChild2, // #2 = $incr
/*63507*/   OPC_CheckType, MVT::i32,
/*63509*/   OPC_Scope, 13, /*->63524*/ // 3 children in Scope
/*63511*/     OPC_CheckPredicate, 109, // Predicate_atomic_load_and_8
/*63513*/     OPC_EmitMergeInputChains1_0,
/*63514*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63524*/   /*Scope*/ 13, /*->63538*/
/*63525*/     OPC_CheckPredicate, 110, // Predicate_atomic_load_and_16
/*63527*/     OPC_EmitMergeInputChains1_0,
/*63528*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63538*/   /*Scope*/ 13, /*->63552*/
/*63539*/     OPC_CheckPredicate, 111, // Predicate_atomic_load_and_32
/*63541*/     OPC_EmitMergeInputChains1_0,
/*63542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63552*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->63608
/*63556*/   OPC_RecordMemRef,
/*63557*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*63558*/   OPC_RecordChild1, // #1 = $ptr
/*63559*/   OPC_CheckChild1Type, MVT::i32,
/*63561*/   OPC_RecordChild2, // #2 = $incr
/*63562*/   OPC_CheckType, MVT::i32,
/*63564*/   OPC_Scope, 13, /*->63579*/ // 3 children in Scope
/*63566*/     OPC_CheckPredicate, 112, // Predicate_atomic_load_or_8
/*63568*/     OPC_EmitMergeInputChains1_0,
/*63569*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63579*/   /*Scope*/ 13, /*->63593*/
/*63580*/     OPC_CheckPredicate, 113, // Predicate_atomic_load_or_16
/*63582*/     OPC_EmitMergeInputChains1_0,
/*63583*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63593*/   /*Scope*/ 13, /*->63607*/
/*63594*/     OPC_CheckPredicate, 114, // Predicate_atomic_load_or_32
/*63596*/     OPC_EmitMergeInputChains1_0,
/*63597*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63607*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->63663
/*63611*/   OPC_RecordMemRef,
/*63612*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*63613*/   OPC_RecordChild1, // #1 = $ptr
/*63614*/   OPC_CheckChild1Type, MVT::i32,
/*63616*/   OPC_RecordChild2, // #2 = $incr
/*63617*/   OPC_CheckType, MVT::i32,
/*63619*/   OPC_Scope, 13, /*->63634*/ // 3 children in Scope
/*63621*/     OPC_CheckPredicate, 115, // Predicate_atomic_load_xor_8
/*63623*/     OPC_EmitMergeInputChains1_0,
/*63624*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63634*/   /*Scope*/ 13, /*->63648*/
/*63635*/     OPC_CheckPredicate, 116, // Predicate_atomic_load_xor_16
/*63637*/     OPC_EmitMergeInputChains1_0,
/*63638*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63648*/   /*Scope*/ 13, /*->63662*/
/*63649*/     OPC_CheckPredicate, 117, // Predicate_atomic_load_xor_32
/*63651*/     OPC_EmitMergeInputChains1_0,
/*63652*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63662*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->63718
/*63666*/   OPC_RecordMemRef,
/*63667*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*63668*/   OPC_RecordChild1, // #1 = $ptr
/*63669*/   OPC_CheckChild1Type, MVT::i32,
/*63671*/   OPC_RecordChild2, // #2 = $incr
/*63672*/   OPC_CheckType, MVT::i32,
/*63674*/   OPC_Scope, 13, /*->63689*/ // 3 children in Scope
/*63676*/     OPC_CheckPredicate, 118, // Predicate_atomic_load_nand_8
/*63678*/     OPC_EmitMergeInputChains1_0,
/*63679*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63689*/   /*Scope*/ 13, /*->63703*/
/*63690*/     OPC_CheckPredicate, 119, // Predicate_atomic_load_nand_16
/*63692*/     OPC_EmitMergeInputChains1_0,
/*63693*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63703*/   /*Scope*/ 13, /*->63717*/
/*63704*/     OPC_CheckPredicate, 120, // Predicate_atomic_load_nand_32
/*63706*/     OPC_EmitMergeInputChains1_0,
/*63707*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*63717*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->63773
/*63721*/   OPC_RecordMemRef,
/*63722*/   OPC_RecordNode,   // #0 = 'atomic_load_min' chained node
/*63723*/   OPC_RecordChild1, // #1 = $ptr
/*63724*/   OPC_CheckChild1Type, MVT::i32,
/*63726*/   OPC_RecordChild2, // #2 = $val
/*63727*/   OPC_CheckType, MVT::i32,
/*63729*/   OPC_Scope, 13, /*->63744*/ // 3 children in Scope
/*63731*/     OPC_CheckPredicate, 121, // Predicate_atomic_load_min_8
/*63733*/     OPC_EmitMergeInputChains1_0,
/*63734*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63744*/   /*Scope*/ 13, /*->63758*/
/*63745*/     OPC_CheckPredicate, 122, // Predicate_atomic_load_min_16
/*63747*/     OPC_EmitMergeInputChains1_0,
/*63748*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63758*/   /*Scope*/ 13, /*->63772*/
/*63759*/     OPC_CheckPredicate, 123, // Predicate_atomic_load_min_32
/*63761*/     OPC_EmitMergeInputChains1_0,
/*63762*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_min:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_min_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63772*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->63828
/*63776*/   OPC_RecordMemRef,
/*63777*/   OPC_RecordNode,   // #0 = 'atomic_load_max' chained node
/*63778*/   OPC_RecordChild1, // #1 = $ptr
/*63779*/   OPC_CheckChild1Type, MVT::i32,
/*63781*/   OPC_RecordChild2, // #2 = $val
/*63782*/   OPC_CheckType, MVT::i32,
/*63784*/   OPC_Scope, 13, /*->63799*/ // 3 children in Scope
/*63786*/     OPC_CheckPredicate, 124, // Predicate_atomic_load_max_8
/*63788*/     OPC_EmitMergeInputChains1_0,
/*63789*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63799*/   /*Scope*/ 13, /*->63813*/
/*63800*/     OPC_CheckPredicate, 125, // Predicate_atomic_load_max_16
/*63802*/     OPC_EmitMergeInputChains1_0,
/*63803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63813*/   /*Scope*/ 13, /*->63827*/
/*63814*/     OPC_CheckPredicate, 126, // Predicate_atomic_load_max_32
/*63816*/     OPC_EmitMergeInputChains1_0,
/*63817*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_MAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_max:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_max_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_MAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63827*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->63883
/*63831*/   OPC_RecordMemRef,
/*63832*/   OPC_RecordNode,   // #0 = 'atomic_load_umin' chained node
/*63833*/   OPC_RecordChild1, // #1 = $ptr
/*63834*/   OPC_CheckChild1Type, MVT::i32,
/*63836*/   OPC_RecordChild2, // #2 = $val
/*63837*/   OPC_CheckType, MVT::i32,
/*63839*/   OPC_Scope, 13, /*->63854*/ // 3 children in Scope
/*63841*/     OPC_CheckPredicate, 127, // Predicate_atomic_load_umin_8
/*63843*/     OPC_EmitMergeInputChains1_0,
/*63844*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63854*/   /*Scope*/ 13, /*->63868*/
/*63855*/     OPC_CheckPredicate, 128, // Predicate_atomic_load_umin_16
/*63857*/     OPC_EmitMergeInputChains1_0,
/*63858*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63868*/   /*Scope*/ 13, /*->63882*/
/*63869*/     OPC_CheckPredicate, 129, // Predicate_atomic_load_umin_32
/*63871*/     OPC_EmitMergeInputChains1_0,
/*63872*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMIN_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umin:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umin_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMIN_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63882*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->63938
/*63886*/   OPC_RecordMemRef,
/*63887*/   OPC_RecordNode,   // #0 = 'atomic_load_umax' chained node
/*63888*/   OPC_RecordChild1, // #1 = $ptr
/*63889*/   OPC_CheckChild1Type, MVT::i32,
/*63891*/   OPC_RecordChild2, // #2 = $val
/*63892*/   OPC_CheckType, MVT::i32,
/*63894*/   OPC_Scope, 13, /*->63909*/ // 3 children in Scope
/*63896*/     OPC_CheckPredicate, 130, // Predicate_atomic_load_umax_8
/*63898*/     OPC_EmitMergeInputChains1_0,
/*63899*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63909*/   /*Scope*/ 13, /*->63923*/
/*63910*/     OPC_CheckPredicate, 131, // Predicate_atomic_load_umax_16
/*63912*/     OPC_EmitMergeInputChains1_0,
/*63913*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63923*/   /*Scope*/ 13, /*->63937*/
/*63924*/     OPC_CheckPredicate, 132, // Predicate_atomic_load_umax_32
/*63926*/     OPC_EmitMergeInputChains1_0,
/*63927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_UMAX_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_umax:i32 GPR:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_load_umax_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_UMAX_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$val)
/*63937*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 52,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->63993
/*63941*/   OPC_RecordMemRef,
/*63942*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*63943*/   OPC_RecordChild1, // #1 = $ptr
/*63944*/   OPC_CheckChild1Type, MVT::i32,
/*63946*/   OPC_RecordChild2, // #2 = $new
/*63947*/   OPC_CheckType, MVT::i32,
/*63949*/   OPC_Scope, 13, /*->63964*/ // 3 children in Scope
/*63951*/     OPC_CheckPredicate, 133, // Predicate_atomic_swap_8
/*63953*/     OPC_EmitMergeInputChains1_0,
/*63954*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*63964*/   /*Scope*/ 13, /*->63978*/
/*63965*/     OPC_CheckPredicate, 134, // Predicate_atomic_swap_16
/*63967*/     OPC_EmitMergeInputChains1_0,
/*63968*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*63978*/   /*Scope*/ 13, /*->63992*/
/*63979*/     OPC_CheckPredicate, 135, // Predicate_atomic_swap_32
/*63981*/     OPC_EmitMergeInputChains1_0,
/*63982*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*63992*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->64052
/*63996*/   OPC_RecordMemRef,
/*63997*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*63998*/   OPC_RecordChild1, // #1 = $ptr
/*63999*/   OPC_CheckChild1Type, MVT::i32,
/*64001*/   OPC_RecordChild2, // #2 = $old
/*64002*/   OPC_RecordChild3, // #3 = $new
/*64003*/   OPC_CheckType, MVT::i32,
/*64005*/   OPC_Scope, 14, /*->64021*/ // 3 children in Scope
/*64007*/     OPC_CheckPredicate, 136, // Predicate_atomic_cmp_swap_8
/*64009*/     OPC_EmitMergeInputChains1_0,
/*64010*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*64021*/   /*Scope*/ 14, /*->64036*/
/*64022*/     OPC_CheckPredicate, 137, // Predicate_atomic_cmp_swap_16
/*64024*/     OPC_EmitMergeInputChains1_0,
/*64025*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*64036*/   /*Scope*/ 14, /*->64051*/
/*64037*/     OPC_CheckPredicate, 138, // Predicate_atomic_cmp_swap_32
/*64039*/     OPC_EmitMergeInputChains1_0,
/*64040*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*64051*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->64095
/*64055*/   OPC_CaptureGlueInput,
/*64056*/   OPC_RecordChild0, // #0 = $Rm
/*64057*/   OPC_CheckType, MVT::i32,
/*64059*/   OPC_Scope, 10, /*->64071*/ // 2 children in Scope
/*64061*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64063*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*64071*/   /*Scope*/ 22, /*->64094*/
/*64072*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*64074*/     OPC_EmitInteger, MVT::i32, 14, 
/*64077*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64080*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64083*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*64094*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->64135
/*64098*/   OPC_RecordChild0, // #0 = $src
/*64099*/   OPC_CheckType, MVT::i32,
/*64101*/   OPC_Scope, 11, /*->64114*/ // 2 children in Scope
/*64103*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64105*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*64114*/   /*Scope*/ 19, /*->64134*/
/*64115*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*64117*/     OPC_EmitInteger, MVT::i32, 14, 
/*64120*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64123*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*64134*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->64175
/*64138*/   OPC_RecordChild0, // #0 = $src
/*64139*/   OPC_CheckType, MVT::i32,
/*64141*/   OPC_Scope, 11, /*->64154*/ // 2 children in Scope
/*64143*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64145*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*64154*/   /*Scope*/ 19, /*->64174*/
/*64155*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*64157*/     OPC_EmitInteger, MVT::i32, 14, 
/*64160*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64163*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*64174*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->64224
/*64178*/   OPC_RecordChild0, // #0 = $Rn
/*64179*/   OPC_RecordChild1, // #1 = $Rm
/*64180*/   OPC_CheckType, MVT::i32,
/*64182*/   OPC_Scope, 19, /*->64203*/ // 2 children in Scope
/*64184*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*64186*/     OPC_EmitInteger, MVT::i32, 14, 
/*64189*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64192*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*64203*/   /*Scope*/ 19, /*->64223*/
/*64204*/     OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*64206*/     OPC_EmitInteger, MVT::i32, 14, 
/*64209*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64212*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*64223*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::SDIV),// ->64273
/*64227*/   OPC_RecordChild0, // #0 = $Rn
/*64228*/   OPC_RecordChild1, // #1 = $Rm
/*64229*/   OPC_CheckType, MVT::i32,
/*64231*/   OPC_Scope, 19, /*->64252*/ // 2 children in Scope
/*64233*/     OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*64235*/     OPC_EmitInteger, MVT::i32, 14, 
/*64238*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64241*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*64252*/   /*Scope*/ 19, /*->64272*/
/*64253*/     OPC_CheckPatternPredicate, 57, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*64255*/     OPC_EmitInteger, MVT::i32, 14, 
/*64258*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64261*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*64272*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::UDIV),// ->64322
/*64276*/   OPC_RecordChild0, // #0 = $Rn
/*64277*/   OPC_RecordChild1, // #1 = $Rm
/*64278*/   OPC_CheckType, MVT::i32,
/*64280*/   OPC_Scope, 19, /*->64301*/ // 2 children in Scope
/*64282*/     OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*64284*/     OPC_EmitInteger, MVT::i32, 14, 
/*64287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64290*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*64301*/   /*Scope*/ 19, /*->64321*/
/*64302*/     OPC_CheckPatternPredicate, 57, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*64304*/     OPC_EmitInteger, MVT::i32, 14, 
/*64307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*64321*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37|128,1/*165*/,  TARGET_VAL(ISD::CTLZ),// ->64491
/*64326*/   OPC_RecordChild0, // #0 = $Rm
/*64327*/   OPC_SwitchType /*7 cases */, 40,  MVT::i32,// ->64370
/*64330*/     OPC_Scope, 18, /*->64350*/ // 2 children in Scope
/*64332*/       OPC_CheckPatternPredicate, 26, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*64334*/       OPC_EmitInteger, MVT::i32, 14, 
/*64337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (CLZ:i32 GPR:i32:$Rm)
/*64350*/     /*Scope*/ 18, /*->64369*/
/*64351*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*64353*/       OPC_EmitInteger, MVT::i32, 14, 
/*64356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*64369*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v8i8,// ->64390
/*64372*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64374*/     OPC_EmitInteger, MVT::i32, 14, 
/*64377*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64380*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->64410
/*64392*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64394*/     OPC_EmitInteger, MVT::i32, 14, 
/*64397*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64400*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->64430
/*64412*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64414*/     OPC_EmitInteger, MVT::i32, 14, 
/*64417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->64450
/*64432*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64434*/     OPC_EmitInteger, MVT::i32, 14, 
/*64437*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64440*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->64470
/*64452*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64454*/     OPC_EmitInteger, MVT::i32, 14, 
/*64457*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64460*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->64490
/*64472*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64474*/     OPC_EmitInteger, MVT::i32, 14, 
/*64477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->64537
/*64494*/   OPC_RecordChild0, // #0 = $Rm
/*64495*/   OPC_CheckType, MVT::i32,
/*64497*/   OPC_Scope, 18, /*->64517*/ // 2 children in Scope
/*64499*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*64501*/     OPC_EmitInteger, MVT::i32, 14, 
/*64504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*64517*/   /*Scope*/ 18, /*->64536*/
/*64518*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*64520*/     OPC_EmitInteger, MVT::i32, 14, 
/*64523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*64536*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->64602
/*64540*/   OPC_RecordChild0, // #0 = $Rm
/*64541*/   OPC_CheckType, MVT::i32,
/*64543*/   OPC_Scope, 18, /*->64563*/ // 3 children in Scope
/*64545*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*64547*/     OPC_EmitInteger, MVT::i32, 14, 
/*64550*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*64563*/   /*Scope*/ 18, /*->64582*/
/*64564*/     OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*64566*/     OPC_EmitInteger, MVT::i32, 14, 
/*64569*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64572*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*64582*/   /*Scope*/ 18, /*->64601*/
/*64583*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*64585*/     OPC_EmitInteger, MVT::i32, 14, 
/*64588*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64591*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*64601*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 22,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->64627
/*64605*/   OPC_CheckType, MVT::i32,
/*64607*/   OPC_Scope, 7, /*->64616*/ // 2 children in Scope
/*64609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*64616*/   /*Scope*/ 9, /*->64626*/
/*64617*/     OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*64619*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*64626*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::ADDE),// ->64658
/*64630*/   OPC_CaptureGlueInput,
/*64631*/   OPC_RecordChild0, // #0 = $Rn
/*64632*/   OPC_RecordChild1, // #1 = $Rm
/*64633*/   OPC_CheckType, MVT::i32,
/*64635*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*64637*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*64640*/   OPC_EmitInteger, MVT::i32, 14, 
/*64643*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64646*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 28,  TARGET_VAL(ISD::SUBE),// ->64689
/*64661*/   OPC_CaptureGlueInput,
/*64662*/   OPC_RecordChild0, // #0 = $Rn
/*64663*/   OPC_RecordChild1, // #1 = $Rm
/*64664*/   OPC_CheckType, MVT::i32,
/*64666*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*64668*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*64671*/   OPC_EmitInteger, MVT::i32, 14, 
/*64674*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64677*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
            // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
          /*SwitchOpcode*/ 27,  TARGET_VAL(ISD::SUBC),// ->64719
/*64692*/   OPC_RecordChild0, // #0 = $lhs
/*64693*/   OPC_RecordChild1, // #1 = $rhs
/*64694*/   OPC_CheckType, MVT::i32,
/*64696*/   OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*64698*/   OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*64701*/   OPC_EmitInteger, MVT::i32, 14, 
/*64704*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64707*/   OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
            // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
            // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP32_TO_FP16),// ->64755
/*64722*/   OPC_RecordChild0, // #0 = $a
/*64723*/   OPC_CheckChild0Type, MVT::f32,
/*64725*/   OPC_CheckType, MVT::i32,
/*64727*/   OPC_EmitInteger, MVT::i32, 14, 
/*64730*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64733*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*64743*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*64746*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->64834
/*64758*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*64759*/   OPC_RecordChild1, // #1 = $src
/*64760*/   OPC_CheckChild1Type, MVT::i32,
/*64762*/   OPC_RecordChild2, // #2 = $val
/*64763*/   OPC_CheckChild2Type, MVT::i32,
/*64765*/   OPC_CheckType, MVT::i32,
/*64767*/   OPC_Scope, 12, /*->64781*/ // 5 children in Scope
/*64769*/     OPC_CheckPatternPredicate, 58, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*64771*/     OPC_EmitMergeInputChains1_0,
/*64772*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*64781*/   /*Scope*/ 12, /*->64794*/
/*64782*/     OPC_CheckPatternPredicate, 59, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*64784*/     OPC_EmitMergeInputChains1_0,
/*64785*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*64794*/   /*Scope*/ 12, /*->64807*/
/*64795*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*64797*/     OPC_EmitMergeInputChains1_0,
/*64798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*64807*/   /*Scope*/ 12, /*->64820*/
/*64808*/     OPC_CheckPatternPredicate, 60, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*64810*/     OPC_EmitMergeInputChains1_0,
/*64811*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*64820*/   /*Scope*/ 12, /*->64833*/
/*64821*/     OPC_CheckPatternPredicate, 61, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*64823*/     OPC_EmitMergeInputChains1_0,
/*64824*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*64833*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 57,  TARGET_VAL(ISD::ConstantFP),// ->64894
/*64837*/   OPC_RecordNode,   // #0 = $imm
/*64838*/   OPC_SwitchType /*2 cases */, 25,  MVT::f64,// ->64866
/*64841*/     OPC_CheckPredicate, 139, // Predicate_vfp_f64imm
/*64843*/     OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP3())
/*64845*/     OPC_EmitConvertToTarget, 0,
/*64847*/     OPC_EmitNodeXForm, 19, 1, // anonymous.val.3844
/*64850*/     OPC_EmitInteger, MVT::i32, 14, 
/*64853*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64856*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous.val.3844>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (anonymous.val.3844:f64 (fpimm:f64):$imm))
            /*SwitchType*/ 25,  MVT::f32,// ->64893
/*64868*/     OPC_CheckPredicate, 140, // Predicate_vfp_f32imm
/*64870*/     OPC_CheckPatternPredicate, 62, // (Subtarget->hasVFP3())
/*64872*/     OPC_EmitConvertToTarget, 0,
/*64874*/     OPC_EmitNodeXForm, 20, 1, // anonymous.val.3843
/*64877*/     OPC_EmitInteger, MVT::i32, 14, 
/*64880*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64883*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous.val.3843>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (anonymous.val.3843:f32 (fpimm:f32):$imm))
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->64943
/*64897*/   OPC_RecordChild0, // #0 = $Dn
/*64898*/   OPC_RecordChild1, // #1 = $Dm
/*64899*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->64921
/*64902*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*64904*/     OPC_EmitInteger, MVT::i32, 14, 
/*64907*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64910*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->64942
/*64923*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*64925*/     OPC_EmitInteger, MVT::i32, 14, 
/*64928*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64931*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 39,  TARGET_VAL(ARMISD::VMAXNM),// ->64985
/*64946*/   OPC_RecordChild0, // #0 = $Sn
/*64947*/   OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->64966
/*64950*/     OPC_CheckChild0Type, MVT::f32,
/*64952*/     OPC_RecordChild1, // #1 = $Sm
/*64953*/     OPC_CheckChild1Type, MVT::f32,
/*64955*/     OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*64957*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
              // Src: (ARMvmaxnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            /*SwitchType*/ 16,  MVT::f64,// ->64984
/*64968*/     OPC_CheckChild0Type, MVT::f64,
/*64970*/     OPC_RecordChild1, // #1 = $Dm
/*64971*/     OPC_CheckChild1Type, MVT::f64,
/*64973*/     OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*64975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
              // Src: (ARMvmaxnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 39,  TARGET_VAL(ARMISD::VMINNM),// ->65027
/*64988*/   OPC_RecordChild0, // #0 = $Sn
/*64989*/   OPC_SwitchType /*2 cases */, 16,  MVT::f32,// ->65008
/*64992*/     OPC_CheckChild0Type, MVT::f32,
/*64994*/     OPC_RecordChild1, // #1 = $Sm
/*64995*/     OPC_CheckChild1Type, MVT::f32,
/*64997*/     OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*64999*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
              // Src: (ARMvminnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            /*SwitchType*/ 16,  MVT::f64,// ->65026
/*65010*/     OPC_CheckChild0Type, MVT::f64,
/*65012*/     OPC_RecordChild1, // #1 = $Dm
/*65013*/     OPC_CheckChild1Type, MVT::f64,
/*65015*/     OPC_CheckPatternPredicate, 23, // (Subtarget->hasV8FP())
/*65017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
              // Src: (ARMvminnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 33|128,1/*161*/,  TARGET_VAL(ISD::FABS),// ->65192
/*65031*/   OPC_RecordChild0, // #0 = $Dm
/*65032*/   OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->65053
/*65035*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65037*/     OPC_EmitInteger, MVT::i32, 14, 
/*65040*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65043*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->65151
/*65055*/     OPC_Scope, 18, /*->65075*/ // 2 children in Scope
/*65057*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65059*/       OPC_EmitInteger, MVT::i32, 14, 
/*65062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*65075*/     /*Scope*/ 74, /*->65150*/
/*65076*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65078*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65085*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65088*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65097*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65100*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65110*/       OPC_EmitInteger, MVT::i32, 14, 
/*65113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65116*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65126*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65129*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65138*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65141*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65150*/     0, /*End of Scope*/
            /*SwitchType*/ 18,  MVT::v2f32,// ->65171
/*65153*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65155*/     OPC_EmitInteger, MVT::i32, 14, 
/*65158*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65161*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 18,  MVT::v4f32,// ->65191
/*65173*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65175*/     OPC_EmitInteger, MVT::i32, 14, 
/*65178*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->65218
/*65195*/   OPC_RecordChild0, // #0 = $Sm
/*65196*/   OPC_CheckChild0Type, MVT::f32,
/*65198*/   OPC_CheckType, MVT::f64,
/*65200*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65202*/   OPC_EmitInteger, MVT::i32, 14, 
/*65205*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65208*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->65242
/*65221*/   OPC_RecordChild0, // #0 = $Dm
/*65222*/   OPC_CheckType, MVT::f32,
/*65224*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65226*/   OPC_EmitInteger, MVT::i32, 14, 
/*65229*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65232*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->65288
/*65245*/   OPC_RecordChild0, // #0 = $Dm
/*65246*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->65267
/*65249*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65251*/     OPC_EmitInteger, MVT::i32, 14, 
/*65254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->65287
/*65269*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65271*/     OPC_EmitInteger, MVT::i32, 14, 
/*65274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65277*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->65312
/*65291*/   OPC_RecordChild0, // #0 = $Rt
/*65292*/   OPC_RecordChild1, // #1 = $Rt2
/*65293*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65295*/   OPC_EmitInteger, MVT::i32, 14, 
/*65298*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65301*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->65436
/*65315*/   OPC_RecordChild0, // #0 = $Sm
/*65316*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->65337
/*65319*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65321*/     OPC_EmitInteger, MVT::i32, 14, 
/*65324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->65435
/*65339*/     OPC_Scope, 18, /*->65359*/ // 2 children in Scope
/*65341*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65343*/       OPC_EmitInteger, MVT::i32, 14, 
/*65346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65349*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*65359*/     /*Scope*/ 74, /*->65434*/
/*65360*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65362*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65369*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65372*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65381*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65384*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65394*/       OPC_EmitInteger, MVT::i32, 14, 
/*65397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65400*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65410*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65413*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65422*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65425*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65434*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->65560
/*65439*/   OPC_RecordChild0, // #0 = $Sm
/*65440*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->65461
/*65443*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65445*/     OPC_EmitInteger, MVT::i32, 14, 
/*65448*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65451*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->65559
/*65463*/     OPC_Scope, 18, /*->65483*/ // 2 children in Scope
/*65465*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65467*/       OPC_EmitInteger, MVT::i32, 14, 
/*65470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65473*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*65483*/     /*Scope*/ 74, /*->65558*/
/*65484*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65486*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65493*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65496*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65505*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65508*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65518*/       OPC_EmitInteger, MVT::i32, 14, 
/*65521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65524*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65534*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65537*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65546*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65549*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65558*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->65686
/*65563*/   OPC_RecordChild0, // #0 = $Dm
/*65564*/   OPC_Scope, 20, /*->65586*/ // 2 children in Scope
/*65566*/     OPC_CheckChild0Type, MVT::f64,
/*65568*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65570*/     OPC_EmitInteger, MVT::i32, 14, 
/*65573*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65576*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*65586*/   /*Scope*/ 98, /*->65685*/
/*65587*/     OPC_CheckChild0Type, MVT::f32,
/*65589*/     OPC_Scope, 18, /*->65609*/ // 2 children in Scope
/*65591*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65593*/       OPC_EmitInteger, MVT::i32, 14, 
/*65596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*65609*/     /*Scope*/ 74, /*->65684*/
/*65610*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65612*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65619*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65622*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65631*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65634*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65644*/       OPC_EmitInteger, MVT::i32, 14, 
/*65647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65650*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65660*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65663*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65672*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65675*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65684*/     0, /*End of Scope*/
/*65685*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->65812
/*65689*/   OPC_RecordChild0, // #0 = $Dm
/*65690*/   OPC_Scope, 20, /*->65712*/ // 2 children in Scope
/*65692*/     OPC_CheckChild0Type, MVT::f64,
/*65694*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*65696*/     OPC_EmitInteger, MVT::i32, 14, 
/*65699*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65702*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*65712*/   /*Scope*/ 98, /*->65811*/
/*65713*/     OPC_CheckChild0Type, MVT::f32,
/*65715*/     OPC_Scope, 18, /*->65735*/ // 2 children in Scope
/*65717*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65719*/       OPC_EmitInteger, MVT::i32, 14, 
/*65722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65725*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*65735*/     /*Scope*/ 74, /*->65810*/
/*65736*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65738*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*65745*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65748*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*65757*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65760*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*65770*/       OPC_EmitInteger, MVT::i32, 14, 
/*65773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65776*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*65786*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65789*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65798*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65801*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65810*/     0, /*End of Scope*/
/*65811*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::FP16_TO_FP32),// ->65848
/*65815*/   OPC_RecordChild0, // #0 = $a
/*65816*/   OPC_CheckChild0Type, MVT::i32,
/*65818*/   OPC_CheckType, MVT::f32,
/*65820*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*65823*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*65832*/   OPC_EmitInteger, MVT::i32, 14, 
/*65835*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65838*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->65960
/*65851*/   OPC_RecordChild0, // #0 = $a
/*65852*/   OPC_RecordChild1, // #1 = $b
/*65853*/   OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65855*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65862*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65865*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*65874*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65877*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*65887*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*65894*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65897*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*65906*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65909*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*65919*/   OPC_EmitInteger, MVT::i32, 14, 
/*65922*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65925*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*65936*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65939*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*65948*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65951*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->66072
/*65963*/   OPC_RecordChild0, // #0 = $a
/*65964*/   OPC_RecordChild1, // #1 = $b
/*65965*/   OPC_CheckPatternPredicate, 40, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65967*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65974*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65977*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*65986*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65989*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*65999*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66006*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66009*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66018*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66021*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66031*/   OPC_EmitInteger, MVT::i32, 14, 
/*66034*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66037*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66048*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66051*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66060*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66063*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->66169
/*66075*/   OPC_RecordChild0, // #0 = $src
/*66076*/   OPC_RecordChild1, // #1 = $SIMM
/*66077*/   OPC_MoveChild, 1,
/*66079*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*66082*/   OPC_MoveParent,
/*66083*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->66105
/*66086*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66088*/     OPC_EmitInteger, MVT::i32, 14, 
/*66091*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66094*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->66126
/*66107*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66109*/     OPC_EmitInteger, MVT::i32, 14, 
/*66112*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66115*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->66147
/*66128*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66130*/     OPC_EmitInteger, MVT::i32, 14, 
/*66133*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->66168
/*66149*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66151*/     OPC_EmitInteger, MVT::i32, 14, 
/*66154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66157*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->66266
/*66172*/   OPC_RecordChild0, // #0 = $src
/*66173*/   OPC_RecordChild1, // #1 = $SIMM
/*66174*/   OPC_MoveChild, 1,
/*66176*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*66179*/   OPC_MoveParent,
/*66180*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->66202
/*66183*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66185*/     OPC_EmitInteger, MVT::i32, 14, 
/*66188*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66191*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->66223
/*66204*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66206*/     OPC_EmitInteger, MVT::i32, 14, 
/*66209*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66212*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->66244
/*66225*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66227*/     OPC_EmitInteger, MVT::i32, 14, 
/*66230*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66233*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->66265
/*66246*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66248*/     OPC_EmitInteger, MVT::i32, 14, 
/*66251*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66254*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->66358
/*66269*/   OPC_RecordChild0, // #0 = $SIMM
/*66270*/   OPC_MoveChild, 0,
/*66272*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*66275*/   OPC_MoveParent,
/*66276*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->66297
/*66279*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66281*/     OPC_EmitInteger, MVT::i32, 14, 
/*66284*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66287*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->66317
/*66299*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66301*/     OPC_EmitInteger, MVT::i32, 14, 
/*66304*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66307*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->66337
/*66319*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66321*/     OPC_EmitInteger, MVT::i32, 14, 
/*66324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->66357
/*66339*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66341*/     OPC_EmitInteger, MVT::i32, 14, 
/*66344*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66347*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->66556
/*66362*/   OPC_RecordChild0, // #0 = $Vm
/*66363*/   OPC_RecordChild1, // #1 = $SIMM
/*66364*/   OPC_MoveChild, 1,
/*66366*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66369*/   OPC_MoveParent,
/*66370*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->66394
/*66373*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66375*/     OPC_EmitConvertToTarget, 1,
/*66377*/     OPC_EmitInteger, MVT::i32, 14, 
/*66380*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66383*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->66417
/*66396*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66398*/     OPC_EmitConvertToTarget, 1,
/*66400*/     OPC_EmitInteger, MVT::i32, 14, 
/*66403*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66406*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->66440
/*66419*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66421*/     OPC_EmitConvertToTarget, 1,
/*66423*/     OPC_EmitInteger, MVT::i32, 14, 
/*66426*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66429*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->66463
/*66442*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66444*/     OPC_EmitConvertToTarget, 1,
/*66446*/     OPC_EmitInteger, MVT::i32, 14, 
/*66449*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66452*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->66486
/*66465*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66467*/     OPC_EmitConvertToTarget, 1,
/*66469*/     OPC_EmitInteger, MVT::i32, 14, 
/*66472*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66475*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->66509
/*66488*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66490*/     OPC_EmitConvertToTarget, 1,
/*66492*/     OPC_EmitInteger, MVT::i32, 14, 
/*66495*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66498*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->66532
/*66511*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66513*/     OPC_EmitConvertToTarget, 1,
/*66515*/     OPC_EmitInteger, MVT::i32, 14, 
/*66518*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66521*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->66555
/*66534*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66536*/     OPC_EmitConvertToTarget, 1,
/*66538*/     OPC_EmitInteger, MVT::i32, 14, 
/*66541*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66544*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->66754
/*66560*/   OPC_RecordChild0, // #0 = $Vm
/*66561*/   OPC_RecordChild1, // #1 = $SIMM
/*66562*/   OPC_MoveChild, 1,
/*66564*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66567*/   OPC_MoveParent,
/*66568*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->66592
/*66571*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66573*/     OPC_EmitConvertToTarget, 1,
/*66575*/     OPC_EmitInteger, MVT::i32, 14, 
/*66578*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66581*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->66615
/*66594*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66596*/     OPC_EmitConvertToTarget, 1,
/*66598*/     OPC_EmitInteger, MVT::i32, 14, 
/*66601*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66604*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->66638
/*66617*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66619*/     OPC_EmitConvertToTarget, 1,
/*66621*/     OPC_EmitInteger, MVT::i32, 14, 
/*66624*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66627*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->66661
/*66640*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66642*/     OPC_EmitConvertToTarget, 1,
/*66644*/     OPC_EmitInteger, MVT::i32, 14, 
/*66647*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66650*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->66684
/*66663*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66665*/     OPC_EmitConvertToTarget, 1,
/*66667*/     OPC_EmitInteger, MVT::i32, 14, 
/*66670*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66673*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->66707
/*66686*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66688*/     OPC_EmitConvertToTarget, 1,
/*66690*/     OPC_EmitInteger, MVT::i32, 14, 
/*66693*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66696*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->66730
/*66709*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66711*/     OPC_EmitConvertToTarget, 1,
/*66713*/     OPC_EmitInteger, MVT::i32, 14, 
/*66716*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66719*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->66753
/*66732*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66734*/     OPC_EmitConvertToTarget, 1,
/*66736*/     OPC_EmitInteger, MVT::i32, 14, 
/*66739*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66742*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->66952
/*66758*/   OPC_RecordChild0, // #0 = $Vm
/*66759*/   OPC_RecordChild1, // #1 = $SIMM
/*66760*/   OPC_MoveChild, 1,
/*66762*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66765*/   OPC_MoveParent,
/*66766*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->66790
/*66769*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66771*/     OPC_EmitConvertToTarget, 1,
/*66773*/     OPC_EmitInteger, MVT::i32, 14, 
/*66776*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66779*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->66813
/*66792*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66794*/     OPC_EmitConvertToTarget, 1,
/*66796*/     OPC_EmitInteger, MVT::i32, 14, 
/*66799*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66802*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->66836
/*66815*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66817*/     OPC_EmitConvertToTarget, 1,
/*66819*/     OPC_EmitInteger, MVT::i32, 14, 
/*66822*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66825*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->66859
/*66838*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66840*/     OPC_EmitConvertToTarget, 1,
/*66842*/     OPC_EmitInteger, MVT::i32, 14, 
/*66845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66848*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->66882
/*66861*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66863*/     OPC_EmitConvertToTarget, 1,
/*66865*/     OPC_EmitInteger, MVT::i32, 14, 
/*66868*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->66905
/*66884*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66886*/     OPC_EmitConvertToTarget, 1,
/*66888*/     OPC_EmitInteger, MVT::i32, 14, 
/*66891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->66928
/*66907*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66909*/     OPC_EmitConvertToTarget, 1,
/*66911*/     OPC_EmitInteger, MVT::i32, 14, 
/*66914*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66917*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->66951
/*66930*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66932*/     OPC_EmitConvertToTarget, 1,
/*66934*/     OPC_EmitInteger, MVT::i32, 14, 
/*66937*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66940*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->67057
/*66955*/   OPC_RecordChild0, // #0 = $Vm
/*66956*/   OPC_Scope, 32, /*->66990*/ // 3 children in Scope
/*66958*/     OPC_CheckChild0Type, MVT::v8i8,
/*66960*/     OPC_RecordChild1, // #1 = $SIMM
/*66961*/     OPC_MoveChild, 1,
/*66963*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66966*/     OPC_MoveParent,
/*66967*/     OPC_CheckType, MVT::v8i16,
/*66969*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66971*/     OPC_EmitConvertToTarget, 1,
/*66973*/     OPC_EmitInteger, MVT::i32, 14, 
/*66976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*66990*/   /*Scope*/ 32, /*->67023*/
/*66991*/     OPC_CheckChild0Type, MVT::v4i16,
/*66993*/     OPC_RecordChild1, // #1 = $SIMM
/*66994*/     OPC_MoveChild, 1,
/*66996*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66999*/     OPC_MoveParent,
/*67000*/     OPC_CheckType, MVT::v4i32,
/*67002*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67004*/     OPC_EmitConvertToTarget, 1,
/*67006*/     OPC_EmitInteger, MVT::i32, 14, 
/*67009*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67012*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*67023*/   /*Scope*/ 32, /*->67056*/
/*67024*/     OPC_CheckChild0Type, MVT::v2i32,
/*67026*/     OPC_RecordChild1, // #1 = $SIMM
/*67027*/     OPC_MoveChild, 1,
/*67029*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67032*/     OPC_MoveParent,
/*67033*/     OPC_CheckType, MVT::v2i64,
/*67035*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67037*/     OPC_EmitConvertToTarget, 1,
/*67039*/     OPC_EmitInteger, MVT::i32, 14, 
/*67042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*67056*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->67162
/*67060*/   OPC_RecordChild0, // #0 = $Vm
/*67061*/   OPC_Scope, 32, /*->67095*/ // 3 children in Scope
/*67063*/     OPC_CheckChild0Type, MVT::v8i8,
/*67065*/     OPC_RecordChild1, // #1 = $SIMM
/*67066*/     OPC_MoveChild, 1,
/*67068*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67071*/     OPC_MoveParent,
/*67072*/     OPC_CheckType, MVT::v8i16,
/*67074*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67076*/     OPC_EmitConvertToTarget, 1,
/*67078*/     OPC_EmitInteger, MVT::i32, 14, 
/*67081*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67084*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*67095*/   /*Scope*/ 32, /*->67128*/
/*67096*/     OPC_CheckChild0Type, MVT::v4i16,
/*67098*/     OPC_RecordChild1, // #1 = $SIMM
/*67099*/     OPC_MoveChild, 1,
/*67101*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67104*/     OPC_MoveParent,
/*67105*/     OPC_CheckType, MVT::v4i32,
/*67107*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67109*/     OPC_EmitConvertToTarget, 1,
/*67111*/     OPC_EmitInteger, MVT::i32, 14, 
/*67114*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67117*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*67128*/   /*Scope*/ 32, /*->67161*/
/*67129*/     OPC_CheckChild0Type, MVT::v2i32,
/*67131*/     OPC_RecordChild1, // #1 = $SIMM
/*67132*/     OPC_MoveChild, 1,
/*67134*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67137*/     OPC_MoveParent,
/*67138*/     OPC_CheckType, MVT::v2i64,
/*67140*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67142*/     OPC_EmitConvertToTarget, 1,
/*67144*/     OPC_EmitInteger, MVT::i32, 14, 
/*67147*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67150*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*67161*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->67267
/*67165*/   OPC_RecordChild0, // #0 = $Vm
/*67166*/   OPC_Scope, 32, /*->67200*/ // 3 children in Scope
/*67168*/     OPC_CheckChild0Type, MVT::v8i8,
/*67170*/     OPC_RecordChild1, // #1 = $SIMM
/*67171*/     OPC_MoveChild, 1,
/*67173*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67176*/     OPC_MoveParent,
/*67177*/     OPC_CheckType, MVT::v8i16,
/*67179*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67181*/     OPC_EmitConvertToTarget, 1,
/*67183*/     OPC_EmitInteger, MVT::i32, 14, 
/*67186*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67189*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*67200*/   /*Scope*/ 32, /*->67233*/
/*67201*/     OPC_CheckChild0Type, MVT::v4i16,
/*67203*/     OPC_RecordChild1, // #1 = $SIMM
/*67204*/     OPC_MoveChild, 1,
/*67206*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67209*/     OPC_MoveParent,
/*67210*/     OPC_CheckType, MVT::v4i32,
/*67212*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67214*/     OPC_EmitConvertToTarget, 1,
/*67216*/     OPC_EmitInteger, MVT::i32, 14, 
/*67219*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67222*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*67233*/   /*Scope*/ 32, /*->67266*/
/*67234*/     OPC_CheckChild0Type, MVT::v2i32,
/*67236*/     OPC_RecordChild1, // #1 = $SIMM
/*67237*/     OPC_MoveChild, 1,
/*67239*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67242*/     OPC_MoveParent,
/*67243*/     OPC_CheckType, MVT::v2i64,
/*67245*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67247*/     OPC_EmitConvertToTarget, 1,
/*67249*/     OPC_EmitInteger, MVT::i32, 14, 
/*67252*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67255*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*67266*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->67372
/*67270*/   OPC_RecordChild0, // #0 = $Vm
/*67271*/   OPC_Scope, 32, /*->67305*/ // 3 children in Scope
/*67273*/     OPC_CheckChild0Type, MVT::v8i16,
/*67275*/     OPC_RecordChild1, // #1 = $SIMM
/*67276*/     OPC_MoveChild, 1,
/*67278*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67281*/     OPC_MoveParent,
/*67282*/     OPC_CheckType, MVT::v8i8,
/*67284*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67286*/     OPC_EmitConvertToTarget, 1,
/*67288*/     OPC_EmitInteger, MVT::i32, 14, 
/*67291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67305*/   /*Scope*/ 32, /*->67338*/
/*67306*/     OPC_CheckChild0Type, MVT::v4i32,
/*67308*/     OPC_RecordChild1, // #1 = $SIMM
/*67309*/     OPC_MoveChild, 1,
/*67311*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67314*/     OPC_MoveParent,
/*67315*/     OPC_CheckType, MVT::v4i16,
/*67317*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67319*/     OPC_EmitConvertToTarget, 1,
/*67321*/     OPC_EmitInteger, MVT::i32, 14, 
/*67324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67338*/   /*Scope*/ 32, /*->67371*/
/*67339*/     OPC_CheckChild0Type, MVT::v2i64,
/*67341*/     OPC_RecordChild1, // #1 = $SIMM
/*67342*/     OPC_MoveChild, 1,
/*67344*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67347*/     OPC_MoveParent,
/*67348*/     OPC_CheckType, MVT::v2i32,
/*67350*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67352*/     OPC_EmitConvertToTarget, 1,
/*67354*/     OPC_EmitInteger, MVT::i32, 14, 
/*67357*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67360*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67371*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->67570
/*67376*/   OPC_RecordChild0, // #0 = $Vm
/*67377*/   OPC_RecordChild1, // #1 = $SIMM
/*67378*/   OPC_MoveChild, 1,
/*67380*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67383*/   OPC_MoveParent,
/*67384*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->67408
/*67387*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67389*/     OPC_EmitConvertToTarget, 1,
/*67391*/     OPC_EmitInteger, MVT::i32, 14, 
/*67394*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67397*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->67431
/*67410*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67412*/     OPC_EmitConvertToTarget, 1,
/*67414*/     OPC_EmitInteger, MVT::i32, 14, 
/*67417*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67420*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->67454
/*67433*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67435*/     OPC_EmitConvertToTarget, 1,
/*67437*/     OPC_EmitInteger, MVT::i32, 14, 
/*67440*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67443*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->67477
/*67456*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67458*/     OPC_EmitConvertToTarget, 1,
/*67460*/     OPC_EmitInteger, MVT::i32, 14, 
/*67463*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67466*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->67500
/*67479*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67481*/     OPC_EmitConvertToTarget, 1,
/*67483*/     OPC_EmitInteger, MVT::i32, 14, 
/*67486*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->67523
/*67502*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67504*/     OPC_EmitConvertToTarget, 1,
/*67506*/     OPC_EmitInteger, MVT::i32, 14, 
/*67509*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67512*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->67546
/*67525*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67527*/     OPC_EmitConvertToTarget, 1,
/*67529*/     OPC_EmitInteger, MVT::i32, 14, 
/*67532*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67535*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->67569
/*67548*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67550*/     OPC_EmitConvertToTarget, 1,
/*67552*/     OPC_EmitInteger, MVT::i32, 14, 
/*67555*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67558*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->67768
/*67574*/   OPC_RecordChild0, // #0 = $Vm
/*67575*/   OPC_RecordChild1, // #1 = $SIMM
/*67576*/   OPC_MoveChild, 1,
/*67578*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67581*/   OPC_MoveParent,
/*67582*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->67606
/*67585*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67587*/     OPC_EmitConvertToTarget, 1,
/*67589*/     OPC_EmitInteger, MVT::i32, 14, 
/*67592*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67595*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->67629
/*67608*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67610*/     OPC_EmitConvertToTarget, 1,
/*67612*/     OPC_EmitInteger, MVT::i32, 14, 
/*67615*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67618*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->67652
/*67631*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67633*/     OPC_EmitConvertToTarget, 1,
/*67635*/     OPC_EmitInteger, MVT::i32, 14, 
/*67638*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67641*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->67675
/*67654*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67656*/     OPC_EmitConvertToTarget, 1,
/*67658*/     OPC_EmitInteger, MVT::i32, 14, 
/*67661*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67664*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->67698
/*67677*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67679*/     OPC_EmitConvertToTarget, 1,
/*67681*/     OPC_EmitInteger, MVT::i32, 14, 
/*67684*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67687*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->67721
/*67700*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67702*/     OPC_EmitConvertToTarget, 1,
/*67704*/     OPC_EmitInteger, MVT::i32, 14, 
/*67707*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67710*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->67744
/*67723*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67725*/     OPC_EmitConvertToTarget, 1,
/*67727*/     OPC_EmitInteger, MVT::i32, 14, 
/*67730*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67733*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->67767
/*67746*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67748*/     OPC_EmitConvertToTarget, 1,
/*67750*/     OPC_EmitInteger, MVT::i32, 14, 
/*67753*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67756*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->67873
/*67771*/   OPC_RecordChild0, // #0 = $Vm
/*67772*/   OPC_Scope, 32, /*->67806*/ // 3 children in Scope
/*67774*/     OPC_CheckChild0Type, MVT::v8i16,
/*67776*/     OPC_RecordChild1, // #1 = $SIMM
/*67777*/     OPC_MoveChild, 1,
/*67779*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67782*/     OPC_MoveParent,
/*67783*/     OPC_CheckType, MVT::v8i8,
/*67785*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67787*/     OPC_EmitConvertToTarget, 1,
/*67789*/     OPC_EmitInteger, MVT::i32, 14, 
/*67792*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67795*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*67806*/   /*Scope*/ 32, /*->67839*/
/*67807*/     OPC_CheckChild0Type, MVT::v4i32,
/*67809*/     OPC_RecordChild1, // #1 = $SIMM
/*67810*/     OPC_MoveChild, 1,
/*67812*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67815*/     OPC_MoveParent,
/*67816*/     OPC_CheckType, MVT::v4i16,
/*67818*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67820*/     OPC_EmitConvertToTarget, 1,
/*67822*/     OPC_EmitInteger, MVT::i32, 14, 
/*67825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67828*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*67839*/   /*Scope*/ 32, /*->67872*/
/*67840*/     OPC_CheckChild0Type, MVT::v2i64,
/*67842*/     OPC_RecordChild1, // #1 = $SIMM
/*67843*/     OPC_MoveChild, 1,
/*67845*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67848*/     OPC_MoveParent,
/*67849*/     OPC_CheckType, MVT::v2i32,
/*67851*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67853*/     OPC_EmitConvertToTarget, 1,
/*67855*/     OPC_EmitInteger, MVT::i32, 14, 
/*67858*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67861*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*67872*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->68071
/*67877*/   OPC_RecordChild0, // #0 = $Vm
/*67878*/   OPC_RecordChild1, // #1 = $SIMM
/*67879*/   OPC_MoveChild, 1,
/*67881*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67884*/   OPC_MoveParent,
/*67885*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->67909
/*67888*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67890*/     OPC_EmitConvertToTarget, 1,
/*67892*/     OPC_EmitInteger, MVT::i32, 14, 
/*67895*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67898*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->67932
/*67911*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67913*/     OPC_EmitConvertToTarget, 1,
/*67915*/     OPC_EmitInteger, MVT::i32, 14, 
/*67918*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67921*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->67955
/*67934*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67936*/     OPC_EmitConvertToTarget, 1,
/*67938*/     OPC_EmitInteger, MVT::i32, 14, 
/*67941*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67944*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->67978
/*67957*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67959*/     OPC_EmitConvertToTarget, 1,
/*67961*/     OPC_EmitInteger, MVT::i32, 14, 
/*67964*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67967*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->68001
/*67980*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67982*/     OPC_EmitConvertToTarget, 1,
/*67984*/     OPC_EmitInteger, MVT::i32, 14, 
/*67987*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67990*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->68024
/*68003*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68005*/     OPC_EmitConvertToTarget, 1,
/*68007*/     OPC_EmitInteger, MVT::i32, 14, 
/*68010*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68013*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->68047
/*68026*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68028*/     OPC_EmitConvertToTarget, 1,
/*68030*/     OPC_EmitInteger, MVT::i32, 14, 
/*68033*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68036*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->68070
/*68049*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68051*/     OPC_EmitConvertToTarget, 1,
/*68053*/     OPC_EmitInteger, MVT::i32, 14, 
/*68056*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68059*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->68269
/*68075*/   OPC_RecordChild0, // #0 = $Vm
/*68076*/   OPC_RecordChild1, // #1 = $SIMM
/*68077*/   OPC_MoveChild, 1,
/*68079*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68082*/   OPC_MoveParent,
/*68083*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->68107
/*68086*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68088*/     OPC_EmitConvertToTarget, 1,
/*68090*/     OPC_EmitInteger, MVT::i32, 14, 
/*68093*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68096*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->68130
/*68109*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68111*/     OPC_EmitConvertToTarget, 1,
/*68113*/     OPC_EmitInteger, MVT::i32, 14, 
/*68116*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68119*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->68153
/*68132*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68134*/     OPC_EmitConvertToTarget, 1,
/*68136*/     OPC_EmitInteger, MVT::i32, 14, 
/*68139*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68142*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->68176
/*68155*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68157*/     OPC_EmitConvertToTarget, 1,
/*68159*/     OPC_EmitInteger, MVT::i32, 14, 
/*68162*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68165*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->68199
/*68178*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68180*/     OPC_EmitConvertToTarget, 1,
/*68182*/     OPC_EmitInteger, MVT::i32, 14, 
/*68185*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68188*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->68222
/*68201*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68203*/     OPC_EmitConvertToTarget, 1,
/*68205*/     OPC_EmitInteger, MVT::i32, 14, 
/*68208*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68211*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->68245
/*68224*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68226*/     OPC_EmitConvertToTarget, 1,
/*68228*/     OPC_EmitInteger, MVT::i32, 14, 
/*68231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68234*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->68268
/*68247*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68249*/     OPC_EmitConvertToTarget, 1,
/*68251*/     OPC_EmitInteger, MVT::i32, 14, 
/*68254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->68467
/*68273*/   OPC_RecordChild0, // #0 = $Vm
/*68274*/   OPC_RecordChild1, // #1 = $SIMM
/*68275*/   OPC_MoveChild, 1,
/*68277*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68280*/   OPC_MoveParent,
/*68281*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->68305
/*68284*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68286*/     OPC_EmitConvertToTarget, 1,
/*68288*/     OPC_EmitInteger, MVT::i32, 14, 
/*68291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->68328
/*68307*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68309*/     OPC_EmitConvertToTarget, 1,
/*68311*/     OPC_EmitInteger, MVT::i32, 14, 
/*68314*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68317*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->68351
/*68330*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68332*/     OPC_EmitConvertToTarget, 1,
/*68334*/     OPC_EmitInteger, MVT::i32, 14, 
/*68337*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68340*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->68374
/*68353*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68355*/     OPC_EmitConvertToTarget, 1,
/*68357*/     OPC_EmitInteger, MVT::i32, 14, 
/*68360*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->68397
/*68376*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68378*/     OPC_EmitConvertToTarget, 1,
/*68380*/     OPC_EmitInteger, MVT::i32, 14, 
/*68383*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68386*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->68420
/*68399*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68401*/     OPC_EmitConvertToTarget, 1,
/*68403*/     OPC_EmitInteger, MVT::i32, 14, 
/*68406*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68409*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->68443
/*68422*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68424*/     OPC_EmitConvertToTarget, 1,
/*68426*/     OPC_EmitInteger, MVT::i32, 14, 
/*68429*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68432*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->68466
/*68445*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68447*/     OPC_EmitConvertToTarget, 1,
/*68449*/     OPC_EmitInteger, MVT::i32, 14, 
/*68452*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68455*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->68572
/*68470*/   OPC_RecordChild0, // #0 = $Vm
/*68471*/   OPC_Scope, 32, /*->68505*/ // 3 children in Scope
/*68473*/     OPC_CheckChild0Type, MVT::v8i16,
/*68475*/     OPC_RecordChild1, // #1 = $SIMM
/*68476*/     OPC_MoveChild, 1,
/*68478*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68481*/     OPC_MoveParent,
/*68482*/     OPC_CheckType, MVT::v8i8,
/*68484*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68486*/     OPC_EmitConvertToTarget, 1,
/*68488*/     OPC_EmitInteger, MVT::i32, 14, 
/*68491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68505*/   /*Scope*/ 32, /*->68538*/
/*68506*/     OPC_CheckChild0Type, MVT::v4i32,
/*68508*/     OPC_RecordChild1, // #1 = $SIMM
/*68509*/     OPC_MoveChild, 1,
/*68511*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68514*/     OPC_MoveParent,
/*68515*/     OPC_CheckType, MVT::v4i16,
/*68517*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68519*/     OPC_EmitConvertToTarget, 1,
/*68521*/     OPC_EmitInteger, MVT::i32, 14, 
/*68524*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68527*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68538*/   /*Scope*/ 32, /*->68571*/
/*68539*/     OPC_CheckChild0Type, MVT::v2i64,
/*68541*/     OPC_RecordChild1, // #1 = $SIMM
/*68542*/     OPC_MoveChild, 1,
/*68544*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68547*/     OPC_MoveParent,
/*68548*/     OPC_CheckType, MVT::v2i32,
/*68550*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68552*/     OPC_EmitConvertToTarget, 1,
/*68554*/     OPC_EmitInteger, MVT::i32, 14, 
/*68557*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68560*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68571*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->68677
/*68575*/   OPC_RecordChild0, // #0 = $Vm
/*68576*/   OPC_Scope, 32, /*->68610*/ // 3 children in Scope
/*68578*/     OPC_CheckChild0Type, MVT::v8i16,
/*68580*/     OPC_RecordChild1, // #1 = $SIMM
/*68581*/     OPC_MoveChild, 1,
/*68583*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68586*/     OPC_MoveParent,
/*68587*/     OPC_CheckType, MVT::v8i8,
/*68589*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68591*/     OPC_EmitConvertToTarget, 1,
/*68593*/     OPC_EmitInteger, MVT::i32, 14, 
/*68596*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68599*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68610*/   /*Scope*/ 32, /*->68643*/
/*68611*/     OPC_CheckChild0Type, MVT::v4i32,
/*68613*/     OPC_RecordChild1, // #1 = $SIMM
/*68614*/     OPC_MoveChild, 1,
/*68616*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68619*/     OPC_MoveParent,
/*68620*/     OPC_CheckType, MVT::v4i16,
/*68622*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68624*/     OPC_EmitConvertToTarget, 1,
/*68626*/     OPC_EmitInteger, MVT::i32, 14, 
/*68629*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68632*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68643*/   /*Scope*/ 32, /*->68676*/
/*68644*/     OPC_CheckChild0Type, MVT::v2i64,
/*68646*/     OPC_RecordChild1, // #1 = $SIMM
/*68647*/     OPC_MoveChild, 1,
/*68649*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68652*/     OPC_MoveParent,
/*68653*/     OPC_CheckType, MVT::v2i32,
/*68655*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68657*/     OPC_EmitConvertToTarget, 1,
/*68659*/     OPC_EmitInteger, MVT::i32, 14, 
/*68662*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68665*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68676*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->68782
/*68680*/   OPC_RecordChild0, // #0 = $Vm
/*68681*/   OPC_Scope, 32, /*->68715*/ // 3 children in Scope
/*68683*/     OPC_CheckChild0Type, MVT::v8i16,
/*68685*/     OPC_RecordChild1, // #1 = $SIMM
/*68686*/     OPC_MoveChild, 1,
/*68688*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68691*/     OPC_MoveParent,
/*68692*/     OPC_CheckType, MVT::v8i8,
/*68694*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68696*/     OPC_EmitConvertToTarget, 1,
/*68698*/     OPC_EmitInteger, MVT::i32, 14, 
/*68701*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68704*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68715*/   /*Scope*/ 32, /*->68748*/
/*68716*/     OPC_CheckChild0Type, MVT::v4i32,
/*68718*/     OPC_RecordChild1, // #1 = $SIMM
/*68719*/     OPC_MoveChild, 1,
/*68721*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68724*/     OPC_MoveParent,
/*68725*/     OPC_CheckType, MVT::v4i16,
/*68727*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68729*/     OPC_EmitConvertToTarget, 1,
/*68731*/     OPC_EmitInteger, MVT::i32, 14, 
/*68734*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68737*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68748*/   /*Scope*/ 32, /*->68781*/
/*68749*/     OPC_CheckChild0Type, MVT::v2i64,
/*68751*/     OPC_RecordChild1, // #1 = $SIMM
/*68752*/     OPC_MoveChild, 1,
/*68754*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68757*/     OPC_MoveParent,
/*68758*/     OPC_CheckType, MVT::v2i32,
/*68760*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68762*/     OPC_EmitConvertToTarget, 1,
/*68764*/     OPC_EmitInteger, MVT::i32, 14, 
/*68767*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68770*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68781*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->68887
/*68785*/   OPC_RecordChild0, // #0 = $Vm
/*68786*/   OPC_Scope, 32, /*->68820*/ // 3 children in Scope
/*68788*/     OPC_CheckChild0Type, MVT::v8i16,
/*68790*/     OPC_RecordChild1, // #1 = $SIMM
/*68791*/     OPC_MoveChild, 1,
/*68793*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68796*/     OPC_MoveParent,
/*68797*/     OPC_CheckType, MVT::v8i8,
/*68799*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68801*/     OPC_EmitConvertToTarget, 1,
/*68803*/     OPC_EmitInteger, MVT::i32, 14, 
/*68806*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68809*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68820*/   /*Scope*/ 32, /*->68853*/
/*68821*/     OPC_CheckChild0Type, MVT::v4i32,
/*68823*/     OPC_RecordChild1, // #1 = $SIMM
/*68824*/     OPC_MoveChild, 1,
/*68826*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68829*/     OPC_MoveParent,
/*68830*/     OPC_CheckType, MVT::v4i16,
/*68832*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68834*/     OPC_EmitConvertToTarget, 1,
/*68836*/     OPC_EmitInteger, MVT::i32, 14, 
/*68839*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68842*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68853*/   /*Scope*/ 32, /*->68886*/
/*68854*/     OPC_CheckChild0Type, MVT::v2i64,
/*68856*/     OPC_RecordChild1, // #1 = $SIMM
/*68857*/     OPC_MoveChild, 1,
/*68859*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68862*/     OPC_MoveParent,
/*68863*/     OPC_CheckType, MVT::v2i32,
/*68865*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68867*/     OPC_EmitConvertToTarget, 1,
/*68869*/     OPC_EmitInteger, MVT::i32, 14, 
/*68872*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68875*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68886*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->68992
/*68890*/   OPC_RecordChild0, // #0 = $Vm
/*68891*/   OPC_Scope, 32, /*->68925*/ // 3 children in Scope
/*68893*/     OPC_CheckChild0Type, MVT::v8i16,
/*68895*/     OPC_RecordChild1, // #1 = $SIMM
/*68896*/     OPC_MoveChild, 1,
/*68898*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68901*/     OPC_MoveParent,
/*68902*/     OPC_CheckType, MVT::v8i8,
/*68904*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68906*/     OPC_EmitConvertToTarget, 1,
/*68908*/     OPC_EmitInteger, MVT::i32, 14, 
/*68911*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68914*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*68925*/   /*Scope*/ 32, /*->68958*/
/*68926*/     OPC_CheckChild0Type, MVT::v4i32,
/*68928*/     OPC_RecordChild1, // #1 = $SIMM
/*68929*/     OPC_MoveChild, 1,
/*68931*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68934*/     OPC_MoveParent,
/*68935*/     OPC_CheckType, MVT::v4i16,
/*68937*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68939*/     OPC_EmitConvertToTarget, 1,
/*68941*/     OPC_EmitInteger, MVT::i32, 14, 
/*68944*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68947*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*68958*/   /*Scope*/ 32, /*->68991*/
/*68959*/     OPC_CheckChild0Type, MVT::v2i64,
/*68961*/     OPC_RecordChild1, // #1 = $SIMM
/*68962*/     OPC_MoveChild, 1,
/*68964*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68967*/     OPC_MoveParent,
/*68968*/     OPC_CheckType, MVT::v2i32,
/*68970*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68972*/     OPC_EmitConvertToTarget, 1,
/*68974*/     OPC_EmitInteger, MVT::i32, 14, 
/*68977*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68980*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*68991*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->69097
/*68995*/   OPC_RecordChild0, // #0 = $Vm
/*68996*/   OPC_Scope, 32, /*->69030*/ // 3 children in Scope
/*68998*/     OPC_CheckChild0Type, MVT::v8i16,
/*69000*/     OPC_RecordChild1, // #1 = $SIMM
/*69001*/     OPC_MoveChild, 1,
/*69003*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69006*/     OPC_MoveParent,
/*69007*/     OPC_CheckType, MVT::v8i8,
/*69009*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69011*/     OPC_EmitConvertToTarget, 1,
/*69013*/     OPC_EmitInteger, MVT::i32, 14, 
/*69016*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69019*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69030*/   /*Scope*/ 32, /*->69063*/
/*69031*/     OPC_CheckChild0Type, MVT::v4i32,
/*69033*/     OPC_RecordChild1, // #1 = $SIMM
/*69034*/     OPC_MoveChild, 1,
/*69036*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69039*/     OPC_MoveParent,
/*69040*/     OPC_CheckType, MVT::v4i16,
/*69042*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69044*/     OPC_EmitConvertToTarget, 1,
/*69046*/     OPC_EmitInteger, MVT::i32, 14, 
/*69049*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69052*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*69063*/   /*Scope*/ 32, /*->69096*/
/*69064*/     OPC_CheckChild0Type, MVT::v2i64,
/*69066*/     OPC_RecordChild1, // #1 = $SIMM
/*69067*/     OPC_MoveChild, 1,
/*69069*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69072*/     OPC_MoveParent,
/*69073*/     OPC_CheckType, MVT::v2i32,
/*69075*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69077*/     OPC_EmitConvertToTarget, 1,
/*69079*/     OPC_EmitInteger, MVT::i32, 14, 
/*69082*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69085*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*69096*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->69304
/*69101*/   OPC_RecordChild0, // #0 = $src1
/*69102*/   OPC_RecordChild1, // #1 = $Vm
/*69103*/   OPC_RecordChild2, // #2 = $SIMM
/*69104*/   OPC_MoveChild, 2,
/*69106*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69109*/   OPC_MoveParent,
/*69110*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->69135
/*69113*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69115*/     OPC_EmitConvertToTarget, 2,
/*69117*/     OPC_EmitInteger, MVT::i32, 14, 
/*69120*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69123*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->69159
/*69137*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69139*/     OPC_EmitConvertToTarget, 2,
/*69141*/     OPC_EmitInteger, MVT::i32, 14, 
/*69144*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69147*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->69183
/*69161*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69163*/     OPC_EmitConvertToTarget, 2,
/*69165*/     OPC_EmitInteger, MVT::i32, 14, 
/*69168*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69171*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->69207
/*69185*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69187*/     OPC_EmitConvertToTarget, 2,
/*69189*/     OPC_EmitInteger, MVT::i32, 14, 
/*69192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69195*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->69231
/*69209*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69211*/     OPC_EmitConvertToTarget, 2,
/*69213*/     OPC_EmitInteger, MVT::i32, 14, 
/*69216*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69219*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->69255
/*69233*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69235*/     OPC_EmitConvertToTarget, 2,
/*69237*/     OPC_EmitInteger, MVT::i32, 14, 
/*69240*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69243*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->69279
/*69257*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69259*/     OPC_EmitConvertToTarget, 2,
/*69261*/     OPC_EmitInteger, MVT::i32, 14, 
/*69264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->69303
/*69281*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69283*/     OPC_EmitConvertToTarget, 2,
/*69285*/     OPC_EmitInteger, MVT::i32, 14, 
/*69288*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69291*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->69511
/*69308*/   OPC_RecordChild0, // #0 = $src1
/*69309*/   OPC_RecordChild1, // #1 = $Vm
/*69310*/   OPC_RecordChild2, // #2 = $SIMM
/*69311*/   OPC_MoveChild, 2,
/*69313*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69316*/   OPC_MoveParent,
/*69317*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->69342
/*69320*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69322*/     OPC_EmitConvertToTarget, 2,
/*69324*/     OPC_EmitInteger, MVT::i32, 14, 
/*69327*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69330*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->69366
/*69344*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69346*/     OPC_EmitConvertToTarget, 2,
/*69348*/     OPC_EmitInteger, MVT::i32, 14, 
/*69351*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69354*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->69390
/*69368*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69370*/     OPC_EmitConvertToTarget, 2,
/*69372*/     OPC_EmitInteger, MVT::i32, 14, 
/*69375*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69378*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->69414
/*69392*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69394*/     OPC_EmitConvertToTarget, 2,
/*69396*/     OPC_EmitInteger, MVT::i32, 14, 
/*69399*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69402*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->69438
/*69416*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69418*/     OPC_EmitConvertToTarget, 2,
/*69420*/     OPC_EmitInteger, MVT::i32, 14, 
/*69423*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69426*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->69462
/*69440*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69442*/     OPC_EmitConvertToTarget, 2,
/*69444*/     OPC_EmitInteger, MVT::i32, 14, 
/*69447*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69450*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->69486
/*69464*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69466*/     OPC_EmitConvertToTarget, 2,
/*69468*/     OPC_EmitInteger, MVT::i32, 14, 
/*69471*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69474*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->69510
/*69488*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69490*/     OPC_EmitConvertToTarget, 2,
/*69492*/     OPC_EmitInteger, MVT::i32, 14, 
/*69495*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69498*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->69684
/*69515*/   OPC_RecordChild0, // #0 = $SIMM
/*69516*/   OPC_MoveChild, 0,
/*69518*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*69521*/   OPC_MoveParent,
/*69522*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->69543
/*69525*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69527*/     OPC_EmitInteger, MVT::i32, 14, 
/*69530*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69533*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->69563
/*69545*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69547*/     OPC_EmitInteger, MVT::i32, 14, 
/*69550*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69553*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->69583
/*69565*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69567*/     OPC_EmitInteger, MVT::i32, 14, 
/*69570*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69573*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->69603
/*69585*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69587*/     OPC_EmitInteger, MVT::i32, 14, 
/*69590*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69593*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->69623
/*69605*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69607*/     OPC_EmitInteger, MVT::i32, 14, 
/*69610*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69613*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->69643
/*69625*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69627*/     OPC_EmitInteger, MVT::i32, 14, 
/*69630*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69633*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->69663
/*69645*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69647*/     OPC_EmitInteger, MVT::i32, 14, 
/*69650*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69653*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->69683
/*69665*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69667*/     OPC_EmitInteger, MVT::i32, 14, 
/*69670*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69673*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->69831
/*69688*/   OPC_RecordChild0, // #0 = $src
/*69689*/   OPC_Scope, 27, /*->69718*/ // 5 children in Scope
/*69691*/     OPC_CheckChild0Type, MVT::v16i8,
/*69693*/     OPC_RecordChild1, // #1 = $start
/*69694*/     OPC_MoveChild, 1,
/*69696*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69699*/     OPC_CheckType, MVT::i32,
/*69701*/     OPC_MoveParent,
/*69702*/     OPC_CheckType, MVT::v8i8,
/*69704*/     OPC_EmitConvertToTarget, 1,
/*69706*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*69709*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*69718*/   /*Scope*/ 27, /*->69746*/
/*69719*/     OPC_CheckChild0Type, MVT::v8i16,
/*69721*/     OPC_RecordChild1, // #1 = $start
/*69722*/     OPC_MoveChild, 1,
/*69724*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69727*/     OPC_CheckType, MVT::i32,
/*69729*/     OPC_MoveParent,
/*69730*/     OPC_CheckType, MVT::v4i16,
/*69732*/     OPC_EmitConvertToTarget, 1,
/*69734*/     OPC_EmitNodeXForm, 1, 2, // DSubReg_i16_reg
/*69737*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*69746*/   /*Scope*/ 27, /*->69774*/
/*69747*/     OPC_CheckChild0Type, MVT::v4i32,
/*69749*/     OPC_RecordChild1, // #1 = $start
/*69750*/     OPC_MoveChild, 1,
/*69752*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69755*/     OPC_CheckType, MVT::i32,
/*69757*/     OPC_MoveParent,
/*69758*/     OPC_CheckType, MVT::v2i32,
/*69760*/     OPC_EmitConvertToTarget, 1,
/*69762*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*69765*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*69774*/   /*Scope*/ 27, /*->69802*/
/*69775*/     OPC_CheckChild0Type, MVT::v2i64,
/*69777*/     OPC_RecordChild1, // #1 = $start
/*69778*/     OPC_MoveChild, 1,
/*69780*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69783*/     OPC_CheckType, MVT::i32,
/*69785*/     OPC_MoveParent,
/*69786*/     OPC_CheckType, MVT::v1i64,
/*69788*/     OPC_EmitConvertToTarget, 1,
/*69790*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*69793*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*69802*/   /*Scope*/ 27, /*->69830*/
/*69803*/     OPC_CheckChild0Type, MVT::v4f32,
/*69805*/     OPC_RecordChild1, // #1 = $start
/*69806*/     OPC_MoveChild, 1,
/*69808*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69811*/     OPC_CheckType, MVT::i32,
/*69813*/     OPC_MoveParent,
/*69814*/     OPC_CheckType, MVT::v2f32,
/*69816*/     OPC_EmitConvertToTarget, 1,
/*69818*/     OPC_EmitNodeXForm, 3, 2, // DSubReg_i32_reg
/*69821*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*69830*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,1/*223*/,  TARGET_VAL(ARMISD::VEXT),// ->70058
/*69835*/   OPC_RecordChild0, // #0 = $Vn
/*69836*/   OPC_RecordChild1, // #1 = $Vm
/*69837*/   OPC_RecordChild2, // #2 = $index
/*69838*/   OPC_MoveChild, 2,
/*69840*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69843*/   OPC_MoveParent,
/*69844*/   OPC_SwitchType /*9 cases */, 22,  MVT::v8i8,// ->69869
/*69847*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69849*/     OPC_EmitConvertToTarget, 2,
/*69851*/     OPC_EmitInteger, MVT::i32, 14, 
/*69854*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69857*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->69893
/*69871*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69873*/     OPC_EmitConvertToTarget, 2,
/*69875*/     OPC_EmitInteger, MVT::i32, 14, 
/*69878*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69881*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->69917
/*69895*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69897*/     OPC_EmitConvertToTarget, 2,
/*69899*/     OPC_EmitInteger, MVT::i32, 14, 
/*69902*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69905*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->69941
/*69919*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69921*/     OPC_EmitConvertToTarget, 2,
/*69923*/     OPC_EmitInteger, MVT::i32, 14, 
/*69926*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69929*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->69965
/*69943*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69945*/     OPC_EmitConvertToTarget, 2,
/*69947*/     OPC_EmitInteger, MVT::i32, 14, 
/*69950*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69953*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->69989
/*69967*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69969*/     OPC_EmitConvertToTarget, 2,
/*69971*/     OPC_EmitInteger, MVT::i32, 14, 
/*69974*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69977*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i64,// ->70013
/*69991*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*69993*/     OPC_EmitConvertToTarget, 2,
/*69995*/     OPC_EmitInteger, MVT::i32, 14, 
/*69998*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70001*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v2f32,// ->70035
/*70015*/     OPC_EmitConvertToTarget, 2,
/*70017*/     OPC_EmitInteger, MVT::i32, 14, 
/*70020*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70023*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 20,  MVT::v4f32,// ->70057
/*70037*/     OPC_EmitConvertToTarget, 2,
/*70039*/     OPC_EmitInteger, MVT::i32, 14, 
/*70042*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VMOVFPIMM),// ->70110
/*70061*/   OPC_RecordChild0, // #0 = $SIMM
/*70062*/   OPC_MoveChild, 0,
/*70064*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70067*/   OPC_MoveParent,
/*70068*/   OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->70089
/*70071*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70073*/     OPC_EmitInteger, MVT::i32, 14, 
/*70076*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70079*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4f32,// ->70109
/*70091*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70093*/     OPC_EmitInteger, MVT::i32, 14, 
/*70096*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70099*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 33,  TARGET_VAL(ISD::TRAP),// ->70146
/*70113*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*70114*/   OPC_Scope, 9, /*->70125*/ // 3 children in Scope
/*70116*/     OPC_CheckPatternPredicate, 63, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*70118*/     OPC_EmitMergeInputChains1_0,
/*70119*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAPNaCl)
/*70125*/   /*Scope*/ 9, /*->70135*/
/*70126*/     OPC_CheckPatternPredicate, 64, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*70128*/     OPC_EmitMergeInputChains1_0,
/*70129*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*70135*/   /*Scope*/ 9, /*->70145*/
/*70136*/     OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*70138*/     OPC_EmitMergeInputChains1_0,
/*70139*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*70145*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 58,  TARGET_VAL(ARMISD::RET_FLAG),// ->70207
/*70149*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*70150*/   OPC_CaptureGlueInput,
/*70151*/   OPC_Scope, 17, /*->70170*/ // 3 children in Scope
/*70153*/     OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*70155*/     OPC_EmitMergeInputChains1_0,
/*70156*/     OPC_EmitInteger, MVT::i32, 14, 
/*70159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70162*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*70170*/   /*Scope*/ 17, /*->70188*/
/*70171*/     OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*70173*/     OPC_EmitMergeInputChains1_0,
/*70174*/     OPC_EmitInteger, MVT::i32, 14, 
/*70177*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70180*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*70188*/   /*Scope*/ 17, /*->70206*/
/*70189*/     OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*70191*/     OPC_EmitMergeInputChains1_0,
/*70192*/     OPC_EmitInteger, MVT::i32, 14, 
/*70195*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70198*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*70206*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::BRIND),// ->70257
/*70210*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*70211*/   OPC_RecordChild1, // #1 = $dst
/*70212*/   OPC_CheckChild1Type, MVT::i32,
/*70214*/   OPC_Scope, 10, /*->70226*/ // 3 children in Scope
/*70216*/     OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*70218*/     OPC_EmitMergeInputChains1_0,
/*70219*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*70226*/   /*Scope*/ 10, /*->70237*/
/*70227*/     OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*70229*/     OPC_EmitMergeInputChains1_0,
/*70230*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*70237*/   /*Scope*/ 18, /*->70256*/
/*70238*/     OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*70240*/     OPC_EmitMergeInputChains1_0,
/*70241*/     OPC_EmitInteger, MVT::i32, 14, 
/*70244*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70247*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*70256*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::BR),// ->70319
/*70260*/   OPC_RecordNode,   // #0 = 'br' chained node
/*70261*/   OPC_RecordChild1, // #1 = $target
/*70262*/   OPC_MoveChild, 1,
/*70264*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*70267*/   OPC_MoveParent,
/*70268*/   OPC_Scope, 10, /*->70280*/ // 3 children in Scope
/*70270*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*70272*/     OPC_EmitMergeInputChains1_0,
/*70273*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*70280*/   /*Scope*/ 18, /*->70299*/
/*70281*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*70283*/     OPC_EmitMergeInputChains1_0,
/*70284*/     OPC_EmitInteger, MVT::i32, 14, 
/*70287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70290*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*70299*/   /*Scope*/ 18, /*->70318*/
/*70300*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*70302*/     OPC_EmitMergeInputChains1_0,
/*70303*/     OPC_EmitInteger, MVT::i32, 14, 
/*70306*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70309*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*70318*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->70357
/*70322*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*70323*/   OPC_RecordChild1, // #1 = $src
/*70324*/   OPC_CheckChild1Type, MVT::i32,
/*70326*/   OPC_RecordChild2, // #2 = $scratch
/*70327*/   OPC_CheckChild2Type, MVT::i32,
/*70329*/   OPC_Scope, 12, /*->70343*/ // 2 children in Scope
/*70331*/     OPC_CheckPatternPredicate, 65, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*70333*/     OPC_EmitMergeInputChains1_0,
/*70334*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*70343*/   /*Scope*/ 12, /*->70356*/
/*70344*/     OPC_CheckPatternPredicate, 66, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*70346*/     OPC_EmitMergeInputChains1_0,
/*70347*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*70356*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 42,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->70402
/*70360*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*70361*/   OPC_RecordChild1, // #1 = $zero
/*70362*/   OPC_CheckChild1Type, MVT::i32,
/*70364*/   OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*70366*/   OPC_EmitMergeInputChains1_0,
/*70367*/   OPC_EmitInteger, MVT::i32, 15, 
/*70370*/   OPC_EmitInteger, MVT::i32, 0, 
/*70373*/   OPC_EmitInteger, MVT::i32, 7, 
/*70376*/   OPC_EmitInteger, MVT::i32, 10, 
/*70379*/   OPC_EmitInteger, MVT::i32, 5, 
/*70382*/   OPC_EmitInteger, MVT::i32, 14, 
/*70385*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70388*/   OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->70452
/*70405*/   OPC_RecordChild0, // #0 = $Dd
/*70406*/   OPC_Scope, 21, /*->70429*/ // 2 children in Scope
/*70408*/     OPC_CheckChild0Type, MVT::f64,
/*70410*/     OPC_RecordChild1, // #1 = $Dm
/*70411*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*70413*/     OPC_EmitInteger, MVT::i32, 14, 
/*70416*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70419*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*70429*/   /*Scope*/ 21, /*->70451*/
/*70430*/     OPC_CheckChild0Type, MVT::f32,
/*70432*/     OPC_RecordChild1, // #1 = $Sm
/*70433*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*70435*/     OPC_EmitInteger, MVT::i32, 14, 
/*70438*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70441*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*70451*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->70498
/*70455*/   OPC_RecordChild0, // #0 = $Dd
/*70456*/   OPC_Scope, 19, /*->70477*/ // 2 children in Scope
/*70458*/     OPC_CheckChild0Type, MVT::f64,
/*70460*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*70462*/     OPC_EmitInteger, MVT::i32, 14, 
/*70465*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*70477*/   /*Scope*/ 19, /*->70497*/
/*70478*/     OPC_CheckChild0Type, MVT::f32,
/*70480*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*70482*/     OPC_EmitInteger, MVT::i32, 14, 
/*70485*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70488*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*70497*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->70519
/*70501*/   OPC_CaptureGlueInput,
/*70502*/   OPC_CheckPatternPredicate, 18, // (Subtarget->hasVFP2())
/*70504*/   OPC_EmitInteger, MVT::i32, 14, 
/*70507*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70510*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->70722
/*70523*/   OPC_RecordChild0, // #0 = $Vn
/*70524*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->70549
/*70527*/     OPC_CheckChild0Type, MVT::v8i8,
/*70529*/     OPC_RecordChild1, // #1 = $Vm
/*70530*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70532*/     OPC_EmitInteger, MVT::i32, 14, 
/*70535*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70538*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->70573
/*70551*/     OPC_CheckChild0Type, MVT::v4i16,
/*70553*/     OPC_RecordChild1, // #1 = $Vm
/*70554*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70556*/     OPC_EmitInteger, MVT::i32, 14, 
/*70559*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70562*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->70623
/*70575*/     OPC_Scope, 22, /*->70599*/ // 2 children in Scope
/*70577*/       OPC_CheckChild0Type, MVT::v2i32,
/*70579*/       OPC_RecordChild1, // #1 = $Vm
/*70580*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70582*/       OPC_EmitInteger, MVT::i32, 14, 
/*70585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70599*/     /*Scope*/ 22, /*->70622*/
/*70600*/       OPC_CheckChild0Type, MVT::v2f32,
/*70602*/       OPC_RecordChild1, // #1 = $Vm
/*70603*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70605*/       OPC_EmitInteger, MVT::i32, 14, 
/*70608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70622*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->70647
/*70625*/     OPC_CheckChild0Type, MVT::v16i8,
/*70627*/     OPC_RecordChild1, // #1 = $Vm
/*70628*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70630*/     OPC_EmitInteger, MVT::i32, 14, 
/*70633*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70636*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->70671
/*70649*/     OPC_CheckChild0Type, MVT::v8i16,
/*70651*/     OPC_RecordChild1, // #1 = $Vm
/*70652*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70654*/     OPC_EmitInteger, MVT::i32, 14, 
/*70657*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70660*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->70721
/*70673*/     OPC_Scope, 22, /*->70697*/ // 2 children in Scope
/*70675*/       OPC_CheckChild0Type, MVT::v4i32,
/*70677*/       OPC_RecordChild1, // #1 = $Vm
/*70678*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70680*/       OPC_EmitInteger, MVT::i32, 14, 
/*70683*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70686*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*70697*/     /*Scope*/ 22, /*->70720*/
/*70698*/       OPC_CheckChild0Type, MVT::v4f32,
/*70700*/       OPC_RecordChild1, // #1 = $Vm
/*70701*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70703*/       OPC_EmitInteger, MVT::i32, 14, 
/*70706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70709*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70720*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->70909
/*70726*/   OPC_RecordChild0, // #0 = $Vm
/*70727*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->70750
/*70730*/     OPC_CheckChild0Type, MVT::v8i8,
/*70732*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70734*/     OPC_EmitInteger, MVT::i32, 14, 
/*70737*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70740*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->70772
/*70752*/     OPC_CheckChild0Type, MVT::v4i16,
/*70754*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70756*/     OPC_EmitInteger, MVT::i32, 14, 
/*70759*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70762*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->70818
/*70774*/     OPC_Scope, 20, /*->70796*/ // 2 children in Scope
/*70776*/       OPC_CheckChild0Type, MVT::v2i32,
/*70778*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70780*/       OPC_EmitInteger, MVT::i32, 14, 
/*70783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70786*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*70796*/     /*Scope*/ 20, /*->70817*/
/*70797*/       OPC_CheckChild0Type, MVT::v2f32,
/*70799*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70801*/       OPC_EmitInteger, MVT::i32, 14, 
/*70804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70807*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*70817*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->70840
/*70820*/     OPC_CheckChild0Type, MVT::v16i8,
/*70822*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70824*/     OPC_EmitInteger, MVT::i32, 14, 
/*70827*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70830*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->70862
/*70842*/     OPC_CheckChild0Type, MVT::v8i16,
/*70844*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70846*/     OPC_EmitInteger, MVT::i32, 14, 
/*70849*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70852*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->70908
/*70864*/     OPC_Scope, 20, /*->70886*/ // 2 children in Scope
/*70866*/       OPC_CheckChild0Type, MVT::v4i32,
/*70868*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70870*/       OPC_EmitInteger, MVT::i32, 14, 
/*70873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*70886*/     /*Scope*/ 20, /*->70907*/
/*70887*/       OPC_CheckChild0Type, MVT::v4f32,
/*70889*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70891*/       OPC_EmitInteger, MVT::i32, 14, 
/*70894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*70907*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->71112
/*70913*/   OPC_RecordChild0, // #0 = $Vn
/*70914*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->70939
/*70917*/     OPC_CheckChild0Type, MVT::v8i8,
/*70919*/     OPC_RecordChild1, // #1 = $Vm
/*70920*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70922*/     OPC_EmitInteger, MVT::i32, 14, 
/*70925*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70928*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->70963
/*70941*/     OPC_CheckChild0Type, MVT::v4i16,
/*70943*/     OPC_RecordChild1, // #1 = $Vm
/*70944*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70946*/     OPC_EmitInteger, MVT::i32, 14, 
/*70949*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70952*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->71013
/*70965*/     OPC_Scope, 22, /*->70989*/ // 2 children in Scope
/*70967*/       OPC_CheckChild0Type, MVT::v2i32,
/*70969*/       OPC_RecordChild1, // #1 = $Vm
/*70970*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70972*/       OPC_EmitInteger, MVT::i32, 14, 
/*70975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70978*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70989*/     /*Scope*/ 22, /*->71012*/
/*70990*/       OPC_CheckChild0Type, MVT::v2f32,
/*70992*/       OPC_RecordChild1, // #1 = $Vm
/*70993*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*70995*/       OPC_EmitInteger, MVT::i32, 14, 
/*70998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71012*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->71037
/*71015*/     OPC_CheckChild0Type, MVT::v16i8,
/*71017*/     OPC_RecordChild1, // #1 = $Vm
/*71018*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71020*/     OPC_EmitInteger, MVT::i32, 14, 
/*71023*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71026*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->71061
/*71039*/     OPC_CheckChild0Type, MVT::v8i16,
/*71041*/     OPC_RecordChild1, // #1 = $Vm
/*71042*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71044*/     OPC_EmitInteger, MVT::i32, 14, 
/*71047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71050*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->71111
/*71063*/     OPC_Scope, 22, /*->71087*/ // 2 children in Scope
/*71065*/       OPC_CheckChild0Type, MVT::v4i32,
/*71067*/       OPC_RecordChild1, // #1 = $Vm
/*71068*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71070*/       OPC_EmitInteger, MVT::i32, 14, 
/*71073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71087*/     /*Scope*/ 22, /*->71110*/
/*71088*/       OPC_CheckChild0Type, MVT::v4f32,
/*71090*/       OPC_RecordChild1, // #1 = $Vm
/*71091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71093*/       OPC_EmitInteger, MVT::i32, 14, 
/*71096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71110*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->71263
/*71116*/   OPC_RecordChild0, // #0 = $Vn
/*71117*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->71142
/*71120*/     OPC_CheckChild0Type, MVT::v8i8,
/*71122*/     OPC_RecordChild1, // #1 = $Vm
/*71123*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71125*/     OPC_EmitInteger, MVT::i32, 14, 
/*71128*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71131*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->71166
/*71144*/     OPC_CheckChild0Type, MVT::v4i16,
/*71146*/     OPC_RecordChild1, // #1 = $Vm
/*71147*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71149*/     OPC_EmitInteger, MVT::i32, 14, 
/*71152*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71155*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->71190
/*71168*/     OPC_CheckChild0Type, MVT::v2i32,
/*71170*/     OPC_RecordChild1, // #1 = $Vm
/*71171*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71173*/     OPC_EmitInteger, MVT::i32, 14, 
/*71176*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71179*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->71214
/*71192*/     OPC_CheckChild0Type, MVT::v16i8,
/*71194*/     OPC_RecordChild1, // #1 = $Vm
/*71195*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71197*/     OPC_EmitInteger, MVT::i32, 14, 
/*71200*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71203*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->71238
/*71216*/     OPC_CheckChild0Type, MVT::v8i16,
/*71218*/     OPC_RecordChild1, // #1 = $Vm
/*71219*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71221*/     OPC_EmitInteger, MVT::i32, 14, 
/*71224*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71227*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->71262
/*71240*/     OPC_CheckChild0Type, MVT::v4i32,
/*71242*/     OPC_RecordChild1, // #1 = $Vm
/*71243*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71245*/     OPC_EmitInteger, MVT::i32, 14, 
/*71248*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71251*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->71450
/*71267*/   OPC_RecordChild0, // #0 = $Vm
/*71268*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->71291
/*71271*/     OPC_CheckChild0Type, MVT::v8i8,
/*71273*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71275*/     OPC_EmitInteger, MVT::i32, 14, 
/*71278*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71281*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->71313
/*71293*/     OPC_CheckChild0Type, MVT::v4i16,
/*71295*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71297*/     OPC_EmitInteger, MVT::i32, 14, 
/*71300*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71303*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->71359
/*71315*/     OPC_Scope, 20, /*->71337*/ // 2 children in Scope
/*71317*/       OPC_CheckChild0Type, MVT::v2i32,
/*71319*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71321*/       OPC_EmitInteger, MVT::i32, 14, 
/*71324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71327*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*71337*/     /*Scope*/ 20, /*->71358*/
/*71338*/       OPC_CheckChild0Type, MVT::v2f32,
/*71340*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71342*/       OPC_EmitInteger, MVT::i32, 14, 
/*71345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*71358*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->71381
/*71361*/     OPC_CheckChild0Type, MVT::v16i8,
/*71363*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71365*/     OPC_EmitInteger, MVT::i32, 14, 
/*71368*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71371*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->71403
/*71383*/     OPC_CheckChild0Type, MVT::v8i16,
/*71385*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71387*/     OPC_EmitInteger, MVT::i32, 14, 
/*71390*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71393*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->71449
/*71405*/     OPC_Scope, 20, /*->71427*/ // 2 children in Scope
/*71407*/       OPC_CheckChild0Type, MVT::v4i32,
/*71409*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71411*/       OPC_EmitInteger, MVT::i32, 14, 
/*71414*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*71427*/     /*Scope*/ 20, /*->71448*/
/*71428*/       OPC_CheckChild0Type, MVT::v4f32,
/*71430*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71432*/       OPC_EmitInteger, MVT::i32, 14, 
/*71435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71438*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*71448*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->71637
/*71454*/   OPC_RecordChild0, // #0 = $Vm
/*71455*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->71478
/*71458*/     OPC_CheckChild0Type, MVT::v8i8,
/*71460*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71462*/     OPC_EmitInteger, MVT::i32, 14, 
/*71465*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->71500
/*71480*/     OPC_CheckChild0Type, MVT::v4i16,
/*71482*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71484*/     OPC_EmitInteger, MVT::i32, 14, 
/*71487*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71490*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->71546
/*71502*/     OPC_Scope, 20, /*->71524*/ // 2 children in Scope
/*71504*/       OPC_CheckChild0Type, MVT::v2i32,
/*71506*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71508*/       OPC_EmitInteger, MVT::i32, 14, 
/*71511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*71524*/     /*Scope*/ 20, /*->71545*/
/*71525*/       OPC_CheckChild0Type, MVT::v2f32,
/*71527*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71529*/       OPC_EmitInteger, MVT::i32, 14, 
/*71532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71535*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*71545*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->71568
/*71548*/     OPC_CheckChild0Type, MVT::v16i8,
/*71550*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71552*/     OPC_EmitInteger, MVT::i32, 14, 
/*71555*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71558*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->71590
/*71570*/     OPC_CheckChild0Type, MVT::v8i16,
/*71572*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71574*/     OPC_EmitInteger, MVT::i32, 14, 
/*71577*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71580*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->71636
/*71592*/     OPC_Scope, 20, /*->71614*/ // 2 children in Scope
/*71594*/       OPC_CheckChild0Type, MVT::v4i32,
/*71596*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71598*/       OPC_EmitInteger, MVT::i32, 14, 
/*71601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*71614*/     /*Scope*/ 20, /*->71635*/
/*71615*/       OPC_CheckChild0Type, MVT::v4f32,
/*71617*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71619*/       OPC_EmitInteger, MVT::i32, 14, 
/*71622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*71635*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->71840
/*71641*/   OPC_RecordChild0, // #0 = $Vn
/*71642*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->71667
/*71645*/     OPC_CheckChild0Type, MVT::v8i8,
/*71647*/     OPC_RecordChild1, // #1 = $Vm
/*71648*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71650*/     OPC_EmitInteger, MVT::i32, 14, 
/*71653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->71691
/*71669*/     OPC_CheckChild0Type, MVT::v4i16,
/*71671*/     OPC_RecordChild1, // #1 = $Vm
/*71672*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71674*/     OPC_EmitInteger, MVT::i32, 14, 
/*71677*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71680*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->71741
/*71693*/     OPC_Scope, 22, /*->71717*/ // 2 children in Scope
/*71695*/       OPC_CheckChild0Type, MVT::v2i32,
/*71697*/       OPC_RecordChild1, // #1 = $Vm
/*71698*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71700*/       OPC_EmitInteger, MVT::i32, 14, 
/*71703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*71717*/     /*Scope*/ 22, /*->71740*/
/*71718*/       OPC_CheckChild0Type, MVT::v2f32,
/*71720*/       OPC_RecordChild1, // #1 = $Vm
/*71721*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71723*/       OPC_EmitInteger, MVT::i32, 14, 
/*71726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71740*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->71765
/*71743*/     OPC_CheckChild0Type, MVT::v16i8,
/*71745*/     OPC_RecordChild1, // #1 = $Vm
/*71746*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71748*/     OPC_EmitInteger, MVT::i32, 14, 
/*71751*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71754*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->71789
/*71767*/     OPC_CheckChild0Type, MVT::v8i16,
/*71769*/     OPC_RecordChild1, // #1 = $Vm
/*71770*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71772*/     OPC_EmitInteger, MVT::i32, 14, 
/*71775*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71778*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->71839
/*71791*/     OPC_Scope, 22, /*->71815*/ // 2 children in Scope
/*71793*/       OPC_CheckChild0Type, MVT::v4i32,
/*71795*/       OPC_RecordChild1, // #1 = $Vm
/*71796*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71798*/       OPC_EmitInteger, MVT::i32, 14, 
/*71801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71815*/     /*Scope*/ 22, /*->71838*/
/*71816*/       OPC_CheckChild0Type, MVT::v4f32,
/*71818*/       OPC_RecordChild1, // #1 = $Vm
/*71819*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71821*/       OPC_EmitInteger, MVT::i32, 14, 
/*71824*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71827*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71838*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->71991
/*71844*/   OPC_RecordChild0, // #0 = $Vn
/*71845*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->71870
/*71848*/     OPC_CheckChild0Type, MVT::v8i8,
/*71850*/     OPC_RecordChild1, // #1 = $Vm
/*71851*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71853*/     OPC_EmitInteger, MVT::i32, 14, 
/*71856*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71859*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->71894
/*71872*/     OPC_CheckChild0Type, MVT::v4i16,
/*71874*/     OPC_RecordChild1, // #1 = $Vm
/*71875*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71877*/     OPC_EmitInteger, MVT::i32, 14, 
/*71880*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71883*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->71918
/*71896*/     OPC_CheckChild0Type, MVT::v2i32,
/*71898*/     OPC_RecordChild1, // #1 = $Vm
/*71899*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71901*/     OPC_EmitInteger, MVT::i32, 14, 
/*71904*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71907*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->71942
/*71920*/     OPC_CheckChild0Type, MVT::v16i8,
/*71922*/     OPC_RecordChild1, // #1 = $Vm
/*71923*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71925*/     OPC_EmitInteger, MVT::i32, 14, 
/*71928*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71931*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->71966
/*71944*/     OPC_CheckChild0Type, MVT::v8i16,
/*71946*/     OPC_RecordChild1, // #1 = $Vm
/*71947*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71949*/     OPC_EmitInteger, MVT::i32, 14, 
/*71952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71955*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->71990
/*71968*/     OPC_CheckChild0Type, MVT::v4i32,
/*71970*/     OPC_RecordChild1, // #1 = $Vm
/*71971*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*71973*/     OPC_EmitInteger, MVT::i32, 14, 
/*71976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->72178
/*71995*/   OPC_RecordChild0, // #0 = $Vm
/*71996*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->72019
/*71999*/     OPC_CheckChild0Type, MVT::v8i8,
/*72001*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72003*/     OPC_EmitInteger, MVT::i32, 14, 
/*72006*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72009*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->72041
/*72021*/     OPC_CheckChild0Type, MVT::v4i16,
/*72023*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72025*/     OPC_EmitInteger, MVT::i32, 14, 
/*72028*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72031*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->72087
/*72043*/     OPC_Scope, 20, /*->72065*/ // 2 children in Scope
/*72045*/       OPC_CheckChild0Type, MVT::v2i32,
/*72047*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72049*/       OPC_EmitInteger, MVT::i32, 14, 
/*72052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72055*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*72065*/     /*Scope*/ 20, /*->72086*/
/*72066*/       OPC_CheckChild0Type, MVT::v2f32,
/*72068*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72070*/       OPC_EmitInteger, MVT::i32, 14, 
/*72073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*72086*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->72109
/*72089*/     OPC_CheckChild0Type, MVT::v16i8,
/*72091*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72093*/     OPC_EmitInteger, MVT::i32, 14, 
/*72096*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72099*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->72131
/*72111*/     OPC_CheckChild0Type, MVT::v8i16,
/*72113*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72115*/     OPC_EmitInteger, MVT::i32, 14, 
/*72118*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72121*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->72177
/*72133*/     OPC_Scope, 20, /*->72155*/ // 2 children in Scope
/*72135*/       OPC_CheckChild0Type, MVT::v4i32,
/*72137*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72139*/       OPC_EmitInteger, MVT::i32, 14, 
/*72142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*72155*/     /*Scope*/ 20, /*->72176*/
/*72156*/       OPC_CheckChild0Type, MVT::v4f32,
/*72158*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72160*/       OPC_EmitInteger, MVT::i32, 14, 
/*72163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*72176*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->72365
/*72182*/   OPC_RecordChild0, // #0 = $Vm
/*72183*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->72206
/*72186*/     OPC_CheckChild0Type, MVT::v8i8,
/*72188*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72190*/     OPC_EmitInteger, MVT::i32, 14, 
/*72193*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72196*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->72228
/*72208*/     OPC_CheckChild0Type, MVT::v4i16,
/*72210*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72212*/     OPC_EmitInteger, MVT::i32, 14, 
/*72215*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72218*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->72274
/*72230*/     OPC_Scope, 20, /*->72252*/ // 2 children in Scope
/*72232*/       OPC_CheckChild0Type, MVT::v2i32,
/*72234*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72236*/       OPC_EmitInteger, MVT::i32, 14, 
/*72239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*72252*/     /*Scope*/ 20, /*->72273*/
/*72253*/       OPC_CheckChild0Type, MVT::v2f32,
/*72255*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72257*/       OPC_EmitInteger, MVT::i32, 14, 
/*72260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72263*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*72273*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->72296
/*72276*/     OPC_CheckChild0Type, MVT::v16i8,
/*72278*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72280*/     OPC_EmitInteger, MVT::i32, 14, 
/*72283*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72286*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->72318
/*72298*/     OPC_CheckChild0Type, MVT::v8i16,
/*72300*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72302*/     OPC_EmitInteger, MVT::i32, 14, 
/*72305*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72308*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->72364
/*72320*/     OPC_Scope, 20, /*->72342*/ // 2 children in Scope
/*72322*/       OPC_CheckChild0Type, MVT::v4i32,
/*72324*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72326*/       OPC_EmitInteger, MVT::i32, 14, 
/*72329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*72342*/     /*Scope*/ 20, /*->72363*/
/*72343*/       OPC_CheckChild0Type, MVT::v4f32,
/*72345*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72347*/       OPC_EmitInteger, MVT::i32, 14, 
/*72350*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72353*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*72363*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->72516
/*72369*/   OPC_RecordChild0, // #0 = $Vn
/*72370*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->72395
/*72373*/     OPC_CheckChild0Type, MVT::v8i8,
/*72375*/     OPC_RecordChild1, // #1 = $Vm
/*72376*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72378*/     OPC_EmitInteger, MVT::i32, 14, 
/*72381*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72384*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->72419
/*72397*/     OPC_CheckChild0Type, MVT::v4i16,
/*72399*/     OPC_RecordChild1, // #1 = $Vm
/*72400*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72402*/     OPC_EmitInteger, MVT::i32, 14, 
/*72405*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72408*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->72443
/*72421*/     OPC_CheckChild0Type, MVT::v2i32,
/*72423*/     OPC_RecordChild1, // #1 = $Vm
/*72424*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72426*/     OPC_EmitInteger, MVT::i32, 14, 
/*72429*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72432*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->72467
/*72445*/     OPC_CheckChild0Type, MVT::v16i8,
/*72447*/     OPC_RecordChild1, // #1 = $Vm
/*72448*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72450*/     OPC_EmitInteger, MVT::i32, 14, 
/*72453*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72456*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->72491
/*72469*/     OPC_CheckChild0Type, MVT::v8i16,
/*72471*/     OPC_RecordChild1, // #1 = $Vm
/*72472*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72474*/     OPC_EmitInteger, MVT::i32, 14, 
/*72477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->72515
/*72493*/     OPC_CheckChild0Type, MVT::v4i32,
/*72495*/     OPC_RecordChild1, // #1 = $Vm
/*72496*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72498*/     OPC_EmitInteger, MVT::i32, 14, 
/*72501*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72504*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 49,  TARGET_VAL(ARMISD::VBSL),// ->72568
/*72519*/   OPC_RecordChild0, // #0 = $src1
/*72520*/   OPC_RecordChild1, // #1 = $Vn
/*72521*/   OPC_RecordChild2, // #2 = $Vm
/*72522*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->72545
/*72525*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72527*/     OPC_EmitInteger, MVT::i32, 14, 
/*72530*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72533*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->72567
/*72547*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72549*/     OPC_EmitInteger, MVT::i32, 14, 
/*72552*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72555*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTPOP),// ->72614
/*72571*/   OPC_RecordChild0, // #0 = $Vm
/*72572*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->72593
/*72575*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72577*/     OPC_EmitInteger, MVT::i32, 14, 
/*72580*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72583*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->72613
/*72595*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72597*/     OPC_EmitInteger, MVT::i32, 14, 
/*72600*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72603*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->72686
/*72617*/   OPC_RecordChild0, // #0 = $Vm
/*72618*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->72641
/*72621*/     OPC_CheckChild0Type, MVT::v8i8,
/*72623*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72625*/     OPC_EmitInteger, MVT::i32, 14, 
/*72628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72631*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->72663
/*72643*/     OPC_CheckChild0Type, MVT::v4i16,
/*72645*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72647*/     OPC_EmitInteger, MVT::i32, 14, 
/*72650*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72653*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->72685
/*72665*/     OPC_CheckChild0Type, MVT::v2i32,
/*72667*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72669*/     OPC_EmitInteger, MVT::i32, 14, 
/*72672*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72675*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::ANY_EXTEND),// ->72752
/*72689*/   OPC_RecordChild0, // #0 = $Vm
/*72690*/   OPC_SwitchType /*3 cases */, 18,  MVT::v8i16,// ->72711
/*72693*/     OPC_CheckChild0Type, MVT::v8i8,
/*72695*/     OPC_EmitInteger, MVT::i32, 14, 
/*72698*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72701*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->72731
/*72713*/     OPC_CheckChild0Type, MVT::v4i16,
/*72715*/     OPC_EmitInteger, MVT::i32, 14, 
/*72718*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72721*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i64,// ->72751
/*72733*/     OPC_CheckChild0Type, MVT::v2i32,
/*72735*/     OPC_EmitInteger, MVT::i32, 14, 
/*72738*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72741*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->72802
/*72755*/   OPC_RecordChild0, // #0 = $Vm
/*72756*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->72779
/*72759*/     OPC_CheckChild0Type, MVT::v2f32,
/*72761*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72763*/     OPC_EmitInteger, MVT::i32, 14, 
/*72766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->72801
/*72781*/     OPC_CheckChild0Type, MVT::v4f32,
/*72783*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72785*/     OPC_EmitInteger, MVT::i32, 14, 
/*72788*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72791*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->72852
/*72805*/   OPC_RecordChild0, // #0 = $Vm
/*72806*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->72829
/*72809*/     OPC_CheckChild0Type, MVT::v2f32,
/*72811*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72813*/     OPC_EmitInteger, MVT::i32, 14, 
/*72816*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72819*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->72851
/*72831*/     OPC_CheckChild0Type, MVT::v4f32,
/*72833*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72835*/     OPC_EmitInteger, MVT::i32, 14, 
/*72838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72841*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 31|128,1/*159*/,  TARGET_VAL(ARMISD::VREV64),// ->73015
/*72856*/   OPC_RecordChild0, // #0 = $Vm
/*72857*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->72878
/*72860*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72862*/     OPC_EmitInteger, MVT::i32, 14, 
/*72865*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72868*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->72898
/*72880*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72882*/     OPC_EmitInteger, MVT::i32, 14, 
/*72885*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72888*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->72918
/*72900*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72902*/     OPC_EmitInteger, MVT::i32, 14, 
/*72905*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72908*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->72938
/*72920*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72922*/     OPC_EmitInteger, MVT::i32, 14, 
/*72925*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72928*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->72958
/*72940*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72942*/     OPC_EmitInteger, MVT::i32, 14, 
/*72945*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72948*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->72978
/*72960*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*72962*/     OPC_EmitInteger, MVT::i32, 14, 
/*72965*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72968*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 16,  MVT::v2f32,// ->72996
/*72980*/     OPC_EmitInteger, MVT::i32, 14, 
/*72983*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72986*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 16,  MVT::v4f32,// ->73014
/*72998*/     OPC_EmitInteger, MVT::i32, 14, 
/*73001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73004*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->73101
/*73018*/   OPC_RecordChild0, // #0 = $Vm
/*73019*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->73040
/*73022*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73024*/     OPC_EmitInteger, MVT::i32, 14, 
/*73027*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73030*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->73060
/*73042*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73044*/     OPC_EmitInteger, MVT::i32, 14, 
/*73047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73050*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->73080
/*73062*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73064*/     OPC_EmitInteger, MVT::i32, 14, 
/*73067*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73070*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->73100
/*73082*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73084*/     OPC_EmitInteger, MVT::i32, 14, 
/*73087*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73090*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->73147
/*73104*/   OPC_RecordChild0, // #0 = $Vm
/*73105*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->73126
/*73108*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73110*/     OPC_EmitInteger, MVT::i32, 14, 
/*73113*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73116*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->73146
/*73128*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73130*/     OPC_EmitInteger, MVT::i32, 14, 
/*73133*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->73474
/*73151*/   OPC_RecordChild0, // #0 = $src
/*73152*/   OPC_Scope, 116|128,1/*244*/, /*->73399*/ // 3 children in Scope
/*73155*/     OPC_CheckChild0Type, MVT::i32,
/*73157*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->73188
/*73160*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*73167*/       OPC_EmitInteger, MVT::i32, 0, 
/*73170*/       OPC_EmitInteger, MVT::i32, 14, 
/*73173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73176*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->73218
/*73190*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*73197*/       OPC_EmitInteger, MVT::i32, 0, 
/*73200*/       OPC_EmitInteger, MVT::i32, 14, 
/*73203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73206*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->73248
/*73220*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*73227*/       OPC_EmitInteger, MVT::i32, 0, 
/*73230*/       OPC_EmitInteger, MVT::i32, 14, 
/*73233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->73298
/*73250*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*73257*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*73264*/       OPC_EmitInteger, MVT::i32, 0, 
/*73267*/       OPC_EmitInteger, MVT::i32, 14, 
/*73270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73273*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*73285*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*73288*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->73348
/*73300*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*73307*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*73314*/       OPC_EmitInteger, MVT::i32, 0, 
/*73317*/       OPC_EmitInteger, MVT::i32, 14, 
/*73320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73323*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*73335*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*73338*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->73398
/*73350*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*73357*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*73364*/       OPC_EmitInteger, MVT::i32, 0, 
/*73367*/       OPC_EmitInteger, MVT::i32, 14, 
/*73370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73373*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*73385*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*73388*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*73399*/   /*Scope*/ 48, /*->73448*/
/*73400*/     OPC_CheckChild0Type, MVT::f32,
/*73402*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->73425
/*73405*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*73412*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73415*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->73447
/*73427*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*73434*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73437*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*73448*/   /*Scope*/ 24, /*->73473*/
/*73449*/     OPC_CheckChild0Type, MVT::f64,
/*73451*/     OPC_CheckType, MVT::v2f64,
/*73453*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*73460*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*73463*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*73473*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->73524
/*73477*/   OPC_RecordChild0, // #0 = $Vm
/*73478*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->73501
/*73481*/     OPC_CheckChild0Type, MVT::v2i32,
/*73483*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73485*/     OPC_EmitInteger, MVT::i32, 14, 
/*73488*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73491*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->73523
/*73503*/     OPC_CheckChild0Type, MVT::v4i32,
/*73505*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73507*/     OPC_EmitInteger, MVT::i32, 14, 
/*73510*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73513*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->73574
/*73527*/   OPC_RecordChild0, // #0 = $Vm
/*73528*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->73551
/*73531*/     OPC_CheckChild0Type, MVT::v2i32,
/*73533*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73535*/     OPC_EmitInteger, MVT::i32, 14, 
/*73538*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73541*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->73573
/*73553*/     OPC_CheckChild0Type, MVT::v4i32,
/*73555*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*73557*/     OPC_EmitInteger, MVT::i32, 14, 
/*73560*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73563*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 73576 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 639
  // #OPC_RecordNode                     = 54
  // #OPC_RecordChild                    = 2041
  // #OPC_RecordMemRef                   = 20
  // #OPC_CaptureGlueInput               = 13
  // #OPC_MoveChild                      = 1467
  // #OPC_MoveParent                     = 2121
  // #OPC_CheckSame                      = 107
  // #OPC_CheckPatternPredicate          = 1920
  // #OPC_CheckPredicate                 = 662
  // #OPC_CheckOpcode                    = 1028
  // #OPC_SwitchOpcode                   = 57
  // #OPC_CheckType                      = 1060
  // #OPC_SwitchType                     = 231
  // #OPC_CheckChildType                 = 1221
  // #OPC_CheckInteger                   = 337
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 41
  // #OPC_CheckComplexPat                = 393
  // #OPC_CheckAndImm                    = 70
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 7
  // #OPC_EmitInteger                    = 2162
  // #OPC_EmitStringInteger              = 141
  // #OPC_EmitRegister                   = 2273
  // #OPC_EmitConvertToTarget            = 706
  // #OPC_EmitMergeInputChains           = 388
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 337
  // #OPC_EmitNodeXForm                  = 176
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 86
  // #OPC_MorphNodeTo                    = 2183

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

virtual bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->hasNEON());
  case 7: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 9: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 10: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 11: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 17: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 18: return (Subtarget->hasVFP2());
  case 19: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 20: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 21: return (getTargetLowering()->isLittleEndian());
  case 22: return (getTargetLowering()->isBigEndian());
  case 23: return (Subtarget->hasV8FP());
  case 24: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 25: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 26: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 27: return (Subtarget->isThumb());
  case 28: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 29: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 30: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 31: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 32: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 33: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 34: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 35: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 36: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 37: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 38: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 39: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast) && !Subtarget->isTargetDarwin());
  case 40: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 41: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 42: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 43: return (Subtarget->hasVFP4());
  case 44: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 45: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 46: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 47: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 48: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 49: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 51: return (Subtarget->hasDataBarrier());
  case 52: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 53: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 54: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 55: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 56: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 57: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 58: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 59: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 60: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 61: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 62: return (Subtarget->hasVFP3());
  case 63: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 64: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 65: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 66: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  }
}

virtual bool CheckNodePredicate(SDNode *Node,
                                unsigned PredNo) const {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 2: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 3: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 4: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 5: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 6: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 7: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 8: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 9: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 10: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 11: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 12: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 13: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 14: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 15: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 16: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 17: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 18: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 19: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 20: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 21: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 23: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 24: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 25: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 26: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 27: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 28: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 29: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 31: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 32: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 33: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 34: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 36: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 38: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 40: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 41: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 42: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 43: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 44: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 45: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 46: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 47: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 48: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 49: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 50: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 51: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 52: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 53: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 54: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 55: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 56: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 57: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 58: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 59: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 60: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 61: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 62: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 63: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 64: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 65: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 66: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 67: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 68: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 69: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 70: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 71: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 72: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 73: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 74: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 75: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 76: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 77: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 78: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 79: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 80: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 81: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 82: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 83: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 84: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 85: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 86: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 87: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 88: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 92: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 93: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 94: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 95: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 96: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 97: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 98: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 99: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  case 100: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 101: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 102: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 103: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 104: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 105: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 106: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 107: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 108: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 109: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 110: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 111: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 112: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 113: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 114: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 115: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 116: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 117: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 118: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 119: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 120: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 121: { // Predicate_atomic_load_min_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 122: { // Predicate_atomic_load_min_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 123: { // Predicate_atomic_load_min_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 124: { // Predicate_atomic_load_max_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 125: { // Predicate_atomic_load_max_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 126: { // Predicate_atomic_load_max_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 127: { // Predicate_atomic_load_umin_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 128: { // Predicate_atomic_load_umin_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 129: { // Predicate_atomic_load_umin_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 130: { // Predicate_atomic_load_umax_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 131: { // Predicate_atomic_load_umax_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 132: { // Predicate_atomic_load_umax_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 133: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 134: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 135: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 136: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 137: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 138: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 139: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 140: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  }
}

virtual bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                                 SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 11:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

virtual SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: assert(0);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 2: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 3: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 4: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 5: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 6: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous.val.3844
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous.val.3843
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

