{"vcs1":{"timestamp_begin":1730980880.667599415, "rt":3.24, "ut":1.71, "st":0.32}}
{"vcselab":{"timestamp_begin":1730980884.002848579, "rt":1.28, "ut":0.32, "st":0.22}}
{"link":{"timestamp_begin":1730980885.361739013, "rt":0.39, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730980879.911535872}
{"VCS_COMP_START_TIME": 1730980879.911535872}
{"VCS_COMP_END_TIME": 1730980887.144208492}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 335664}}
{"stitch_vcselab": {"peak_mem": 231604}}
