Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U2		8	3		#r21
hw_input_global_wrapper_stencil$d_reg__U3		11	3		#r22
hw_input_global_wrapper_stencil$d_reg__U4		13	2		#r23
hw_input_global_wrapper_stencil$d_reg__U5		14	3		#r24
hw_input_global_wrapper_stencil$d_reg__U6		16	3		#r25
hw_input_global_wrapper_stencil$d_reg__U7		16	2		#r26
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		11	2		#m7
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I6
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I20
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i139836634402192_i139836639195280		17	1		#p19
op_hcompute_blur_stencil$inner_compute$i139836637270736_i139836646863504		16	1		#p18
op_hcompute_blur_unnormalized_stencil$inner_compute$i139836625517200_i139836646863504		16	4		#p5
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628701392_i139836633952656		12	3		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628701584_i139836633952656		13	4		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628701712_i139836633952656		13	3		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628701840_i139836633952656		14	4		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628701968_i139836633952656		14	3		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628702096_i139836633952656		17	3		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628847120_i139836628340112		17	4		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628848144_i139836633952656		17	2		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628848272_i139836626048656		9	3		#p8
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139836628848592_i139836633952656		10	3		#p9
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		3	2		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
