=====
SETUP
-0.014
13.784
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
8.036
9.135
spi0/prescaller_cnt_cry_0_RNO_cZ[2]
10.305
11.127
spi0/prescaller_cnt_cry_0[2]
11.948
12.993
spi0/prescaller_cnt_cry_0[3]
12.993
13.050
spi0/prescaller_cnt_cry_0[4]
13.050
13.107
spi0/prescaller_cnt_cry_0[5]
13.107
13.164
spi0/prescaller_cnt_cry_0[6]
13.164
13.221
spi0/prescaller_cnt_s_0[7]
13.221
13.784
spi0/prescaller_cnt_Z[7]
13.784
=====
SETUP
0.043
13.727
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
8.036
9.135
spi0/prescaller_cnt_cry_0_RNO_cZ[2]
10.305
11.127
spi0/prescaller_cnt_cry_0[2]
11.948
12.993
spi0/prescaller_cnt_cry_0[3]
12.993
13.050
spi0/prescaller_cnt_cry_0[4]
13.050
13.107
spi0/prescaller_cnt_cry_0[5]
13.107
13.164
spi0/prescaller_cnt_cry_0[6]
13.164
13.727
spi0/prescaller_cnt_Z[6]
13.727
=====
SETUP
0.100
13.670
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
8.036
9.135
spi0/prescaller_cnt_cry_0_RNO_cZ[2]
10.305
11.127
spi0/prescaller_cnt_cry_0[2]
11.948
12.993
spi0/prescaller_cnt_cry_0[3]
12.993
13.050
spi0/prescaller_cnt_cry_0[4]
13.050
13.107
spi0/prescaller_cnt_cry_0[5]
13.107
13.670
spi0/prescaller_cnt_Z[5]
13.670
=====
SETUP
0.157
13.613
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
8.036
9.135
spi0/prescaller_cnt_cry_0_RNO_cZ[2]
10.305
11.127
spi0/prescaller_cnt_cry_0[2]
11.948
12.993
spi0/prescaller_cnt_cry_0[3]
12.993
13.050
spi0/prescaller_cnt_cry_0[4]
13.050
13.613
spi0/prescaller_cnt_Z[4]
13.613
=====
SETUP
0.214
13.556
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
8.036
9.135
spi0/prescaller_cnt_cry_0_RNO_cZ[2]
10.305
11.127
spi0/prescaller_cnt_cry_0[2]
11.948
12.993
spi0/prescaller_cnt_cry_0[3]
12.993
13.556
spi0/prescaller_cnt_Z[3]
13.556
=====
SETUP
0.441
13.329
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
8.036
9.135
spi0/prescaller_cnt_cry_0_RNO_0_cZ[0]
10.296
11.328
spi0/prescaller_cnt_cry_0[0]
11.664
12.709
spi0/prescaller_cnt_cry_0[1]
12.709
12.766
spi0/prescaller_cnt_cry_0[2]
12.766
13.329
spi0/prescaller_cnt_Z[2]
13.329
=====
SETUP
0.498
13.272
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
8.036
9.135
spi0/prescaller_cnt_cry_0_RNO_0_cZ[0]
10.296
11.328
spi0/prescaller_cnt_cry_0[0]
11.664
12.709
spi0/prescaller_cnt_cry_0[1]
12.709
13.272
spi0/prescaller_cnt_Z[1]
13.272
=====
SETUP
0.705
13.064
13.770
clk_50M_ibuf
0.000
0.982
spi0/sckint_Z[1]
4.370
4.828
spi0/sckint11_0_cZ
5.647
6.673
spi0/output_buffer_0_sqmuxa_i_o3
7.094
7.916
spi0/sckint_cry_0_RNO_cZ[1]
8.747
9.569
spi0/sckint_cry_0[1]
11.342
12.387
spi0/sckint_cry_0[2]
12.387
12.444
spi0/sckint_cry_0[3]
12.444
12.501
spi0/sckint_s_0[4]
12.501
13.064
spi0/sckint_Z[4]
13.064
=====
SETUP
0.723
13.047
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
8.036
9.135
spi0/prescaller_cnt_cry_0_RNO[0]
10.305
11.107
spi0/prescaller_cnt_cry_0[0]
12.484
13.047
spi0/prescaller_cnt_Z[0]
13.047
=====
SETUP
0.762
13.007
13.770
clk_50M_ibuf
0.000
0.982
spi0/sckint_Z[1]
4.370
4.828
spi0/sckint11_0_cZ
5.647
6.673
spi0/output_buffer_0_sqmuxa_i_o3
7.094
7.916
spi0/sckint_cry_0_RNO_cZ[1]
8.747
9.569
spi0/sckint_cry_0[1]
11.342
12.387
spi0/sckint_cry_0[2]
12.387
12.444
spi0/sckint_cry_0[3]
12.444
13.007
spi0/sckint_Z[3]
13.007
=====
SETUP
0.819
12.950
13.770
clk_50M_ibuf
0.000
0.982
spi0/sckint_Z[1]
4.370
4.828
spi0/sckint11_0_cZ
5.647
6.673
spi0/output_buffer_0_sqmuxa_i_o3
7.094
7.916
spi0/sckint_cry_0_RNO_cZ[1]
8.747
9.569
spi0/sckint_cry_0[1]
11.342
12.387
spi0/sckint_cry_0[2]
12.387
12.950
spi0/sckint_Z[2]
12.950
=====
SETUP
1.156
12.970
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/charreceivedp_en_0_RNISBRI2
8.036
9.135
spi0/un1_ss7_2_i_0_cZ[0]
10.440
11.065
spi0/shift_reg_out_Z[0]
12.970
=====
SETUP
1.156
12.970
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/charreceivedp_en_0_RNISBRI2
8.036
9.135
spi0/un1_ss7_2_i_0_cZ[0]
10.440
11.065
spi0/shift_reg_out_Z[1]
12.970
=====
SETUP
1.699
12.070
13.770
clk_50M_ibuf
0.000
0.982
spi0/sckint_Z[1]
4.370
4.828
spi0/sckint11_0_cZ
5.647
6.673
spi0/output_buffer_0_sqmuxa_i_o3
7.094
7.916
spi0/sckint_cry_0_RNO_cZ[1]
8.747
9.569
spi0/sckint_cry_0[1]
11.342
12.070
spi0/sckint_Z[1]
12.070
=====
SETUP
1.887
12.239
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/charreceivedp_en_0_RNISBRI2
8.036
9.135
spi0/un1_ss7_2_i_0_cZ[0]
10.440
11.065
spi0/shift_reg_out_Z[4]
12.239
=====
SETUP
1.887
12.239
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/charreceivedp_en_0_RNISBRI2
8.036
9.135
spi0/un1_ss7_2_i_0_cZ[0]
10.440
11.065
spi0/shift_reg_out_Z[6]
12.239
=====
SETUP
1.887
12.239
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/charreceivedp_en_0_RNISBRI2
8.036
9.135
spi0/un1_ss7_2_i_0_cZ[0]
10.440
11.065
spi0/shift_reg_out_Z[7]
12.239
=====
SETUP
1.887
12.239
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/charreceivedp_en_0_RNISBRI2
8.036
9.135
spi0/un1_ss7_2_i_0_cZ[0]
10.440
11.065
spi0/shift_reg_out_Z[5]
12.239
=====
SETUP
1.974
12.152
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/charreceivedp_en_0_RNISBRI2
8.036
9.135
spi0/un1_ss7_2_i_0_cZ[0]
10.440
11.065
spi0/shift_reg_out_Z[2]
12.152
=====
SETUP
1.974
12.152
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[2]
4.370
4.828
spi0/prescallerint_RNIK4CO_cZ[1]
5.642
6.741
spi0/charreceivedp_en_0_RNISBRI2
8.036
9.135
spi0/un1_ss7_2_i_0_cZ[0]
10.440
11.065
spi0/shift_reg_out_Z[3]
12.152
=====
SETUP
2.190
11.580
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[7]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.214
clk_ssd13063_cZ
9.018
9.644
cnt_3_cZ[10]
10.481
11.580
cnt_Z[10]
11.580
=====
SETUP
2.190
11.580
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[7]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.214
clk_ssd13063_cZ
9.018
9.644
cnt_3_cZ[18]
10.481
11.580
cnt_Z[18]
11.580
=====
SETUP
2.196
11.573
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[7]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.214
clk_ssd13063_cZ
9.018
9.644
cnt_3_cZ[7]
10.474
11.573
cnt_Z[7]
11.573
=====
SETUP
2.196
11.573
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[7]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.214
clk_ssd13063_cZ
9.018
9.644
cnt_3_cZ[8]
10.474
11.573
cnt_Z[8]
11.573
=====
SETUP
2.263
11.506
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[7]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.214
clk_ssd13063_cZ
9.018
9.644
cnt_3_cZ[5]
10.474
11.506
cnt_Z[5]
11.506
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf
0.000
0.844
spi0/inbufffulln_0_Z
3.359
3.693
spi0/inbufffulln_i_cZ
3.695
4.067
spi0/inbufffulln_0_Z
4.067
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf
0.000
0.844
spi0/charreceivedp_Z
3.359
3.693
spi0/charreceivedp_ldmx_cZ
3.695
4.067
spi0/charreceivedp_Z
4.067
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf
0.000
0.844
clk_ssd1306_Z
3.359
3.693
clk_ssd1306_i_i_cZ
3.695
4.067
clk_ssd1306_Z
4.067
=====
HOLD
0.714
4.073
3.359
clk_50M_ibuf
0.000
0.844
spi0/state_Z
3.359
3.693
spi0/state_RNO
3.701
4.073
spi0/state_Z
4.073
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[14]
3.359
3.693
un3_cnt_cry_14_0
3.695
4.212
cnt_Z[14]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[16]
3.359
3.693
un3_cnt_cry_16_0
3.695
4.212
cnt_Z[16]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[20]
3.359
3.693
un3_cnt_cry_20_0
3.695
4.212
cnt_Z[20]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[22]
3.359
3.693
un3_cnt_cry_22_0
3.695
4.212
cnt_Z[22]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[2]
3.359
3.693
un3_cnt_cry_2_0
3.695
4.212
cnt_Z[2]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[4]
3.359
3.693
un3_cnt_cry_4_0
3.695
4.212
cnt_Z[4]
4.212
=====
HOLD
0.942
4.301
3.359
clk_50M_ibuf
0.000
0.844
spi0/shift_reg_out_Z[5]
3.359
3.693
spi0/shift_reg_out_9_cZ[6]
3.929
4.301
spi0/shift_reg_out_Z[6]
4.301
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[19]
3.359
3.693
un3_cnt_cry_19_0
3.927
4.444
cnt_Z[19]
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[24]
3.359
3.693
un3_cnt_s_24_0
3.927
4.444
cnt_Z[24]
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[1]
3.359
3.693
un3_cnt_cry_1_0
3.927
4.444
cnt_Z[1]
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[6]
3.359
3.693
un3_cnt_cry_6_0
3.927
4.444
cnt_Z[6]
4.444
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[11]
3.359
3.693
un3_cnt_cry_11_0
3.930
4.447
cnt_Z[11]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[23]
3.359
3.693
un3_cnt_cry_23_0
3.930
4.447
cnt_Z[23]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
spi0/sckint_Z[4]
3.359
3.693
spi0/sckint_s_0[4]
3.930
4.447
spi0/sckint_Z[4]
4.447
=====
HOLD
1.093
4.452
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[15]
3.359
3.693
un3_cnt_cry_15_0
3.935
4.452
cnt_Z[15]
4.452
=====
HOLD
1.093
4.452
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[3]
3.359
3.693
un3_cnt_cry_3_0
3.935
4.452
cnt_Z[3]
4.452
=====
HOLD
1.093
4.452
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[9]
3.359
3.693
un3_cnt_cry_9_0
3.935
4.452
cnt_Z[9]
4.452
=====
HOLD
1.115
4.475
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[0]
3.359
3.693
un3_cnt_cry_0_0
3.958
4.475
cnt_Z[0]
4.475
=====
HOLD
1.121
4.480
3.359
clk_50M_ibuf
0.000
0.844
spi0/shift_reg_out_Z[0]
3.359
3.693
spi0/shift_reg_out_9_cZ[1]
3.924
4.480
spi0/shift_reg_out_Z[1]
4.480
=====
HOLD
1.121
4.480
3.359
clk_50M_ibuf
0.000
0.844
spi0/shift_reg_out_Z[3]
3.359
3.693
spi0/shift_reg_out_9_cZ[4]
3.924
4.480
spi0/shift_reg_out_Z[4]
4.480
=====
HOLD
1.253
4.612
3.359
clk_50M_ibuf
0.000
0.844
spi0/shift_reg_out_Z[7]
3.359
3.693
spi0/_mosi_RNO
4.240
4.612
spi0/_mosi_Z
4.612
