<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `INTERP1_CTRL_LANE1` writer"><title>W in rp2040_pac::sio::interp1_ctrl_lane1 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-492a78a4a87dcc01.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.82.0 (f6e511eec 2024-10-15)" data-channel="1.82.0" data-search-js="search-a99f1315e7cc5121.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../static.files/main-921df33f47b8780c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-3b12f09e550e0385.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">W</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.add_raw">add_raw</a></li><li><a href="#method.bits">bits</a></li><li><a href="#method.cross_input">cross_input</a></li><li><a href="#method.cross_result">cross_result</a></li><li><a href="#method.force_msb">force_msb</a></li><li><a href="#method.mask_lsb">mask_lsb</a></li><li><a href="#method.mask_msb">mask_msb</a></li><li><a href="#method.shift">shift</a></li><li><a href="#method.signed">signed</a></li></ul></section><h2><a href="index.html">In rp2040_<wbr>pac::<wbr>sio::<wbr>interp1_<wbr>ctrl_<wbr>lane1</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">sio</a>::<wbr><a href="index.html">interp1_ctrl_lane1</a>::<wbr><a class="type" href="#">W</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#4">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type W = <a class="type" href="../../generic/type.W.html" title="type rp2040_pac::generic::W">W</a>&lt;<a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>INTERP1_CTRL_LANE1</code> writer</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct W { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-W%3CINTERP1_CTRL_LANE1_SPEC%3E" class="impl"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#94-158">source</a><a href="#impl-W%3CINTERP1_CTRL_LANE1_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.W.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::W">W</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.shift" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#98-100">source</a><h4 class="code-header">pub fn <a href="#method.shift" class="fn">shift</a>(&amp;mut self) -&gt; <a class="type" href="type.SHIFT_W.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::SHIFT_W">SHIFT_W</a>&lt;'_, <a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 0:4 - Logical right-shift applied to accumulator before masking</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.mask_lsb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#104-106">source</a><h4 class="code-header">pub fn <a href="#method.mask_lsb" class="fn">mask_lsb</a>(&amp;mut self) -&gt; <a class="type" href="type.MASK_LSB_W.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::MASK_LSB_W">MASK_LSB_W</a>&lt;'_, <a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 5:9 - The least-significant bit allowed to pass by the mask (inclusive)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.mask_msb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#111-113">source</a><h4 class="code-header">pub fn <a href="#method.mask_msb" class="fn">mask_msb</a>(&amp;mut self) -&gt; <a class="type" href="type.MASK_MSB_W.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::MASK_MSB_W">MASK_MSB_W</a>&lt;'_, <a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 10:14 - The most-significant bit allowed to pass by the mask (inclusive)<br />
Setting MSB &lt; LSB may cause chip to turn inside-out</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.signed" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#118-120">source</a><h4 class="code-header">pub fn <a href="#method.signed" class="fn">signed</a>(&amp;mut self) -&gt; <a class="type" href="type.SIGNED_W.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::SIGNED_W">SIGNED_W</a>&lt;'_, <a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 15 - If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits<br />
before adding to BASE1, and LANE1 PEEK/POP appear extended to 32 bits when read by processor.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cross_input" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#125-127">source</a><h4 class="code-header">pub fn <a href="#method.cross_input" class="fn">cross_input</a>(&amp;mut self) -&gt; <a class="type" href="type.CROSS_INPUT_W.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::CROSS_INPUT_W">CROSS_INPUT_W</a>&lt;'_, <a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 16 - If 1, feed the opposite lane’s accumulator into this lane’s shift + mask hardware.<br />
Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.cross_result" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#131-133">source</a><h4 class="code-header">pub fn <a href="#method.cross_result" class="fn">cross_result</a>(&amp;mut self) -&gt; <a class="type" href="type.CROSS_RESULT_W.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::CROSS_RESULT_W">CROSS_RESULT_W</a>&lt;'_, <a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 17 - If 1, feed the opposite lane’s result into this lane’s accumulator on POP.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.add_raw" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#137-139">source</a><h4 class="code-header">pub fn <a href="#method.add_raw" class="fn">add_raw</a>(&amp;mut self) -&gt; <a class="type" href="type.ADD_RAW_W.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::ADD_RAW_W">ADD_RAW_W</a>&lt;'_, <a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bit 18 - If 1, mask + shift is bypassed for LANE1 result. This does not affect FULL result.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.force_msb" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#145-147">source</a><h4 class="code-header">pub fn <a href="#method.force_msb" class="fn">force_msb</a>(&amp;mut self) -&gt; <a class="type" href="type.FORCE_MSB_W.html" title="type rp2040_pac::sio::interp1_ctrl_lane1::FORCE_MSB_W">FORCE_MSB_W</a>&lt;'_, <a class="struct" href="struct.INTERP1_CTRL_LANE1_SPEC.html" title="struct rp2040_pac::sio::interp1_ctrl_lane1::INTERP1_CTRL_LANE1_SPEC">INTERP1_CTRL_LANE1_SPEC</a>&gt;</h4></section></summary><div class="docblock"><p>Bits 19:20 - ORed into bits 29:28 of the lane result presented to the processor on the bus.<br />
No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence<br />
of pointers into flash or SRAM.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.bits" class="method"><a class="src rightside" href="../../../src/rp2040_pac/sio/interp1_ctrl_lane1.rs.html#154-157">source</a><h4 class="code-header">pub unsafe fn <a href="#method.bits" class="fn">bits</a>(&amp;mut self, bits: <a class="primitive" href="https://doc.rust-lang.org/1.82.0/core/primitive.u32.html">u32</a>) -&gt; &amp;mut Self</h4></section></summary><div class="docblock"><p>Writes raw bits to the register.</p>
<h5 id="safety"><a class="doc-anchor" href="#safety">§</a>Safety</h5>
<p>Passing incorrect value can cause undefined behaviour. See reference manual</p>
</div></details></div></details></div></section></div></main></body></html>