/* INSERT NAME AND PENNKEY HERE */

`timescale 1ns / 1ps
`default_nettype none

module lc4_alu(input  wire [15:0] i_insn,
               input wire [15:0]  i_pc,
               input wire [15:0]  i_r1data,
               input wire [15:0]  i_r2data,
               output wire [15:0] o_result);
 
  reg [15:0] result;
  wire [3:0] opcode;
  assign opcode = i_insn[15:12];

  always @* begin
    case (opcode)
      
      default: result = 16'h0000;
    endcase
  end           
      assign o_result = result;
endmodule



