{"Source Block": ["verilog-ethernet/example/ExaNIC_X25/fpga_10g/rtl/fpga_core.v@298:308@HdlStmAssign", "            led_reg <= tx_udp_payload_axis_tdata;\n        end\n    end\nend\n\nassign led = led_reg;\n\nassign sfp_2_txd = 64'h0707070707070707;\nassign sfp_2_txc = 8'hff;\n\neth_mac_10g_fifo #(\n"], "Clone Blocks": [["verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga_core.v@298:308", "            led_reg <= tx_udp_payload_axis_tdata;\n        end\n    end\nend\n\nassign led = led_reg;\n\nassign sfp_2_txd = 64'h0707070707070707;\nassign sfp_2_txc = 8'hff;\n\neth_mac_10g_fifo #(\n"], ["verilog-ethernet/example/ZCU106/fpga/rtl/fpga_core.v@310:320", "            led_reg <= tx_udp_payload_axis_tdata;\n        end\n    end\nend\n\nassign led = led_reg;\n\nassign sfp1_txd = 64'h0707070707070707;\nassign sfp1_txc = 8'hff;\n\neth_mac_10g_fifo #(\n"], ["verilog-ethernet/example/NetFPGA_SUME/fpga/rtl/fpga_core.v@327:337", "            led_reg <= tx_udp_payload_axis_tdata;\n        end\n    end\nend\n\nassign led = led_reg;\n\nassign sfp_2_txd = 64'h0707070707070707;\nassign sfp_2_txc = 8'hff;\nassign sfp_3_txd = 64'h0707070707070707;\nassign sfp_3_txc = 8'hff;\n"]], "Diff Content": {"Delete": [[303, "assign led = led_reg;\n"]], "Add": [[303, "assign sma_led = led_reg;\n"]]}}