sv xilinx_vip --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"C:/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

sv xpm --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog axi_infrastructure_v1_1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

sv axi_vip_v1_1_8 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/94c3/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_10 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../bd/ps_system/ip/ps_system_processing_system7_0_0/sim/ps_system_processing_system7_0_0.v" \

verilog generic_baseblocks_v2_1_0 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_22 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/af2c/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_5 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_21 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/54c0/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_23 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/bc0a/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../bd/ps_system/ip/ps_system_xbar_0/sim/ps_system_xbar_0.v" \
"../../../bd/ps_system/ip/ps_system_s00_regslice_0/sim/ps_system_s00_regslice_0.v" \
"../../../bd/ps_system/ip/ps_system_s00_data_fifo_0/sim/ps_system_s00_data_fifo_0.v" \

verilog axi_clock_converter_v2_1_21 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/1304/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../bd/ps_system/ip/ps_system_auto_cc_0/sim/ps_system_auto_cc_0.v" \
"../../../bd/ps_system/ip/ps_system_s01_regslice_0/sim/ps_system_s01_regslice_0.v" \
"../../../bd/ps_system/ip/ps_system_s01_data_fifo_0/sim/ps_system_s01_data_fifo_0.v" \
"../../../bd/ps_system/ip/ps_system_auto_cc_1/sim/ps_system_auto_cc_1.v" \
"../../../bd/ps_system/ip/ps_system_s02_regslice_0/sim/ps_system_s02_regslice_0.v" \
"../../../bd/ps_system/ip/ps_system_s02_data_fifo_0/sim/ps_system_s02_data_fifo_0.v" \
"../../../bd/ps_system/ip/ps_system_auto_cc_2/sim/ps_system_auto_cc_2.v" \
"../../../bd/ps_system/ip/ps_system_m00_data_fifo_0/sim/ps_system_m00_data_fifo_0.v" \
"../../../bd/ps_system/ip/ps_system_m00_regslice_0/sim/ps_system_m00_regslice_0.v" \

verilog axi_protocol_converter_v2_1_22 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/5cee/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../bd/ps_system/ip/ps_system_auto_pc_0/sim/ps_system_auto_pc_0.v" \
"../../../bd/ps_system/ipshared/4d18/uiFDMA.v" \
"../../../bd/ps_system/ip/ps_system_uiFDMA_0_0/sim/ps_system_uiFDMA_0_0.v" \
"../../../bd/ps_system/ip/ps_system_uiFDMA_0_1/sim/ps_system_uiFDMA_0_1.v" \
"../../../bd/ps_system/ip/ps_system_uiFDMA_0_2/sim/ps_system_uiFDMA_0_2.v" \

verilog util_vector_logic_v2_0_1 --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/ec67/hdl" --include "../../../../Eink_controller.gen/sources_1/bd/ps_system/ipshared/34f8/hdl" \
"../../../bd/ps_system/ip/ps_system_util_vector_logic_0_0/sim/ps_system_util_vector_logic_0_0.v" \
"../../../bd/ps_system/sim/ps_system.v" \

verilog xil_defaultlib "glbl.v"

nosort
