// Seed: 2299282660
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  wire id_2,
    output tri0 id_3
);
  wand id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_17 = 32'd78,
    parameter id_6  = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17
);
  input wire _id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_7,
      id_12,
      id_12,
      id_14,
      id_9
  );
  input logic [7:0] id_1;
  always @(posedge id_8 or posedge id_13) begin : LABEL_0
    disable id_18;
  end
  assign id_3[id_17] = ~id_1[-1'd0-id_6 : 1];
  localparam id_19 = -1;
  wire id_20;
endmodule
