\hypertarget{struct_f_g_p_i_o___mem_map}{}\section{F\+G\+P\+I\+O\+\_\+\+Mem\+Map Struct Reference}
\label{struct_f_g_p_i_o___mem_map}\index{F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_f_g_p_i_o___mem_map_ab549d3ecd17467804bc780c97f83e034}{P\+D\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_f_g_p_i_o___mem_map_a7179b85bd4a68dc196cb91b6433dd674}{P\+S\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_f_g_p_i_o___mem_map_a3b37c7b24e8edd80c1cbc5282a4a8a3c}{P\+C\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_f_g_p_i_o___mem_map_aa07e31d4362b7c29a10592d24511198c}{P\+T\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_f_g_p_i_o___mem_map_af869762f9d42637f8fc09354e8947834}{P\+D\+IR}
\item 
uint32\+\_\+t \hyperlink{struct_f_g_p_i_o___mem_map_add5e56027e27e8a0076bf1c38fdcaed5}{P\+D\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+G\+P\+IO -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_a3b37c7b24e8edd80c1cbc5282a4a8a3c}\label{struct_f_g_p_i_o___mem_map_a3b37c7b24e8edd80c1cbc5282a4a8a3c}} 
\index{F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+C\+OR@{P\+C\+OR}}
\index{P\+C\+OR@{P\+C\+OR}!F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+C\+OR}{PCOR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+C\+OR}

Port Clear Output Register, offset\+: 0x8 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_add5e56027e27e8a0076bf1c38fdcaed5}\label{struct_f_g_p_i_o___mem_map_add5e56027e27e8a0076bf1c38fdcaed5}} 
\index{F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+DR@{P\+D\+DR}}
\index{P\+D\+DR@{P\+D\+DR}!F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+D\+DR}{PDDR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+DR}

Port Data Direction Register, offset\+: 0x14 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_af869762f9d42637f8fc09354e8947834}\label{struct_f_g_p_i_o___mem_map_af869762f9d42637f8fc09354e8947834}} 
\index{F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+IR@{P\+D\+IR}}
\index{P\+D\+IR@{P\+D\+IR}!F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+D\+IR}{PDIR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+IR}

Port Data Input Register, offset\+: 0x10 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_ab549d3ecd17467804bc780c97f83e034}\label{struct_f_g_p_i_o___mem_map_ab549d3ecd17467804bc780c97f83e034}} 
\index{F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+OR@{P\+D\+OR}}
\index{P\+D\+OR@{P\+D\+OR}!F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+D\+OR}{PDOR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+OR}

Port Data Output Register, offset\+: 0x0 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_a7179b85bd4a68dc196cb91b6433dd674}\label{struct_f_g_p_i_o___mem_map_a7179b85bd4a68dc196cb91b6433dd674}} 
\index{F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+S\+OR@{P\+S\+OR}}
\index{P\+S\+OR@{P\+S\+OR}!F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+S\+OR}{PSOR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+S\+OR}

Port Set Output Register, offset\+: 0x4 \mbox{\Hypertarget{struct_f_g_p_i_o___mem_map_aa07e31d4362b7c29a10592d24511198c}\label{struct_f_g_p_i_o___mem_map_aa07e31d4362b7c29a10592d24511198c}} 
\index{F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+T\+OR@{P\+T\+OR}}
\index{P\+T\+OR@{P\+T\+OR}!F\+G\+P\+I\+O\+\_\+\+Mem\+Map@{F\+G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+T\+OR}{PTOR}}
{\footnotesize\ttfamily uint32\+\_\+t F\+G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+T\+OR}

Port Toggle Output Register, offset\+: 0xC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
