
---------- Begin Simulation Statistics ----------
final_tick                                14303883000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73251                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725120                       # Number of bytes of host memory used
host_op_rate                                   114412                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   409.55                       # Real time elapsed on the host
host_tick_rate                               34925891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000002                       # Number of instructions simulated
sim_ops                                      46857540                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014304                       # Number of seconds simulated
sim_ticks                                 14303883000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  27958771                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 26286088                       # number of cc regfile writes
system.cpu.committedInsts                    30000002                       # Number of Instructions Simulated
system.cpu.committedOps                      46857540                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.953592                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.953592                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2516700                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1735740                       # number of floating regfile writes
system.cpu.idleCycles                          135261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               477399                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3968184                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.034851                       # Inst execution rate
system.cpu.iew.exec_refs                     14540100                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4335172                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3214558                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              12640811                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                968                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5263                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4484675                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            69138876                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              10204928                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1098704                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              58212557                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11564                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2443919                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 406107                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2460468                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            722                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       244830                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         232569                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  75366737                       # num instructions consuming a value
system.cpu.iew.wb_count                      57456013                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580517                       # average fanout of values written-back
system.cpu.iew.wb_producers                  43751689                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.008406                       # insts written-back per cycle
system.cpu.iew.wb_sent                       57803103                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 91577233                       # number of integer regfile reads
system.cpu.int_regfile_writes                47239036                       # number of integer regfile writes
system.cpu.ipc                               1.048666                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.048666                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            645976      1.09%      1.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              42356701     71.41%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     72.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48487      0.08%     72.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              477220      0.80%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1504      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9323      0.02%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                72100      0.12%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                21138      0.04%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              949297      1.60%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6213      0.01%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           25864      0.04%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          11627      0.02%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             10237065     17.26%     92.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3841250      6.48%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           73288      0.12%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         534155      0.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59311267                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2419602                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4722460                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2264576                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2597014                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      847431                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014288                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  358264     42.28%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    165      0.02%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1011      0.12%     42.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114639     13.53%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   59      0.01%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 361763     42.69%     98.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10008      1.18%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               662      0.08%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              859      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               57093120                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          143315724                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     55191437                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          88823853                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   69137393                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59311267                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1483                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        22281302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             95719                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            280                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     45508085                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28472506                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.083107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.226098                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10863431     38.15%     38.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3428453     12.04%     50.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3407151     11.97%     62.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3612098     12.69%     74.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2349260      8.25%     83.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1777351      6.24%     89.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1890025      6.64%     95.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              549623      1.93%     97.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              595114      2.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28472506                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.073257                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            858263                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           308732                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             12640811                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4484675                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                24645584                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         28607767                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1523                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86875                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        73516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       148054                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 8994584                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7405035                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            405739                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4536698                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4518515                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.599202                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  663367                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           24399                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11667                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12732                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1845                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        22274455                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            404645                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     25500905                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.837485                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.305127                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        10030553     39.33%     39.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4981523     19.53%     58.87% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3691940     14.48%     73.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2390532      9.37%     82.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          699174      2.74%     85.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1344391      5.27%     90.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          414631      1.63%     92.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          271184      1.06%     93.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1676977      6.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     25500905                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857540                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163322                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564579      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027620     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857540                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1676977                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     11140439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11140439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     11140439                       # number of overall hits
system.cpu.dcache.overall_hits::total        11140439                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       128529                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         128529                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       128529                       # number of overall misses
system.cpu.dcache.overall_misses::total        128529                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6084430992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6084430992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6084430992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6084430992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     11268968                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     11268968                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     11268968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     11268968                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011406                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011406                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47338.974021                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47338.974021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47338.974021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47338.974021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32206                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               873                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.891180                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.454545                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        54408                       # number of writebacks
system.cpu.dcache.writebacks::total             54408                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56609                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56609                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56609                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71920                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        71920                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71920                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3677250493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3677250493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3677250493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3677250493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006382                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006382                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006382                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006382                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51129.734330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51129.734330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51129.734330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51129.734330                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71408                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7077954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7077954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        90589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         90589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3365893000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3365893000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7168543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7168543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012637                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012637                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37155.648037                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37155.648037                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        56595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        33994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    997088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    997088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29331.293758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29331.293758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2718537992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2718537992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71653.610754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71653.610754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2680162493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2680162493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70668.208960                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70668.208960                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.799154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11212359                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             71920                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            155.900431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.799154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22609856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22609856                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3734590                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              13838823                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   7999500                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2493486                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 406107                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4167595                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1995                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               76180342                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9548                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    10203098                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4335183                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3790                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16707                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3840715                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       47914611                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     8994584                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5193549                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24216638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  816098                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  882                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6180                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3618348                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 56873                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           28472506                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.826804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.423836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 15022172     52.76%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   433649      1.52%     54.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1604404      5.63%     59.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1253631      4.40%     64.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   698131      2.45%     66.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   822144      2.89%     69.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1244731      4.37%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   437943      1.54%     75.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6955701     24.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             28472506                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.314411                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.674881                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3614965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3614965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3614965                       # number of overall hits
system.cpu.icache.overall_hits::total         3614965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3383                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3383                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3383                       # number of overall misses
system.cpu.icache.overall_misses::total          3383                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205330000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205330000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205330000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205330000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3618348                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3618348                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3618348                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3618348                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000935                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000935                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000935                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000935                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60694.649719                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60694.649719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60694.649719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60694.649719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2106                       # number of writebacks
system.cpu.icache.writebacks::total              2106                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          763                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          763                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          763                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          763                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2620                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2620                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2620                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2620                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    164011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    164011000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    164011000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    164011000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000724                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000724                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000724                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000724                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62599.618321                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62599.618321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62599.618321                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62599.618321                       # average overall mshr miss latency
system.cpu.icache.replacements                   2106                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3614965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3614965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3383                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3383                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205330000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205330000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3618348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3618348                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000935                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60694.649719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60694.649719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          763                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          763                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2620                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    164011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    164011000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000724                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62599.618321                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62599.618321                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.311109                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3617585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1380.757634                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.311109                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990842                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          478                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7239316                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7239316                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3619372                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1348                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3032114                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4007320                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 6713                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 722                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 384255                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   10                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    713                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14303883000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 406107                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  4815162                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 5966317                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12778                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9205261                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8066881                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               73674484                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10433                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2223632                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2705274                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3140519                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             165                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            95151955                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   203017551                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                118564106                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2705015                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631521                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 31520392                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     743                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 719                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11965602                       # count of insts added to the skid buffer
system.cpu.rob.reads                         92943391                       # The number of ROB reads
system.cpu.rob.writes                       141239737                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857540                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26291                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26782                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 491                       # number of overall hits
system.l2.overall_hits::.cpu.data               26291                       # number of overall hits
system.l2.overall_hits::total                   26782                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45629                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47752                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2123                       # number of overall misses
system.l2.overall_misses::.cpu.data             45629                       # number of overall misses
system.l2.overall_misses::total                 47752                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    154702000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3289529000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3444231000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    154702000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3289529000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3444231000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            71920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                74534                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           71920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               74534                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.812165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.634441                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.640674                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.812165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.634441                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.640674                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72869.524258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72092.945276                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72127.471101                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72869.524258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72092.945276                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72127.471101                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28936                       # number of writebacks
system.l2.writebacks::total                     28936                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47751                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47751                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    133014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2822950000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2955964000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    133014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2822950000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2955964000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.811783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.634441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.640661                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.811783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.634441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.640661                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62683.317625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61867.452716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61903.708823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62683.317625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61867.452716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61903.708823                       # average overall mshr miss latency
system.l2.replacements                          40018                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        54408                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            54408                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        54408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        54408                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2102                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2102                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2102                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2102                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1468                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1468                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36459                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36459                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2607402500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2607402500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37927                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.961294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71516.017993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71516.017993                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36459                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2234335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2234335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.961294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961294                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61283.496530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61283.496530                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2123                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    154702000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    154702000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.812165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.812165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72869.524258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72869.524258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    133014000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133014000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.811783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.811783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62683.317625                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62683.317625                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9170                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    682126500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    682126500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        33993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         33993                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.269761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.269761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74386.750273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74386.750273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9170                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    588615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    588615000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.269761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.269761                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64189.203926                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64189.203926                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7982.645079                       # Cycle average of tags in use
system.l2.tags.total_refs                      148014                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48210                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.070193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      65.471549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       167.621581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7749.551950                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.945990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974444                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7077                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1232338                       # Number of tag accesses
system.l2.tags.data_accesses                  1232338                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002067633750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1797                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1797                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27166                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47751                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28936                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47751                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28936                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47751                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28936                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.565387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.100718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    166.345448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1787     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.50%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1797                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.090150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.084576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.442329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1721     95.77%     95.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.28%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               57      3.17%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.72%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1797                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3056064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1851904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    213.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14289754000                       # Total gap between requests
system.mem_ctrls.avgGap                     186338.68                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135808                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2919744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1850496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 9494484.819262014702                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 204122474.995076507330                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 129370185.704119637609                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2122                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45629                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28936                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62987000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1317269250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 338626543500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29682.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28869.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11702603.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2920256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3056064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1851904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1851904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2122                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45629                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47751                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28936                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28936                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      9494485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    204158269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        213652754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      9494485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      9494485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    129468621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       129468621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    129468621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      9494485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    204158269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       343121375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47743                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28914                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1734                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               485075000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238715000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1380256250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10160.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28910.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40065                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26220                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.68                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10372                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   473.008870                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   264.320323                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   416.915387                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3366     32.45%     32.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1531     14.76%     47.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          663      6.39%     53.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          454      4.38%     57.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          377      3.63%     61.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          304      2.93%     64.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          233      2.25%     66.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          358      3.45%     70.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3086     29.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10372                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3055552                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1850496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              213.616960                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              129.370186                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.68                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40705140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21635295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178878420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77527440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1129093680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2342133420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3520368480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    7310341875                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   511.073942                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9112319250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    477620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4713943750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33350940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17726445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      162006600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73403640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1129093680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1752253530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4017109440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    7184944275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   502.307260                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10414109750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    477620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3412153250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28936                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10188                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36459                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36459                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11292                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134626                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134626                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134626                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4907968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4907968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4907968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47751                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47751    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47751                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50654750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59688750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             36613                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2106                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37927                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2620                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        33993                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7340                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       215248                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                222588                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       302080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8084992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                8387072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           40024                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1852288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           114558                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008223                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090307                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 113616     99.18%     99.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    942      0.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             114558                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14303883000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          130541000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3931497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         107880000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
