SystemC Simulation
UVM_INFO @ 0 s: reporter [RNTST] Running test ...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'run' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test [Test] Reset RegModel...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test [Test] Demonstrating RO/WO sharing...
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Reading address 0x100 via map 'regmodel.object_0'...
dut: reg_rw: READ addr= 0x100 data= 0b00000000111111110000000000000000 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.predict [REG_PREDICT] Observed READ transaction to register regmodel.R: value= 0xff0000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Read 0x0000000000ff0000 at address 0x100 via map 'regmodel.object_0': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Read register via map regmodel.object_0: regmodel.R = 0xff0000
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Writing 0x00000000deadbeef at address 0x100 via map 'regmodel.object_0'...
dut: reg_rw: WRITE addr= 0x100 data= 0b11011110101011011011111011101111 byte_en = 0f
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.predict [REG_PREDICT] Observed WRITE transaction to register regmodel.W: value = 0xdeadbeef : updated value = 0xadbee0
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [uvm_reg_map] Wrote 0x00000000deadbeef at address 0x100 via map 'regmodel.object_0': UVM_IS_OK...
UVM_INFO @ 0 s: reporter [RegModel] Wrote register via map regmodel.object_0: regmodel.W = 0xdeadbeef
UVM_INFO <removed by verify-uvm.pl> @ 0 s: test [Test] Done.
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_reset' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'reset' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_reset' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_configure' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'configure' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_configure' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_main' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'main' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_main' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'pre_shutdown' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'shutdown' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: env.bus.sqr [PHASESEQ] No default phase sequence for phase 'post_shutdown' found for env.bus.sqr
UVM_INFO <removed by verify-uvm.pl> @ 0 s: reporter [UVM/REPORT/SERVER]
--- UVM Report Summary ---
Quit count :     0 of    10
** Report counts by severity
UVM_INFO      :  25
UVM_WARNING   :   1
UVM_ERROR     :   0
UVM_FATAL     :   0
** Report counts by id
[PHASESEQ]             13
[REG_PREDICT]           2
[RNTST]                 1
[RegModel]              2
[TPRGED]                1
[Test]                  3
[uvm_reg_map]           4
UVM_INFO @ 0 s: reporter [FINISH] UVM-SystemC phasing completed; simulation finished
