#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Oct 31 12:48:27 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Mon Oct 31 12:48:53 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2699           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      49.179 MHz         20.000         20.334         -0.334
 jtag_TCK_Inferred            1.000 MHz     127.845 MHz       1000.000          7.822        496.089
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.334      -0.465              2          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.089       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.155       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.221       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.085       0.000              0           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.919       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.994       0.000              0           2699
 jtag_TCK_Inferred                                 499.284       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      2.872       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.884       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.186       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.241       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.455       0.000              0           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.917       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.384       0.000              0           2699
 jtag_TCK_Inferred                                 499.488       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.753
  Launch Clock Delay      :  4.427
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.863       4.427         ntclkbufg_1      
 CLMA_106_261/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_106_261/Q0                   tco                   0.261       4.688 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.271       4.959         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMA_106_261/Y3                   td                    0.276       5.235 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.329       5.564         u_tinyriscv_core/ex_csr_we_o
 CLMA_106_264/Y3                   td                    0.169       5.733 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.291       6.024         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_102_260/Y3                   td                    0.169       6.193 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.431       6.624         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_256/Y2                   td                    0.284       6.908 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.894       7.802         u_tinyriscv_core/u_csr_reg/N100
 CLMA_118_225/Y2                   td                    0.165       7.967 r       u_tinyriscv_core/u_csr_reg/N65_or[28]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       8.228         u_tinyriscv_core/u_csr_reg/_N15464
 CLMA_118_225/Y0                   td                    0.282       8.510 r       u_tinyriscv_core/u_csr_reg/N65_or[28]_2_6/gateop/F
                                   net (fanout=1)        0.262       8.772         u_tinyriscv_core/u_csr_reg/_N15468
 CLMA_118_224/Y0                   td                    0.164       8.936 r       u_tinyriscv_core/u_csr_reg/N65_or[28]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.298       9.234         u_tinyriscv_core/csr_ex_data_o [28]
 CLMA_118_228/Y0                   td                    0.164       9.398 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_116_5/gateop/Z
                                   net (fanout=5)        0.298       9.696         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [44]
 CLMS_114_233/Y0                   td                    0.164       9.860 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N0_28/gateop_perm/Z
                                   net (fanout=3)        1.669      11.529         u_tinyriscv_core/u_exu/u_exu_alu_datapath/xor_res [28]
 CLMS_54_245/Y2                    td                    0.284      11.813 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_28/gateop_perm/Z
                                   net (fanout=1)        0.591      12.404         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N15930
 CLMS_54_233/Y3                    td                    0.209      12.613 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_32/gateop_perm/Z
                                   net (fanout=1)        0.815      13.428         u_tinyriscv_core/u_exu/u_exu_alu_datapath/op1_neq_op2
 CLMS_66_213/Y3                    td                    0.169      13.597 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.264      13.861         u_tinyriscv_core/_N12490
 CLMS_66_213/Y1                    td                    0.169      14.030 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop/Z
                                   net (fanout=2)        0.299      14.329         u_tinyriscv_core/_N16070
 CLMA_66_216/Y1                    td                    0.169      14.498 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=4)        0.431      14.929         _N17288          
 CLMS_66_225/Y1                    td                    0.169      15.098 r       u_tinyriscv_core/u_ifu/N44_8/gateop_perm/Z
                                   net (fanout=18)       0.433      15.531         u_tinyriscv_core/u_ifu/N44
 CLMA_66_228/Y3                    td                    0.276      15.807 r       u_rib/N351/gateop/F
                                   net (fanout=4)        0.290      16.097         u_rib/N351       
 CLMA_70_228/Y3                    td                    0.169      16.266 r       u_rib/N352_1/gateop_perm/Z
                                   net (fanout=4)        0.306      16.572         _N13799          
 CLMA_70_220/Y3                    td                    0.169      16.741 r       u_rib/N353_2/gateop_perm/Z
                                   net (fanout=27)       1.037      17.778         u_rib/slave_sel [3]
 CLMA_70_165/Y1                    td                    0.377      18.155 r       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        0.660      18.815         u_rib/_N15730    
 CLMA_78_160/Y1                    td                    0.169      18.984 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.266      19.250         u_rib/mux_s_data [12]
 CLMA_78_160/Y0                    td                    0.164      19.414 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop_perm/Z
                                   net (fanout=2)        0.811      20.225         u_tinyriscv_core/u_exu/u_exu_mem/_N2727
 CLMA_50_160/Y6CD                  td                    0.379      20.604 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[4]_muxf6/F
                                   net (fanout=6)        0.306      20.910         _N2983           
 CLMA_50_169/Y3                    td                    0.209      21.119 r       u_rib/N219_44/gateop/F
                                   net (fanout=16)       3.583      24.702         s0_data_o[4]     
 DRM_122_332/DA0[4]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                  24.702         Logic Levels: 23 
                                                                                   Logic: 5.179ns(25.544%), Route: 15.096ns(74.456%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.561      23.753         ntclkbufg_1      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.601      24.354                          
 clock uncertainty                                      -0.050      24.304                          

 Setup time                                              0.064      24.368                          

 Data required time                                                 24.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.368                          
 Data arrival time                                                 -24.702                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  4.427
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.863       4.427         ntclkbufg_1      
 CLMA_106_261/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_106_261/Q0                   tco                   0.261       4.688 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.271       4.959         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMA_106_261/Y3                   td                    0.276       5.235 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.329       5.564         u_tinyriscv_core/ex_csr_we_o
 CLMA_106_264/Y3                   td                    0.169       5.733 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.291       6.024         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_102_260/Y3                   td                    0.169       6.193 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.431       6.624         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_256/Y2                   td                    0.284       6.908 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.894       7.802         u_tinyriscv_core/u_csr_reg/N100
 CLMA_118_225/Y2                   td                    0.165       7.967 r       u_tinyriscv_core/u_csr_reg/N65_or[28]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       8.228         u_tinyriscv_core/u_csr_reg/_N15464
 CLMA_118_225/Y0                   td                    0.282       8.510 r       u_tinyriscv_core/u_csr_reg/N65_or[28]_2_6/gateop/F
                                   net (fanout=1)        0.262       8.772         u_tinyriscv_core/u_csr_reg/_N15468
 CLMA_118_224/Y0                   td                    0.164       8.936 r       u_tinyriscv_core/u_csr_reg/N65_or[28]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.298       9.234         u_tinyriscv_core/csr_ex_data_o [28]
 CLMA_118_228/Y0                   td                    0.164       9.398 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_116_5/gateop/Z
                                   net (fanout=5)        0.298       9.696         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [44]
 CLMS_114_233/Y0                   td                    0.164       9.860 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N0_28/gateop_perm/Z
                                   net (fanout=3)        1.669      11.529         u_tinyriscv_core/u_exu/u_exu_alu_datapath/xor_res [28]
 CLMS_54_245/Y2                    td                    0.284      11.813 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_28/gateop_perm/Z
                                   net (fanout=1)        0.591      12.404         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N15930
 CLMS_54_233/Y3                    td                    0.209      12.613 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N21_32/gateop_perm/Z
                                   net (fanout=1)        0.815      13.428         u_tinyriscv_core/u_exu/u_exu_alu_datapath/op1_neq_op2
 CLMS_66_213/Y3                    td                    0.169      13.597 r       u_tinyriscv_core/u_exu/N87_3/gateop_perm/Z
                                   net (fanout=2)        0.264      13.861         u_tinyriscv_core/_N12490
 CLMS_66_213/Y1                    td                    0.169      14.030 r       u_tinyriscv_core/u_pipe_ctrl/N0_1/gateop/Z
                                   net (fanout=2)        0.299      14.329         u_tinyriscv_core/_N16070
 CLMA_66_216/Y1                    td                    0.169      14.498 r       u_tinyriscv_core/u_ifu/N44_9/gateop_perm/Z
                                   net (fanout=4)        0.431      14.929         _N17288          
 CLMS_66_225/Y1                    td                    0.169      15.098 r       u_tinyriscv_core/u_ifu/N44_8/gateop_perm/Z
                                   net (fanout=18)       0.433      15.531         u_tinyriscv_core/u_ifu/N44
 CLMA_66_228/Y3                    td                    0.276      15.807 r       u_rib/N351/gateop/F
                                   net (fanout=4)        0.290      16.097         u_rib/N351       
 CLMA_70_228/Y3                    td                    0.169      16.266 r       u_rib/N352_1/gateop_perm/Z
                                   net (fanout=4)        0.306      16.572         _N13799          
 CLMA_70_220/Y3                    td                    0.169      16.741 r       u_rib/N353_2/gateop_perm/Z
                                   net (fanout=27)       1.037      17.778         u_rib/slave_sel [3]
 CLMA_70_165/Y1                    td                    0.377      18.155 r       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        0.660      18.815         u_rib/_N15730    
 CLMA_78_160/Y1                    td                    0.169      18.984 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.266      19.250         u_rib/mux_s_data [12]
 CLMA_78_160/Y0                    td                    0.164      19.414 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop_perm/Z
                                   net (fanout=2)        0.811      20.225         u_tinyriscv_core/u_exu/u_exu_mem/_N2727
 CLMA_50_160/Y6CD                  td                    0.379      20.604 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[4]_muxf6/F
                                   net (fanout=6)        0.306      20.910         _N2983           
 CLMA_50_169/Y3                    td                    0.209      21.119 r       u_rib/N219_44/gateop/F
                                   net (fanout=16)       3.405      24.524         s0_data_o[4]     
 DRM_122_352/DA0[4]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                  24.524         Logic Levels: 23 
                                                                                   Logic: 5.179ns(25.770%), Route: 14.918ns(74.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.586      23.778         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.601      24.379                          
 clock uncertainty                                      -0.050      24.329                          

 Setup time                                              0.064      24.393                          

 Data required time                                                 24.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.393                          
 Data arrival time                                                 -24.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.755
  Launch Clock Delay      :  4.427
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.863       4.427         ntclkbufg_1      
 CLMA_106_261/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_106_261/Q0                   tco                   0.261       4.688 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.271       4.959         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMA_106_261/Y3                   td                    0.276       5.235 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.320       5.555         u_tinyriscv_core/ex_csr_we_o
 CLMA_106_253/Y3                   td                    0.169       5.724 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=2)        0.261       5.985         u_tinyriscv_core/u_csr_reg/_N13965
 CLMA_106_252/Y0                   td                    0.164       6.149 r       u_tinyriscv_core/u_csr_reg/N83_4/gateop_perm/Z
                                   net (fanout=18)       0.271       6.420         u_tinyriscv_core/u_csr_reg/_N13973
 CLMA_106_252/Y2                   td                    0.165       6.585 r       u_tinyriscv_core/u_csr_reg/N100_1/gateop/Z
                                   net (fanout=96)       1.200       7.785         u_tinyriscv_core/u_csr_reg/_N13997
 CLMA_70_233/Y1                    td                    0.276       8.061 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_5/gateop/F
                                   net (fanout=1)        0.533       8.594         u_tinyriscv_core/u_csr_reg/_N15995
 CLMS_78_229/Y1                    td                    0.377       8.971 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.263       9.234         u_tinyriscv_core/csr_ex_data_o [18]
 CLMA_78_228/Y0                    td                    0.164       9.398 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_34_5/gateop/Z
                                   net (fanout=5)        0.265       9.663         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [34]
 CLMA_78_228/Y3                    td                    0.169       9.832 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[18]/gateop_perm/Z
                                   net (fanout=1)        0.980      10.812         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [18]
                                                         0.281      11.093 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      11.093         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_86_265/COUT                  td                    0.097      11.190 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.190         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      11.250 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      11.250         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_86_269/COUT                  td                    0.097      11.347 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.347         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
 CLMS_86_273/Y1                    td                    0.381      11.728 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Y1
                                   net (fanout=1)        0.343      12.071         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [26]
 CLMA_82_268/Y1                    td                    0.169      12.240 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[26]/gateop_perm/Z
                                   net (fanout=1)        0.659      12.899         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [26]
 CLMA_70_265/COUT                  td                    0.326      13.225 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.225         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.285 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.285         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_269/Y2                    td                    0.198      13.483 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.774      14.257         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_70_229/Y1                    td                    0.209      14.466 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.262      14.728         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_229/Y0                    td                    0.282      15.010 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.264      15.274         _N3822           
 CLMA_70_229/Y2                    td                    0.213      15.487 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.264      15.751         u_rib/_N18543    
 CLMA_70_228/Y2                    td                    0.216      15.967 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.463      16.430         u_rib/N350       
 CLMA_70_212/Y3                    td                    0.169      16.599 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.612      17.211         u_rib/slave_sel [0]
 CLMS_66_209/Y0                    td                    0.282      17.493 r       u_rib/N127_14/gateop/F
                                   net (fanout=1)        0.855      18.348         u_rib/N127 [14]  
 CLMA_58_168/Y0                    td                    0.164      18.512 r       u_rib/N169_46_4/gateop_perm/Z
                                   net (fanout=1)        0.261      18.773         u_rib/_N15737    
 CLMA_58_169/Y1                    td                    0.169      18.942 r       u_rib/N169_46_5/gateop_perm/Z
                                   net (fanout=7)        0.487      19.429         u_rib/mux_s_data [14]
 CLMS_66_169/Y1                    td                    0.169      19.598 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[6]/gateop_perm/Z
                                   net (fanout=2)        0.811      20.409         u_tinyriscv_core/u_exu/u_exu_mem/_N2729
 CLMS_86_177/Y1                    td                    0.169      20.578 r       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[14]/gateop_perm/Z
                                   net (fanout=5)        0.265      20.843         _N8801           
 CLMS_86_177/Y0                    td                    0.211      21.054 r       u_rib/N219_14/gateop/F
                                   net (fanout=16)       3.061      24.115         s0_data_o[14]    
 DRM_34_0/DA0[15]                                                          r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[15]

 Data arrival time                                                  24.115         Logic Levels: 25 
                                                                                   Logic: 5.943ns(30.186%), Route: 13.745ns(69.814%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.563      23.755         ntclkbufg_1      
 DRM_34_0/CLKA[0]                                                          r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.127                          
 clock uncertainty                                      -0.050      24.077                          

 Setup time                                              0.064      24.141                          

 Data required time                                                 24.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.141                          
 Data arrival time                                                 -24.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.026                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.767
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.575       3.767         ntclkbufg_1      
 CLMA_114_244/CLK                                                          r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK

 CLMA_114_244/Q0                   tco                   0.223       3.990 f       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.213       4.203         u_tinyriscv_core/ie_dec_pc_o [31]
 CLMS_114_249/M0                                                           f       u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D

 Data arrival time                                                   4.203         Logic Levels: 0  
                                                                                   Logic: 0.223ns(51.147%), Route: 0.213ns(48.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.872       4.436         ntclkbufg_1      
 CLMS_114_249/CLK                                                          r       u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.016       4.048                          

 Data required time                                                  4.048                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.048                          
 Data arrival time                                                  -4.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/sbaddress0[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_mem_addr[7]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.570       3.762         ntclkbufg_1      
 CLMA_46_116/CLK                                                           r       u_jtag_top/u_jtag_dm/sbaddress0[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_116/Q2                    tco                   0.223       3.985 f       u_jtag_top/u_jtag_dm/sbaddress0[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.114       4.099         u_jtag_top/u_jtag_dm/sbaddress0 [7]
 CLMA_46_124/C0                                                            f       u_jtag_top/u_jtag_dm/dm_mem_addr[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.099         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.853       4.417         ntclkbufg_1      
 CLMA_46_124/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.126       3.919                          

 Data required time                                                  3.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.919                          
 Data arrival time                                                  -4.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.180                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_clint/inst_addr[17]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_clint/csr_wdata_o[17]/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.307  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.448
  Launch Clock Delay      :  3.769
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.577       3.769         ntclkbufg_1      
 CLMA_98_236/CLK                                                           r       u_tinyriscv_core/u_clint/inst_addr[17]/opit_0/CLK

 CLMA_98_236/Q0                    tco                   0.223       3.992 f       u_tinyriscv_core/u_clint/inst_addr[17]/opit_0/Q
                                   net (fanout=1)        0.219       4.211         u_tinyriscv_core/u_clint/inst_addr [17]
 CLMA_98_249/B0                                                            f       u_tinyriscv_core/u_clint/csr_wdata_o[17]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.211         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.452%), Route: 0.219ns(49.548%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.884       4.448         ntclkbufg_1      
 CLMA_98_249/CLK                                                           r       u_tinyriscv_core/u_clint/csr_wdata_o[17]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.076                          
 clock uncertainty                                       0.000       4.076                          

 Hold time                                              -0.127       3.949                          

 Data required time                                                  3.949                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.949                          
 Data arrival time                                                  -4.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.238  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.907
  Launch Clock Delay      :  5.746
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.559     503.959         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.959 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.787     505.746         ntclkbufg_0      
 CLMA_90_72/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_72/Q0                     tco                   0.241     505.987 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.595     506.582         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_90_69/Y1                     td                    0.377     506.959 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       1.085     508.044         u_jtag_top/u_jtag_driver/_N5158
 CLMA_58_65/Y2                     td                    0.165     508.209 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.983     509.192         u_jtag_top/u_jtag_driver/_N13890
 CLMA_82_81/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.192         Logic Levels: 2  
                                                                                   Logic: 0.783ns(22.722%), Route: 2.663ns(77.278%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.241    1003.358         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.358 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.549    1004.907         ntclkbufg_0      
 CLMA_82_81/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.601    1005.508                          
 clock uncertainty                                      -0.050    1005.458                          

 Setup time                                             -0.177    1005.281                          

 Data required time                                               1005.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.281                          
 Data arrival time                                                -509.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.905
  Launch Clock Delay      :  5.746
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.559     503.959         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.959 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.787     505.746         ntclkbufg_0      
 CLMA_90_72/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_72/Q0                     tco                   0.241     505.987 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.595     506.582         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_90_69/Y1                     td                    0.377     506.959 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       1.085     508.044         u_jtag_top/u_jtag_driver/_N5158
 CLMA_58_65/Y2                     td                    0.165     508.209 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.977     509.186         u_jtag_top/u_jtag_driver/_N13890
 CLMA_78_76/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.186         Logic Levels: 2  
                                                                                   Logic: 0.783ns(22.762%), Route: 2.657ns(77.238%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.241    1003.358         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.358 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.547    1004.905         ntclkbufg_0      
 CLMA_78_76/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.601    1005.506                          
 clock uncertainty                                      -0.050    1005.456                          

 Setup time                                             -0.177    1005.279                          

 Data required time                                               1005.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.279                          
 Data arrival time                                                -509.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.905
  Launch Clock Delay      :  5.746
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.559     503.959         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.959 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.787     505.746         ntclkbufg_0      
 CLMA_90_72/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_72/Q0                     tco                   0.241     505.987 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.595     506.582         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_90_69/Y1                     td                    0.377     506.959 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       1.085     508.044         u_jtag_top/u_jtag_driver/_N5158
 CLMA_58_65/Y2                     td                    0.165     508.209 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.977     509.186         u_jtag_top/u_jtag_driver/_N13890
 CLMA_78_76/BD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.186         Logic Levels: 2  
                                                                                   Logic: 0.783ns(22.762%), Route: 2.657ns(77.238%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.241    1003.358         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.358 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.547    1004.905         ntclkbufg_0      
 CLMA_78_76/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.601    1005.506                          
 clock uncertainty                                      -0.050    1005.456                          

 Setup time                                             -0.171    1005.285                          

 Data required time                                               1005.285                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.285                          
 Data arrival time                                                -509.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.099                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.855
  Launch Clock Delay      :  4.907
  Clock Pessimism Removal :  -0.673

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.241       3.358         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.358 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.549       4.907         ntclkbufg_0      
 CLMA_82_81/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK

 CLMA_82_81/Q0                     tco                   0.223       5.130 f       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.306       5.436         u_jtag_top/u_jtag_driver/shift_reg [35]
 CLMA_86_80/AD                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/D

 Data arrival time                                                   5.436         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.155%), Route: 0.306ns(57.845%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.732       4.031         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.031 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.824       5.855         ntclkbufg_0      
 CLMA_86_80/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/CLK
 clock pessimism                                        -0.673       5.182                          
 clock uncertainty                                       0.000       5.182                          

 Hold time                                               0.033       5.215                          

 Data required time                                                  5.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.215                          
 Data arrival time                                                  -5.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[34]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.272  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.855
  Launch Clock Delay      :  4.910
  Clock Pessimism Removal :  -0.673

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.241       3.358         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.358 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.552       4.910         ntclkbufg_0      
 CLMS_78_81/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/CLK

 CLMS_78_81/Q3                     tco                   0.223       5.133 f       u_jtag_top/u_jtag_driver/shift_reg[34]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.285       5.418         u_jtag_top/u_jtag_driver/shift_reg [34]
 CLMA_86_80/M3                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[34]/opit_0_inv/D

 Data arrival time                                                   5.418         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.898%), Route: 0.285ns(56.102%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.732       4.031         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.031 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.824       5.855         ntclkbufg_0      
 CLMA_86_80/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[34]/opit_0_inv/CLK
 clock pessimism                                        -0.673       5.182                          
 clock uncertainty                                       0.000       5.182                          

 Hold time                                              -0.016       5.166                          

 Data required time                                                  5.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.166                          
 Data arrival time                                                  -5.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.865
  Launch Clock Delay      :  4.922
  Clock Pessimism Removal :  -0.673

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.241       3.358         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.358 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.564       4.922         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_93/Q2                     tco                   0.223       5.145 f       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       5.435         u_jtag_top/u_jtag_driver/rx_data [36]
 CLMS_86_89/M0                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D

 Data arrival time                                                   5.435         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.732       4.031         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.031 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.834       5.865         ntclkbufg_0      
 CLMS_86_89/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.673       5.192                          
 clock uncertainty                                       0.000       5.192                          

 Hold time                                              -0.016       5.176                          

 Data required time                                                  5.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.176                          
 Data arrival time                                                  -5.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.773
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      1.838       6.497         jtag_rst_n       
 CLMS_66_153/Y0                    td                    0.387       6.884 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=549)      4.004      10.888         gpio_0/N9        
 DRM_122_352/RSTB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.888         Logic Levels: 1  
                                                                                   Logic: 0.648ns(9.985%), Route: 5.842ns(90.015%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.581      23.773         ntclkbufg_1      
 DRM_122_352/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.372      24.145                          
 clock uncertainty                                      -0.050      24.095                          

 Recovery time                                          -0.122      23.973                          

 Data required time                                                 23.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.973                          
 Data arrival time                                                 -10.888                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.085                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      1.838       6.497         jtag_rst_n       
 CLMS_66_153/Y0                    td                    0.387       6.884 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=549)      3.563      10.447         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.447         Logic Levels: 1  
                                                                                   Logic: 0.648ns(10.713%), Route: 5.401ns(89.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.586      23.778         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.150                          
 clock uncertainty                                      -0.050      24.100                          

 Recovery time                                          -0.118      23.982                          

 Data required time                                                 23.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.982                          
 Data arrival time                                                 -10.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_csr_reg/mstatus[0]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.261  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.765
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       4.659 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      1.838       6.497         jtag_rst_n       
 CLMS_66_153/Y0                    td                    0.387       6.884 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=549)      2.002       8.886         gpio_0/N9        
 CLMA_98_205/RSCO                  td                    0.118       9.004 r       u_tinyriscv_core/u_clint/inst_addr[14]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.004         _N176            
 CLMA_98_209/RSCO                  td                    0.089       9.093 r       u_tinyriscv_core/u_clint/csr_wdata_o[14]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.093         _N175            
 CLMA_98_213/RSCO                  td                    0.089       9.182 r       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[23]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.182         _N174            
 CLMA_98_217/RSCO                  td                    0.089       9.271 r       u_tinyriscv_core/u_csr_reg/mtvec[16]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.271         _N173            
 CLMA_98_221/RSCO                  td                    0.089       9.360 r       u_tinyriscv_core/u_clint/inst_addr[15]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.360         _N172            
 CLMA_98_225/RSCO                  td                    0.089       9.449 r       u_tinyriscv_core/u_csr_reg/mstatus[16]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.449         _N171            
 CLMA_98_229/RSCO                  td                    0.089       9.538 r       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       9.538         _N170            
 CLMA_98_233/RSCO                  td                    0.089       9.627 r       u_tinyriscv_core/u_csr_reg/mcause[25]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.627         _N169            
 CLMA_98_237/RSCO                  td                    0.089       9.716 r       u_tinyriscv_core/u_csr_reg/mscratch[25]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.716         _N168            
 CLMA_98_241/RSCO                  td                    0.089       9.805 r       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[24]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.805         _N167            
 CLMA_98_245/RSCO                  td                    0.089       9.894 r       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[26]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.894         _N166            
 CLMA_98_249/RSCO                  td                    0.089       9.983 r       u_tinyriscv_core/u_clint/csr_wdata_o[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.983         _N165            
 CLMA_98_253/RSCO                  td                    0.089      10.072 r       u_tinyriscv_core/u_csr_reg/mscratch[19]/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.072         _N164            
 CLMA_98_257/RSCO                  td                    0.089      10.161 r       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.161         _N163            
 CLMA_98_261/RSCO                  td                    0.089      10.250 r       u_tinyriscv_core/u_csr_reg/mscratch[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000      10.250         _N162            
 CLMA_98_265/RSCO                  td                    0.089      10.339 r       u_tinyriscv_core/u_csr_reg/mie[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000      10.339         _N161            
 CLMA_98_269/RSCO                  td                    0.089      10.428 r       u_tinyriscv_core/u_csr_reg/mepc[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000      10.428         _N160            
 CLMA_98_273/RSCI                                                          r       u_tinyriscv_core/u_csr_reg/mstatus[0]/opit_0/RS

 Data arrival time                                                  10.428         Logic Levels: 18 
                                                                                   Logic: 2.190ns(36.318%), Route: 3.840ns(63.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.573      23.765         ntclkbufg_1      
 CLMA_98_273/CLK                                                           r       u_tinyriscv_core/u_csr_reg/mstatus[0]/opit_0/CLK
 clock pessimism                                         0.372      24.137                          
 clock uncertainty                                      -0.050      24.087                          

 Recovery time                                           0.000      24.087                          

 Data required time                                                 24.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.087                          
 Data arrival time                                                 -10.428                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.659                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.556       3.748         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.223       3.971 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      0.888       4.859         jtag_rst_n       
 CLMA_82_96/RSCO                   td                    0.104       4.963 r       u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.963         _N440            
 CLMA_82_100/RSCI                                                          r       u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.963         Logic Levels: 1  
                                                                                   Logic: 0.327ns(26.914%), Route: 0.888ns(73.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.852       4.416         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.044                          
 clock uncertainty                                       0.000       4.044                          

 Removal time                                            0.000       4.044                          

 Data required time                                                  4.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.044                          
 Data arrival time                                                  -4.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.919                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/data0[10]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.556       3.748         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.223       3.971 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      0.888       4.859         jtag_rst_n       
 CLMA_82_96/RSCO                   td                    0.104       4.963 r       u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.963         _N440            
 CLMA_82_100/RSCI                                                          r       u_jtag_top/u_jtag_dm/data0[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.963         Logic Levels: 1  
                                                                                   Logic: 0.327ns(26.914%), Route: 0.888ns(73.086%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.852       4.416         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       u_jtag_top/u_jtag_dm/data0[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.044                          
 clock uncertainty                                       0.000       4.044                          

 Removal time                                            0.000       4.044                          

 Data required time                                                  4.044                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.044                          
 Data arrival time                                                  -4.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.919                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.411
  Launch Clock Delay      :  3.748
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.556       3.748         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.223       3.971 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      0.888       4.859         jtag_rst_n       
 CLMA_82_96/RS                                                             f       u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.859         Logic Levels: 0  
                                                                                   Logic: 0.223ns(20.072%), Route: 0.888ns(79.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.847       4.411         ntclkbufg_1      
 CLMA_82_96/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.039                          
 clock uncertainty                                       0.000       4.039                          

 Removal time                                           -0.211       3.828                          

 Data required time                                                  3.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.828                          
 Data arrival time                                                  -4.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.031                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.808       4.372         ntclkbufg_1      
 CLMA_38_208/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_38_208/Q0                    tco                   0.258       4.630 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        3.268       7.898         nt_uart_tx_pin   
 IOL_151_49/DO                     td                    0.122       8.020 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.020         uart_tx_pin_obuf/ntO
 IOBS_152_49/PAD                   td                    2.788      10.808 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.058      10.866         uart_tx_pin      
 R18                                                                       f       uart_tx_pin (port)

 Data arrival time                                                  10.866         Logic Levels: 2  
                                                                                   Logic: 3.168ns(48.783%), Route: 3.326ns(51.217%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.848       4.412         ntclkbufg_1      
 CLMA_66_104/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_66_104/Q0                    tco                   0.261       4.673 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.128       5.801         jtag_halt_req_o  
 CLMS_38_125/Y2                    td                    0.176       5.977 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.751       7.728         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       7.850 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.850         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      10.638 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.799         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.799         Logic Levels: 3  
                                                                                   Logic: 3.347ns(52.403%), Route: 3.040ns(47.597%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.559       3.959         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.959 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.779       5.738         ntclkbufg_0      
 CLMA_94_68/CLK                                                            f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_94_68/Q0                     tco                   0.239       5.977 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        1.354       7.331         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122       7.453 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.453         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      10.241 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      10.301         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.301         Logic Levels: 2  
                                                                                   Logic: 3.149ns(69.012%), Route: 1.414ns(30.988%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.397       1.571         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.571         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.500%), Route: 0.542ns(34.500%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.397       1.571         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.571         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.500%), Route: 0.542ns(34.500%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_11/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    1.020       1.079 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.079         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.095       1.174 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.695       1.869         nt_jtag_TMS      
 CLMA_98_72/D2                                                             f       u_jtag_top/u_jtag_driver/jtag_state_11/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.869         Logic Levels: 2  
                                                                                   Logic: 1.115ns(59.658%), Route: 0.754ns(40.342%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.111
  Launch Clock Delay      :  3.590
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.523       3.590         ntclkbufg_1      
 CLMA_106_261/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_106_261/Q0                   tco                   0.209       3.799 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.253       4.052         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMA_106_261/Y3                   td                    0.221       4.273 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.267       4.540         u_tinyriscv_core/ex_csr_we_o
 CLMA_106_253/Y3                   td                    0.135       4.675 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=2)        0.240       4.915         u_tinyriscv_core/u_csr_reg/_N13965
 CLMA_106_252/Y0                   td                    0.131       5.046 r       u_tinyriscv_core/u_csr_reg/N83_4/gateop_perm/Z
                                   net (fanout=18)       0.253       5.299         u_tinyriscv_core/u_csr_reg/_N13973
 CLMA_106_252/Y2                   td                    0.132       5.431 r       u_tinyriscv_core/u_csr_reg/N100_1/gateop/Z
                                   net (fanout=96)       1.006       6.437         u_tinyriscv_core/u_csr_reg/_N13997
 CLMA_70_233/Y1                    td                    0.221       6.658 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_5/gateop/F
                                   net (fanout=1)        0.415       7.073         u_tinyriscv_core/u_csr_reg/_N15995
 CLMS_78_229/Y1                    td                    0.302       7.375 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.242       7.617         u_tinyriscv_core/csr_ex_data_o [18]
 CLMA_78_228/Y0                    td                    0.131       7.748 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_34_5/gateop/Z
                                   net (fanout=5)        0.244       7.992         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [34]
 CLMA_78_228/Y3                    td                    0.135       8.127 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[18]/gateop_perm/Z
                                   net (fanout=1)        0.768       8.895         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [18]
                                                         0.225       9.120 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000       9.120         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_86_265/COUT                  td                    0.083       9.203 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.203         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.057       9.260 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000       9.260         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_86_269/COUT                  td                    0.083       9.343 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.343         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
 CLMS_86_273/Y1                    td                    0.305       9.648 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Y1
                                   net (fanout=1)        0.278       9.926         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [26]
 CLMA_82_268/Y1                    td                    0.135      10.061 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[26]/gateop_perm/Z
                                   net (fanout=1)        0.530      10.591         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [26]
 CLMA_70_265/COUT                  td                    0.262      10.853 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.853         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      10.908 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      10.908         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_269/Y2                    td                    0.158      11.066 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.618      11.684         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_70_229/Y1                    td                    0.167      11.851 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.242      12.093         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_229/Y0                    td                    0.226      12.319 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.243      12.562         _N3822           
 CLMA_70_229/Y2                    td                    0.171      12.733 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.244      12.977         u_rib/_N18543    
 CLMA_70_228/Y2                    td                    0.173      13.150 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.369      13.519         u_rib/N350       
 CLMA_70_212/Y3                    td                    0.135      13.654 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.246      13.900         u_rib/slave_sel [0]
 CLMA_70_212/Y0                    td                    0.226      14.126 r       u_rib/N127_12/gateop/F
                                   net (fanout=1)        0.640      14.766         u_rib/N127 [12]  
 CLMA_70_165/Y1                    td                    0.135      14.901 r       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        0.534      15.435         u_rib/_N15730    
 CLMA_78_160/Y1                    td                    0.135      15.570 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.246      15.816         u_rib/mux_s_data [12]
 CLMA_78_160/Y0                    td                    0.131      15.947 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop_perm/Z
                                   net (fanout=2)        0.717      16.664         u_tinyriscv_core/u_exu/u_exu_mem/_N2727
 CLMA_50_160/Y6CD                  td                    0.304      16.968 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[4]_muxf6/F
                                   net (fanout=6)        0.251      17.219         _N2983           
 CLMA_50_169/Y3                    td                    0.185      17.404 f       u_rib/N219_44/gateop/F
                                   net (fanout=16)       3.224      20.628         s0_data_o[4]     
 DRM_122_332/DA0[4]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                  20.628         Logic Levels: 25 
                                                                                   Logic: 4.968ns(29.158%), Route: 12.070ns(70.842%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.302      23.111         ntclkbufg_1      
 DRM_122_332/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.420      23.531                          
 clock uncertainty                                      -0.050      23.481                          

 Setup time                                              0.019      23.500                          

 Data required time                                                 23.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.500                          
 Data arrival time                                                 -20.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.590
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.523       3.590         ntclkbufg_1      
 CLMA_106_261/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_106_261/Q0                   tco                   0.209       3.799 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.253       4.052         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMA_106_261/Y3                   td                    0.221       4.273 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.267       4.540         u_tinyriscv_core/ex_csr_we_o
 CLMA_106_253/Y3                   td                    0.135       4.675 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=2)        0.240       4.915         u_tinyriscv_core/u_csr_reg/_N13965
 CLMA_106_252/Y0                   td                    0.131       5.046 r       u_tinyriscv_core/u_csr_reg/N83_4/gateop_perm/Z
                                   net (fanout=18)       0.253       5.299         u_tinyriscv_core/u_csr_reg/_N13973
 CLMA_106_252/Y2                   td                    0.132       5.431 r       u_tinyriscv_core/u_csr_reg/N100_1/gateop/Z
                                   net (fanout=96)       1.006       6.437         u_tinyriscv_core/u_csr_reg/_N13997
 CLMA_70_233/Y1                    td                    0.221       6.658 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_5/gateop/F
                                   net (fanout=1)        0.415       7.073         u_tinyriscv_core/u_csr_reg/_N15995
 CLMS_78_229/Y1                    td                    0.302       7.375 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.242       7.617         u_tinyriscv_core/csr_ex_data_o [18]
 CLMA_78_228/Y0                    td                    0.131       7.748 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_34_5/gateop/Z
                                   net (fanout=5)        0.244       7.992         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [34]
 CLMA_78_228/Y3                    td                    0.135       8.127 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[18]/gateop_perm/Z
                                   net (fanout=1)        0.768       8.895         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [18]
                                                         0.225       9.120 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000       9.120         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_86_265/COUT                  td                    0.083       9.203 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.203         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.057       9.260 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000       9.260         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_86_269/COUT                  td                    0.083       9.343 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.343         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
 CLMS_86_273/Y1                    td                    0.305       9.648 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Y1
                                   net (fanout=1)        0.278       9.926         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [26]
 CLMA_82_268/Y1                    td                    0.135      10.061 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[26]/gateop_perm/Z
                                   net (fanout=1)        0.530      10.591         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [26]
 CLMA_70_265/COUT                  td                    0.262      10.853 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.853         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      10.908 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      10.908         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_269/Y2                    td                    0.158      11.066 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.618      11.684         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_70_229/Y1                    td                    0.167      11.851 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.242      12.093         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_229/Y0                    td                    0.226      12.319 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.243      12.562         _N3822           
 CLMA_70_229/Y2                    td                    0.171      12.733 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.244      12.977         u_rib/_N18543    
 CLMA_70_228/Y2                    td                    0.173      13.150 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.369      13.519         u_rib/N350       
 CLMA_70_212/Y3                    td                    0.135      13.654 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.246      13.900         u_rib/slave_sel [0]
 CLMA_70_213/Y3                    td                    0.217      14.117 f       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.942      15.059         u_rib/N127 [8]   
 CLMS_54_157/Y1                    td                    0.135      15.194 r       u_rib/N169_40_4/gateop_perm/Z
                                   net (fanout=1)        0.241      15.435         u_rib/_N15716    
 CLMS_54_157/Y2                    td                    0.132      15.567 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.248      15.815         u_rib/mux_s_data [8]
 CLMS_54_157/Y0                    td                    0.131      15.946 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop/Z
                                   net (fanout=1)        0.483      16.429         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_50_168/Y6AB                  td                    0.302      16.731 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.249      16.980         _N2979           
 CLMA_50_172/Y1                    td                    0.143      17.123 f       u_rib/N219_32/gateop_perm/Z
                                   net (fanout=16)       3.287      20.410         s0_data_o[0]     
 DRM_122_352/DA0[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  20.410         Logic Levels: 25 
                                                                                   Logic: 4.912ns(29.203%), Route: 11.908ns(70.797%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.325      23.134         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.420      23.554                          
 clock uncertainty                                      -0.050      23.504                          

 Setup time                                              0.019      23.523                          

 Data required time                                                 23.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.523                          
 Data arrival time                                                 -20.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.590
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.523       3.590         ntclkbufg_1      
 CLMA_106_261/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_106_261/Q0                   tco                   0.209       3.799 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.253       4.052         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMA_106_261/Y3                   td                    0.221       4.273 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.267       4.540         u_tinyriscv_core/ex_csr_we_o
 CLMA_106_253/Y3                   td                    0.135       4.675 r       u_tinyriscv_core/u_csr_reg/N83_2/gateop_perm/Z
                                   net (fanout=2)        0.240       4.915         u_tinyriscv_core/u_csr_reg/_N13965
 CLMA_106_252/Y0                   td                    0.131       5.046 r       u_tinyriscv_core/u_csr_reg/N83_4/gateop_perm/Z
                                   net (fanout=18)       0.253       5.299         u_tinyriscv_core/u_csr_reg/_N13973
 CLMA_106_252/Y2                   td                    0.132       5.431 r       u_tinyriscv_core/u_csr_reg/N100_1/gateop/Z
                                   net (fanout=96)       1.006       6.437         u_tinyriscv_core/u_csr_reg/_N13997
 CLMA_70_233/Y1                    td                    0.221       6.658 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_5/gateop/F
                                   net (fanout=1)        0.415       7.073         u_tinyriscv_core/u_csr_reg/_N15995
 CLMS_78_229/Y1                    td                    0.302       7.375 r       u_tinyriscv_core/u_csr_reg/N65_or[18]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.242       7.617         u_tinyriscv_core/csr_ex_data_o [18]
 CLMA_78_228/Y0                    td                    0.131       7.748 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_34_5/gateop/Z
                                   net (fanout=5)        0.244       7.992         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [34]
 CLMA_78_228/Y3                    td                    0.135       8.127 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[18]/gateop_perm/Z
                                   net (fanout=1)        0.768       8.895         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [18]
                                                         0.225       9.120 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000       9.120         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_86_265/COUT                  td                    0.083       9.203 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.203         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.057       9.260 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000       9.260         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_86_269/COUT                  td                    0.083       9.343 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.343         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
 CLMS_86_273/Y1                    td                    0.305       9.648 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Y1
                                   net (fanout=1)        0.278       9.926         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [26]
 CLMA_82_268/Y1                    td                    0.135      10.061 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[26]/gateop_perm/Z
                                   net (fanout=1)        0.530      10.591         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [26]
 CLMA_70_265/COUT                  td                    0.262      10.853 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.853         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      10.908 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      10.908         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_269/Y2                    td                    0.158      11.066 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.618      11.684         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_70_229/Y1                    td                    0.167      11.851 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.242      12.093         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_229/Y0                    td                    0.226      12.319 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.243      12.562         _N3822           
 CLMA_70_229/Y2                    td                    0.171      12.733 r       u_rib/N74_30_4_muxf6/Y0
                                   net (fanout=2)        0.244      12.977         u_rib/_N18543    
 CLMA_70_228/Y2                    td                    0.173      13.150 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.369      13.519         u_rib/N350       
 CLMA_70_212/Y3                    td                    0.135      13.654 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.246      13.900         u_rib/slave_sel [0]
 CLMA_70_212/Y0                    td                    0.226      14.126 r       u_rib/N127_12/gateop/F
                                   net (fanout=1)        0.640      14.766         u_rib/N127 [12]  
 CLMA_70_165/Y1                    td                    0.135      14.901 r       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        0.534      15.435         u_rib/_N15730    
 CLMA_78_160/Y1                    td                    0.135      15.570 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.246      15.816         u_rib/mux_s_data [12]
 CLMA_78_160/Y0                    td                    0.131      15.947 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop_perm/Z
                                   net (fanout=2)        0.717      16.664         u_tinyriscv_core/u_exu/u_exu_mem/_N2727
 CLMA_50_160/Y6CD                  td                    0.304      16.968 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[4]_muxf6/F
                                   net (fanout=6)        0.251      17.219         _N2983           
 CLMA_50_169/Y3                    td                    0.185      17.404 f       u_rib/N219_44/gateop/F
                                   net (fanout=16)       2.840      20.244         s0_data_o[4]     
 DRM_122_352/DA0[4]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                  20.244         Logic Levels: 25 
                                                                                   Logic: 4.968ns(29.831%), Route: 11.686ns(70.169%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.325      23.134         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.420      23.554                          
 clock uncertainty                                      -0.050      23.504                          

 Setup time                                              0.019      23.523                          

 Data required time                                                 23.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.523                          
 Data arrival time                                                 -20.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/sbaddress0[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/dm_mem_addr[7]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.304       3.113         ntclkbufg_1      
 CLMA_46_116/CLK                                                           r       u_jtag_top/u_jtag_dm/sbaddress0[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_116/Q2                    tco                   0.197       3.310 f       u_jtag_top/u_jtag_dm/sbaddress0[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.108       3.418         u_jtag_top/u_jtag_dm/sbaddress0 [7]
 CLMA_46_124/C0                                                            f       u_jtag_top/u_jtag_dm/dm_mem_addr[7]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.418         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.505       3.572         ntclkbufg_1      
 CLMA_46_124/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_mem_addr[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                              -0.082       3.232                          

 Data required time                                                  3.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.232                          
 Data arrival time                                                  -3.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.597
  Launch Clock Delay      :  3.117
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.308       3.117         ntclkbufg_1      
 CLMA_114_244/CLK                                                          r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK

 CLMA_114_244/Q0                   tco                   0.198       3.315 r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.210       3.525         u_tinyriscv_core/ie_dec_pc_o [31]
 CLMS_114_249/M0                                                           r       u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D

 Data arrival time                                                   3.525         Logic Levels: 0  
                                                                                   Logic: 0.198ns(48.529%), Route: 0.210ns(51.471%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.530       3.597         ntclkbufg_1      
 CLMS_114_249/CLK                                                          r       u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/CLK
 clock pessimism                                        -0.258       3.339                          
 clock uncertainty                                       0.000       3.339                          

 Hold time                                              -0.003       3.336                          

 Data required time                                                  3.336                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.336                          
 Data arrival time                                                  -3.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.189                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_clint/inst_addr[17]/opit_0/CLK
Endpoint    : u_tinyriscv_core/u_clint/csr_wdata_o[17]/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.611
  Launch Clock Delay      :  3.122
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.313       3.122         ntclkbufg_1      
 CLMA_98_236/CLK                                                           r       u_tinyriscv_core/u_clint/inst_addr[17]/opit_0/CLK

 CLMA_98_236/Q0                    tco                   0.197       3.319 f       u_tinyriscv_core/u_clint/inst_addr[17]/opit_0/Q
                                   net (fanout=1)        0.210       3.529         u_tinyriscv_core/u_clint/inst_addr [17]
 CLMA_98_249/B0                                                            f       u_tinyriscv_core/u_clint/csr_wdata_o[17]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.529         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.403%), Route: 0.210ns(51.597%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.544       3.611         ntclkbufg_1      
 CLMA_98_249/CLK                                                           r       u_tinyriscv_core/u_clint/csr_wdata_o[17]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.353                          
 clock uncertainty                                       0.000       3.353                          

 Hold time                                              -0.082       3.271                          

 Data required time                                                  3.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.271                          
 Data arrival time                                                  -3.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.076
  Launch Clock Delay      :  4.847
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.280     503.408         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.408 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.439     504.847         ntclkbufg_0      
 CLMA_90_72/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_72/Q0                     tco                   0.192     505.039 f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.442     505.481         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_90_69/Y1                     td                    0.302     505.783 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.893     506.676         u_jtag_top/u_jtag_driver/_N5158
 CLMA_58_65/Y2                     td                    0.132     506.808 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.845     507.653         u_jtag_top/u_jtag_driver/_N13890
 CLMA_82_81/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.653         Logic Levels: 2  
                                                                                   Logic: 0.626ns(22.309%), Route: 2.180ns(77.691%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.846    1002.786         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.290    1004.076         ntclkbufg_0      
 CLMA_82_81/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.622    1004.698                          
 clock uncertainty                                      -0.050    1004.648                          

 Setup time                                             -0.111    1004.537                          

 Data required time                                               1004.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.537                          
 Data arrival time                                                -507.653                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.884                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  4.847
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.280     503.408         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.408 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.439     504.847         ntclkbufg_0      
 CLMA_90_72/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_72/Q0                     tco                   0.192     505.039 f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.442     505.481         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_90_69/Y1                     td                    0.302     505.783 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.893     506.676         u_jtag_top/u_jtag_driver/_N5158
 CLMA_58_65/Y2                     td                    0.132     506.808 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.841     507.649         u_jtag_top/u_jtag_driver/_N13890
 CLMA_78_76/AD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.649         Logic Levels: 2  
                                                                                   Logic: 0.626ns(22.341%), Route: 2.176ns(77.659%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.846    1002.786         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.289    1004.075         ntclkbufg_0      
 CLMA_78_76/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[32]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.622    1004.697                          
 clock uncertainty                                      -0.050    1004.647                          

 Setup time                                             -0.111    1004.536                          

 Data required time                                               1004.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.536                          
 Data arrival time                                                -507.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.887                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.150  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.075
  Launch Clock Delay      :  4.847
  Clock Pessimism Removal :  0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.280     503.408         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.408 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.439     504.847         ntclkbufg_0      
 CLMA_90_72/CLK                                                            f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_72/Q0                     tco                   0.192     505.039 f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.442     505.481         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_90_69/Y1                     td                    0.302     505.783 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.893     506.676         u_jtag_top/u_jtag_driver/_N5158
 CLMA_58_65/Y2                     td                    0.132     506.808 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       0.841     507.649         u_jtag_top/u_jtag_driver/_N13890
 CLMA_78_76/BD                                                             r       u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.649         Logic Levels: 2  
                                                                                   Logic: 0.626ns(22.341%), Route: 2.176ns(77.659%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.846    1002.786         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.289    1004.075         ntclkbufg_0      
 CLMA_78_76/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[33]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.622    1004.697                          
 clock uncertainty                                      -0.050    1004.647                          

 Setup time                                             -0.105    1004.542                          

 Data required time                                               1004.542                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.542                          
 Data arrival time                                                -507.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.626
  Launch Clock Delay      :  4.033
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.846       2.786         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.247       4.033         ntclkbufg_0      
 CLMA_50_65/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_65/Q0                     tco                   0.197       4.230 f       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.108       4.338         u_jtag_top/u_jtag_driver/rx_data [25]
 CLMA_50_73/AD                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D

 Data arrival time                                                   4.338         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.106       3.173         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.173 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.453       4.626         ntclkbufg_0      
 CLMA_50_73/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.557       4.069                          
 clock uncertainty                                       0.000       4.069                          

 Hold time                                               0.028       4.097                          

 Data required time                                                  4.097                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.097                          
 Data arrival time                                                  -4.338                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.656
  Launch Clock Delay      :  4.076
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.846       2.786         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.290       4.076         ntclkbufg_0      
 CLMA_82_81/CLK                                                            r       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/CLK

 CLMA_82_81/Q0                     tco                   0.197       4.273 f       u_jtag_top/u_jtag_driver/shift_reg[35]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.294       4.567         u_jtag_top/u_jtag_driver/shift_reg [35]
 CLMA_86_80/AD                                                             f       u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/D

 Data arrival time                                                   4.567         Logic Levels: 0  
                                                                                   Logic: 0.197ns(40.122%), Route: 0.294ns(59.878%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.106       3.173         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.173 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.483       4.656         ntclkbufg_0      
 CLMA_86_80/CLK                                                            r       u_jtag_top/u_jtag_driver/dtm_req_data[35]/opit_0_inv/CLK
 clock pessimism                                        -0.387       4.269                          
 clock uncertainty                                       0.000       4.269                          

 Hold time                                               0.028       4.297                          

 Data required time                                                  4.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.297                          
 Data arrival time                                                  -4.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.667
  Launch Clock Delay      :  4.084
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.846       2.786         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.786 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.298       4.084         ntclkbufg_0      
 CLMA_78_84/CLK                                                            r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_78_84/Q1                     tco                   0.197       4.281 f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.419         u_jtag_top/u_jtag_driver/rx_data [33]
 CLMS_78_85/CD                                                             f       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/D

 Data arrival time                                                   4.419         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.106       3.173         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.173 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.494       4.667         ntclkbufg_0      
 CLMS_78_85/CLK                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/opit_0_inv/CLK
 clock pessimism                                        -0.557       4.110                          
 clock uncertainty                                       0.000       4.110                          

 Hold time                                               0.027       4.137                          

 Data required time                                                  4.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.137                          
 Data arrival time                                                  -4.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.130
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      1.508       5.270         jtag_rst_n       
 CLMS_66_153/Y0                    td                    0.297       5.567 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=549)      3.281       8.848         gpio_0/N9        
 DRM_122_352/RSTB[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   8.848         Logic Levels: 1  
                                                                                   Logic: 0.503ns(9.505%), Route: 4.789ns(90.495%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.321      23.130         ntclkbufg_1      
 DRM_122_352/CLKB[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.258      23.388                          
 clock uncertainty                                      -0.050      23.338                          

 Recovery time                                          -0.035      23.303                          

 Data required time                                                 23.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.303                          
 Data arrival time                                                  -8.848                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      1.508       5.270         jtag_rst_n       
 CLMS_66_153/Y0                    td                    0.297       5.567 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=549)      2.945       8.512         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.512         Logic Levels: 1  
                                                                                   Logic: 0.503ns(10.149%), Route: 4.453ns(89.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.325      23.134         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.392                          
 clock uncertainty                                      -0.050      23.342                          

 Recovery time                                          -0.058      23.284                          

 Data required time                                                 23.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.284                          
 Data arrival time                                                  -8.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.772                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_csr_reg/mstatus[0]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.125
  Launch Clock Delay      :  3.556
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.556         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.206       3.762 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      1.508       5.270         jtag_rst_n       
 CLMS_66_153/Y0                    td                    0.297       5.567 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=549)      1.645       7.212         gpio_0/N9        
 CLMA_98_205/RSCO                  td                    0.102       7.314 f       u_tinyriscv_core/u_clint/inst_addr[14]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.314         _N176            
 CLMA_98_209/RSCO                  td                    0.074       7.388 f       u_tinyriscv_core/u_clint/csr_wdata_o[14]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.388         _N175            
 CLMA_98_213/RSCO                  td                    0.074       7.462 f       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[23]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.462         _N174            
 CLMA_98_217/RSCO                  td                    0.074       7.536 f       u_tinyriscv_core/u_csr_reg/mtvec[16]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.536         _N173            
 CLMA_98_221/RSCO                  td                    0.074       7.610 f       u_tinyriscv_core/u_clint/inst_addr[15]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.610         _N172            
 CLMA_98_225/RSCO                  td                    0.074       7.684 f       u_tinyriscv_core/u_csr_reg/mstatus[16]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.684         _N171            
 CLMA_98_229/RSCO                  td                    0.074       7.758 f       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[2]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=1)        0.000       7.758         _N170            
 CLMA_98_233/RSCO                  td                    0.074       7.832 f       u_tinyriscv_core/u_csr_reg/mcause[25]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.832         _N169            
 CLMA_98_237/RSCO                  td                    0.074       7.906 f       u_tinyriscv_core/u_csr_reg/mscratch[25]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.906         _N168            
 CLMA_98_241/RSCO                  td                    0.074       7.980 f       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[24]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.980         _N167            
 CLMA_98_245/RSCO                  td                    0.074       8.054 f       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[26]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.054         _N166            
 CLMA_98_249/RSCO                  td                    0.074       8.128 f       u_tinyriscv_core/u_clint/csr_wdata_o[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.128         _N165            
 CLMA_98_253/RSCO                  td                    0.074       8.202 f       u_tinyriscv_core/u_csr_reg/mscratch[19]/opit_0/RSOUT
                                   net (fanout=1)        0.000       8.202         _N164            
 CLMA_98_257/RSCO                  td                    0.074       8.276 f       u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.276         _N163            
 CLMA_98_261/RSCO                  td                    0.074       8.350 f       u_tinyriscv_core/u_csr_reg/mscratch[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.350         _N162            
 CLMA_98_265/RSCO                  td                    0.074       8.424 f       u_tinyriscv_core/u_csr_reg/mie[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.424         _N161            
 CLMA_98_269/RSCO                  td                    0.074       8.498 f       u_tinyriscv_core/u_csr_reg/mepc[7]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.498         _N160            
 CLMA_98_273/RSCI                                                          f       u_tinyriscv_core/u_csr_reg/mstatus[0]/opit_0/RS

 Data arrival time                                                   8.498         Logic Levels: 18 
                                                                                   Logic: 1.789ns(36.200%), Route: 3.153ns(63.800%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.316      23.125         ntclkbufg_1      
 CLMA_98_273/CLK                                                           r       u_tinyriscv_core/u_csr_reg/mstatus[0]/opit_0/CLK
 clock pessimism                                         0.258      23.383                          
 clock uncertainty                                      -0.050      23.333                          

 Recovery time                                           0.000      23.333                          

 Data required time                                                 23.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.333                          
 Data arrival time                                                  -8.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.835                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.576
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.292       3.101         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       3.299 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      0.836       4.135         jtag_rst_n       
 CLMA_82_96/RSCO                   td                    0.100       4.235 f       u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.235         _N440            
 CLMA_82_100/RSCI                                                          f       u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.235         Logic Levels: 1  
                                                                                   Logic: 0.298ns(26.279%), Route: 0.836ns(73.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.509       3.576         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       u_jtag_top/u_jtag_dm/data0[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.318                          
 clock uncertainty                                       0.000       3.318                          

 Removal time                                            0.000       3.318                          

 Data required time                                                  3.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.318                          
 Data arrival time                                                  -4.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/data0[10]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.576
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.292       3.101         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       3.299 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      0.836       4.135         jtag_rst_n       
 CLMA_82_96/RSCO                   td                    0.100       4.235 f       u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.235         _N440            
 CLMA_82_100/RSCI                                                          f       u_jtag_top/u_jtag_dm/data0[10]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.235         Logic Levels: 1  
                                                                                   Logic: 0.298ns(26.279%), Route: 0.836ns(73.721%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.509       3.576         ntclkbufg_1      
 CLMA_82_100/CLK                                                           r       u_jtag_top/u_jtag_dm/data0[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.318                          
 clock uncertainty                                       0.000       3.318                          

 Removal time                                            0.000       3.318                          

 Data required time                                                  3.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.318                          
 Data arrival time                                                  -4.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.917                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.101
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.292       3.101         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       3.299 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=220)      0.836       4.135         jtag_rst_n       
 CLMA_82_96/RS                                                             r       u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.135         Logic Levels: 0  
                                                                                   Logic: 0.198ns(19.149%), Route: 0.836ns(80.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.505       3.572         ntclkbufg_1      
 CLMA_82_96/CLK                                                            r       u_jtag_top/u_jtag_dm/rx/recv_data[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Removal time                                           -0.195       3.119                          

 Data required time                                                  3.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.119                          
 Data arrival time                                                  -4.135                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.016                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.463       3.530         ntclkbufg_1      
 CLMA_38_208/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_38_208/Q0                    tco                   0.206       3.736 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        3.144       6.880         nt_uart_tx_pin   
 IOL_151_49/DO                     td                    0.081       6.961 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.961         uart_tx_pin_obuf/ntO
 IOBS_152_49/PAD                   td                    2.049       9.010 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.058       9.068         uart_tx_pin      
 R18                                                                       f       uart_tx_pin (port)

 Data arrival time                                                   9.068         Logic Levels: 2  
                                                                                   Logic: 2.336ns(42.181%), Route: 3.202ns(57.819%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.504       3.571         ntclkbufg_1      
 CLMA_66_104/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_66_104/Q0                    tco                   0.209       3.780 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       0.880       4.660         jtag_halt_req_o  
 CLMS_38_125/Y2                    td                    0.141       4.801 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.646       6.447         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       6.528 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.528         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       8.577 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161       8.738         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                   8.738         Logic Levels: 3  
                                                                                   Logic: 2.480ns(47.997%), Route: 2.687ns(52.003%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.280       3.408         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.408 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.432       4.840         ntclkbufg_0      
 CLMA_94_68/CLK                                                            f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_94_68/Q0                     tco                   0.192       5.032 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        1.245       6.277         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       6.358 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.358         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049       8.407 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060       8.467         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                   8.467         Logic Levels: 2  
                                                                                   Logic: 2.322ns(64.020%), Route: 1.305ns(35.980%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.373       1.370         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.370         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.190%), Route: 0.518ns(37.810%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.373       1.370         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.370         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.190%), Route: 0.518ns(37.810%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_11/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 r       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.781       0.840 r       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.840         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.911 r       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.695       1.606         nt_jtag_TMS      
 CLMA_98_72/D2                                                             r       u_jtag_top/u_jtag_driver/jtag_state_11/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.606         Logic Levels: 2  
                                                                                   Logic: 0.852ns(53.051%), Route: 0.754ns(46.949%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 30.000 sec
Action report_timing: CPU time elapsed is 15.688 sec
Current time: Mon Oct 31 12:48:54 2022
Action report_timing: Peak memory pool usage is 516,022,272 bytes
Report timing is finished successfully.
