// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Sun May 14 13:51:43 2023
// Host        : DESKTOP-JP2R5GF running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_t4nfc_hlper_0_0_1/sys_top_t4nfc_hlper_0_0_sim_netlist.v
// Design      : sys_top_t4nfc_hlper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu17eg-ffvc1760-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "sys_top_t4nfc_hlper_0_0,FMCTop,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "FMCTop,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module sys_top_t4nfc_hlper_0_0
   (iClock,
    iReset,
    C_AWVALID,
    C_AWREADY,
    C_AWADDR,
    C_AWPROT,
    C_WVALID,
    C_WREADY,
    C_WDATA,
    C_WSTRB,
    C_BVALID,
    C_BREADY,
    C_BRESP,
    C_ARVALID,
    C_ARREADY,
    C_ARADDR,
    C_ARPROT,
    C_RVALID,
    C_RREADY,
    C_RDATA,
    C_RRESP,
    D_AWADDR,
    D_AWLEN,
    D_AWSIZE,
    D_AWBURST,
    D_AWCACHE,
    D_AWPROT,
    D_AWVALID,
    D_AWREADY,
    D_WDATA,
    D_WSTRB,
    D_WLAST,
    D_WVALID,
    D_WREADY,
    D_BRESP,
    D_BVALID,
    D_BREADY,
    D_ARADDR,
    D_ARLEN,
    D_ARSIZE,
    D_ARBURST,
    D_ARCACHE,
    D_ARPROT,
    D_ARVALID,
    D_ARREADY,
    D_RDATA,
    D_RRESP,
    D_RLAST,
    D_RVALID,
    D_RREADY,
    oOpcode,
    oTargetID,
    oSourceID,
    oAddress,
    oLength,
    oCMDValid,
    iCMDReady,
    oWriteData,
    oWriteLast,
    oWriteValid,
    iWriteReady,
    iReadData,
    iReadLast,
    iReadValid,
    oReadReady,
    iReadyBusy,
    oROMClock,
    oROMReset,
    oROMAddr,
    oROMRW,
    oROMEnable,
    oROMWData,
    iROMRData,
    oToECCWOpcode,
    oToECCWTargetID,
    oToECCWSourceID,
    oToECCWAddress,
    oToECCWLength,
    oToECCWCmdValid,
    iToECCWCmdReady,
    oToECCWData,
    oToECCWValid,
    oToECCWLast,
    iToECCWReady,
    oToECCROpcode,
    oToECCRTargetID,
    oToECCRSourceID,
    oToECCRAddress,
    oToECCRLength,
    oToECCRCmdValid,
    iToECCRCmdReady,
    iToECCRData,
    iToECCRValid,
    iToECCRLast,
    oToECCRReady,
    ifromECCWOpcode,
    ifromECCWTargetID,
    ifromECCWSourceID,
    ifromECCWAddress,
    ifromECCWLength,
    ifromECCWCmdValid,
    ofromECCWCmdReady,
    ifromECCWData,
    ifromECCWValid,
    ifromECCWLast,
    ofromECCWReady,
    ifromECCROpcode,
    ifromECCRTargetID,
    ifromECCRSourceID,
    ifromECCRAddress,
    ifromECCRLength,
    ifromECCRCmdValid,
    ofromECCRCmdReady,
    ofromECCRData,
    ofromECCRValid,
    ofromECCRLast,
    ifromECCRReady,
    O_DEBUG);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 iClock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME iClock, ASSOCIATED_BUSIF nfch_cmd_if:nfch_data_if:v2nfc_if:to_ecc_if:from_ecc_if, ASSOCIATED_RESET iReset, FREQ_HZ 49999000, PHASE 0.0, CLK_DOMAIN /pll_bank10_clk_out1, INSERT_VIP 0" *) input iClock;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 iReset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME iReset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input iReset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if AWVALID" *) input C_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if AWREADY" *) output C_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if AWADDR" *) input [31:0]C_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if AWPROT" *) input [2:0]C_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if WVALID" *) input C_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if WREADY" *) output C_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if WDATA" *) input [31:0]C_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if WSTRB" *) input [3:0]C_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if BVALID" *) output C_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if BREADY" *) input C_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if BRESP" *) output [1:0]C_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if ARVALID" *) input C_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if ARREADY" *) output C_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if ARADDR" *) input [31:0]C_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if ARPROT" *) input [2:0]C_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if RVALID" *) output C_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if RREADY" *) input C_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if RDATA" *) output [31:0]C_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_cmd_if RRESP" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME nfch_cmd_if, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 49999000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /pll_bank10_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [1:0]C_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if AWADDR" *) output [31:0]D_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if AWLEN" *) output [7:0]D_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if AWSIZE" *) output [2:0]D_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if AWBURST" *) output [1:0]D_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if AWCACHE" *) output [3:0]D_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if AWPROT" *) output [2:0]D_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if AWVALID" *) output D_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if AWREADY" *) input D_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if WDATA" *) output [31:0]D_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if WSTRB" *) output [3:0]D_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if WLAST" *) output D_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if WVALID" *) output D_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if WREADY" *) input D_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if BRESP" *) input [1:0]D_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if BVALID" *) input D_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if BREADY" *) output D_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if ARADDR" *) output [31:0]D_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if ARLEN" *) output [7:0]D_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if ARSIZE" *) output [2:0]D_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if ARBURST" *) output [1:0]D_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if ARCACHE" *) output [3:0]D_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if ARPROT" *) output [2:0]D_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if ARVALID" *) output D_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if ARREADY" *) input D_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if RDATA" *) input [31:0]D_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if RRESP" *) input [1:0]D_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if RLAST" *) input D_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if RVALID" *) input D_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 nfch_data_if RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME nfch_data_if, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 49999000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /pll_bank10_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output D_RREADY;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if Opcode" *) output [5:0]oOpcode;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if TargetID" *) output [4:0]oTargetID;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if SourceID" *) output [4:0]oSourceID;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if Address" *) output [31:0]oAddress;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if Length" *) output [15:0]oLength;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if CMDValid" *) output oCMDValid;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if CMDReady" *) input iCMDReady;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if WriteData" *) output [31:0]oWriteData;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if WriteLast" *) output oWriteLast;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if WriteValid" *) output oWriteValid;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if WriteReady" *) input iWriteReady;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if ReadData" *) input [31:0]iReadData;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if ReadLast" *) input iReadLast;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if ReadValid" *) input iReadValid;
  (* X_INTERFACE_INFO = "enclab:user:v2nfc_if:1.0 v2nfc_if ReadReady" *) output oReadReady;
  input [7:0]iReadyBusy;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 ucode_if CLK" *) output oROMClock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 ucode_if RST" *) output oROMReset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 ucode_if ADDR" *) output [31:0]oROMAddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 ucode_if WE" *) output oROMRW;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 ucode_if EN" *) output oROMEnable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 ucode_if DIN" *) output [31:0]oROMWData;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 ucode_if DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ucode_if, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input [31:0]iROMRData;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WOpcode" *) output [5:0]oToECCWOpcode;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WTargetID" *) output [4:0]oToECCWTargetID;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WSourceID" *) output [4:0]oToECCWSourceID;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WAddress" *) output [31:0]oToECCWAddress;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WLength" *) output [15:0]oToECCWLength;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WCmdValid" *) output oToECCWCmdValid;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WCmdReady" *) input iToECCWCmdReady;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WData" *) output [31:0]oToECCWData;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WValid" *) output oToECCWValid;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WLast" *) output oToECCWLast;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if WReady" *) input iToECCWReady;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if ROpcode" *) output [5:0]oToECCROpcode;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RTargetID" *) output [4:0]oToECCRTargetID;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RSourceID" *) output [4:0]oToECCRSourceID;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RAddress" *) output [31:0]oToECCRAddress;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RLength" *) output [15:0]oToECCRLength;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RCmdValid" *) output oToECCRCmdValid;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RCmdReady" *) input iToECCRCmdReady;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RData" *) input [31:0]iToECCRData;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RValid" *) input iToECCRValid;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RLast" *) input iToECCRLast;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 to_ecc_if RReady" *) output oToECCRReady;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WOpcode" *) input [5:0]ifromECCWOpcode;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WTargetID" *) input [4:0]ifromECCWTargetID;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WSourceID" *) input [4:0]ifromECCWSourceID;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WAddress" *) input [31:0]ifromECCWAddress;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WLength" *) input [15:0]ifromECCWLength;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WCmdValid" *) input ifromECCWCmdValid;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WCmdReady" *) output ofromECCWCmdReady;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WData" *) input [31:0]ifromECCWData;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WValid" *) input ifromECCWValid;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WLast" *) input ifromECCWLast;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if WReady" *) output ofromECCWReady;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if ROpcode" *) input [5:0]ifromECCROpcode;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RTargetID" *) input [4:0]ifromECCRTargetID;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RSourceID" *) input [4:0]ifromECCRSourceID;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RAddress" *) input [31:0]ifromECCRAddress;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RLength" *) input [15:0]ifromECCRLength;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RCmdValid" *) input ifromECCRCmdValid;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RCmdReady" *) output ofromECCRCmdReady;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RData" *) output [31:0]ofromECCRData;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RValid" *) output ofromECCRValid;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RLast" *) output ofromECCRLast;
  (* X_INTERFACE_INFO = "enclab:user:ecc_if:1.0 from_ecc_if RReady" *) input ifromECCRReady;
  output [31:0]O_DEBUG;

  wire \<const0> ;
  wire \<const1> ;
  wire [31:0]C_ARADDR;
  wire C_ARREADY;
  wire C_ARVALID;
  wire [31:0]C_AWADDR;
  wire C_AWREADY;
  wire C_AWVALID;
  wire C_BREADY;
  wire C_BVALID;
  wire [31:0]C_RDATA;
  wire C_RREADY;
  wire C_RVALID;
  wire [31:0]C_WDATA;
  wire C_WVALID;
  wire [31:0]D_ARADDR;
  wire [7:0]D_ARLEN;
  wire D_ARREADY;
  wire D_ARVALID;
  wire [31:0]D_AWADDR;
  wire [7:0]D_AWLEN;
  wire D_AWREADY;
  wire D_AWVALID;
  wire D_BVALID;
  wire [31:0]D_RDATA;
  wire D_RREADY;
  wire D_RVALID;
  wire [31:0]D_WDATA;
  wire D_WLAST;
  wire D_WREADY;
  wire D_WVALID;
  wire iCMDReady;
  wire iClock;
  wire [31:0]iROMRData;
  wire [31:0]iReadData;
  wire iReadValid;
  wire [7:0]iReadyBusy;
  wire iReset;
  wire iToECCRCmdReady;
  wire [31:0]iToECCRData;
  wire iToECCRLast;
  wire iToECCRValid;
  wire iToECCWCmdReady;
  wire iToECCWReady;
  wire iWriteReady;
  wire [31:0]ifromECCRAddress;
  wire ifromECCRCmdValid;
  wire [15:0]ifromECCRLength;
  wire ifromECCRReady;
  wire [31:0]ifromECCWAddress;
  wire ifromECCWCmdValid;
  wire [31:0]ifromECCWData;
  wire ifromECCWLast;
  wire [15:0]ifromECCWLength;
  wire [4:0]ifromECCWTargetID;
  wire ifromECCWValid;
  wire [31:0]oAddress;
  wire oCMDValid;
  wire [15:0]oLength;
  wire [5:0]oOpcode;
  wire [31:0]oROMAddr;
  wire oReadReady;
  wire [4:0]oSourceID;
  wire [2:0]\^oTargetID ;
  wire [31:0]oToECCRAddress;
  wire oToECCRCmdValid;
  wire [15:0]oToECCRLength;
  wire [5:0]oToECCROpcode;
  wire oToECCRReady;
  wire [4:0]oToECCRSourceID;
  wire [2:0]\^oToECCRTargetID ;
  wire [31:0]oToECCWAddress;
  wire oToECCWCmdValid;
  wire [31:0]oToECCWData;
  wire oToECCWLast;
  wire [15:0]oToECCWLength;
  wire [5:0]oToECCWOpcode;
  wire [4:0]oToECCWSourceID;
  wire [2:0]\^oToECCWTargetID ;
  wire oToECCWValid;
  wire [31:0]oWriteData;
  wire oWriteLast;
  wire oWriteValid;
  wire ofromECCRCmdReady;
  wire ofromECCRLast;
  wire ofromECCRValid;
  wire ofromECCWCmdReady;
  wire ofromECCWReady;

  assign C_BRESP[1] = \<const0> ;
  assign C_BRESP[0] = \<const0> ;
  assign C_RRESP[1] = \<const0> ;
  assign C_RRESP[0] = \<const0> ;
  assign C_WREADY = C_AWREADY;
  assign D_ARBURST[1] = \<const0> ;
  assign D_ARBURST[0] = \<const1> ;
  assign D_ARCACHE[3] = \<const0> ;
  assign D_ARCACHE[2] = \<const0> ;
  assign D_ARCACHE[1] = \<const1> ;
  assign D_ARCACHE[0] = \<const0> ;
  assign D_ARPROT[2] = \<const0> ;
  assign D_ARPROT[1] = \<const0> ;
  assign D_ARPROT[0] = \<const0> ;
  assign D_ARSIZE[2] = \<const0> ;
  assign D_ARSIZE[1] = \<const1> ;
  assign D_ARSIZE[0] = \<const0> ;
  assign D_AWBURST[1] = \<const0> ;
  assign D_AWBURST[0] = \<const1> ;
  assign D_AWCACHE[3] = \<const0> ;
  assign D_AWCACHE[2] = \<const0> ;
  assign D_AWCACHE[1] = \<const1> ;
  assign D_AWCACHE[0] = \<const0> ;
  assign D_AWPROT[2] = \<const0> ;
  assign D_AWPROT[1] = \<const0> ;
  assign D_AWPROT[0] = \<const0> ;
  assign D_AWSIZE[2] = \<const0> ;
  assign D_AWSIZE[1] = \<const1> ;
  assign D_AWSIZE[0] = \<const0> ;
  assign D_BREADY = \<const1> ;
  assign D_WSTRB[3] = \<const1> ;
  assign D_WSTRB[2] = \<const1> ;
  assign D_WSTRB[1] = \<const1> ;
  assign D_WSTRB[0] = \<const1> ;
  assign O_DEBUG[31] = \<const0> ;
  assign O_DEBUG[30] = \<const0> ;
  assign O_DEBUG[29] = \<const0> ;
  assign O_DEBUG[28] = \<const0> ;
  assign O_DEBUG[27] = \<const0> ;
  assign O_DEBUG[26] = \<const0> ;
  assign O_DEBUG[25] = \<const0> ;
  assign O_DEBUG[24] = \<const0> ;
  assign O_DEBUG[23] = \<const0> ;
  assign O_DEBUG[22] = \<const0> ;
  assign O_DEBUG[21] = \<const0> ;
  assign O_DEBUG[20] = \<const0> ;
  assign O_DEBUG[19] = \<const0> ;
  assign O_DEBUG[18] = \<const0> ;
  assign O_DEBUG[17] = \<const0> ;
  assign O_DEBUG[16] = \<const0> ;
  assign O_DEBUG[15] = \<const0> ;
  assign O_DEBUG[14] = \<const0> ;
  assign O_DEBUG[13] = \<const0> ;
  assign O_DEBUG[12] = \<const0> ;
  assign O_DEBUG[11] = \<const0> ;
  assign O_DEBUG[10] = \<const0> ;
  assign O_DEBUG[9] = \<const0> ;
  assign O_DEBUG[8] = \<const0> ;
  assign O_DEBUG[7] = \<const0> ;
  assign O_DEBUG[6] = \<const0> ;
  assign O_DEBUG[5] = \<const0> ;
  assign O_DEBUG[4] = \<const0> ;
  assign O_DEBUG[3] = \<const0> ;
  assign O_DEBUG[2] = \<const0> ;
  assign O_DEBUG[1] = \<const0> ;
  assign O_DEBUG[0] = \<const0> ;
  assign oROMClock = iClock;
  assign oROMEnable = \<const1> ;
  assign oROMRW = \<const0> ;
  assign oROMReset = iReset;
  assign oROMWData[31] = \<const0> ;
  assign oROMWData[30] = \<const0> ;
  assign oROMWData[29] = \<const0> ;
  assign oROMWData[28] = \<const0> ;
  assign oROMWData[27] = \<const0> ;
  assign oROMWData[26] = \<const0> ;
  assign oROMWData[25] = \<const0> ;
  assign oROMWData[24] = \<const0> ;
  assign oROMWData[23] = \<const0> ;
  assign oROMWData[22] = \<const0> ;
  assign oROMWData[21] = \<const0> ;
  assign oROMWData[20] = \<const0> ;
  assign oROMWData[19] = \<const0> ;
  assign oROMWData[18] = \<const0> ;
  assign oROMWData[17] = \<const0> ;
  assign oROMWData[16] = \<const0> ;
  assign oROMWData[15] = \<const0> ;
  assign oROMWData[14] = \<const0> ;
  assign oROMWData[13] = \<const0> ;
  assign oROMWData[12] = \<const0> ;
  assign oROMWData[11] = \<const0> ;
  assign oROMWData[10] = \<const0> ;
  assign oROMWData[9] = \<const0> ;
  assign oROMWData[8] = \<const0> ;
  assign oROMWData[7] = \<const0> ;
  assign oROMWData[6] = \<const0> ;
  assign oROMWData[5] = \<const0> ;
  assign oROMWData[4] = \<const0> ;
  assign oROMWData[3] = \<const0> ;
  assign oROMWData[2] = \<const0> ;
  assign oROMWData[1] = \<const0> ;
  assign oROMWData[0] = \<const0> ;
  assign oTargetID[4] = \<const0> ;
  assign oTargetID[3] = \<const0> ;
  assign oTargetID[2:0] = \^oTargetID [2:0];
  assign oToECCRTargetID[4] = \<const0> ;
  assign oToECCRTargetID[3] = \<const0> ;
  assign oToECCRTargetID[2:0] = \^oToECCRTargetID [2:0];
  assign oToECCWTargetID[4] = \<const0> ;
  assign oToECCWTargetID[3] = \<const0> ;
  assign oToECCWTargetID[2:0] = \^oToECCWTargetID [2:0];
  assign ofromECCRData[31:0] = D_RDATA;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  sys_top_t4nfc_hlper_0_0_FMCTop inst
       (.C_ARADDR(C_ARADDR[15:0]),
        .C_ARREADY(C_ARREADY),
        .C_ARVALID(C_ARVALID),
        .C_AWADDR(C_AWADDR[15:0]),
        .C_AWREADY(C_AWREADY),
        .C_AWVALID(C_AWVALID),
        .C_BREADY(C_BREADY),
        .C_BVALID(C_BVALID),
        .C_RDATA(C_RDATA),
        .C_RREADY(C_RREADY),
        .C_RVALID(C_RVALID),
        .C_WDATA(C_WDATA),
        .C_WVALID(C_WVALID),
        .D_ARADDR(D_ARADDR),
        .D_ARLEN(D_ARLEN),
        .D_ARREADY(D_ARREADY),
        .D_ARVALID(D_ARVALID),
        .D_AWADDR(D_AWADDR),
        .D_AWLEN(D_AWLEN),
        .D_AWREADY(D_AWREADY),
        .D_AWVALID(D_AWVALID),
        .D_BVALID(D_BVALID),
        .D_RREADY(D_RREADY),
        .D_RVALID(D_RVALID),
        .D_WDATA(D_WDATA),
        .D_WLAST(D_WLAST),
        .D_WREADY(D_WREADY),
        .D_WVALID(D_WVALID),
        .din({ifromECCWLength,ifromECCWTargetID}),
        .dout({oOpcode,\^oTargetID ,oSourceID,oAddress,oLength}),
        .iCMDReady(iCMDReady),
        .iClock(iClock),
        .iROMRData(iROMRData),
        .iReadData(iReadData),
        .iReadValid(iReadValid),
        .iReadyBusy(iReadyBusy),
        .iReset(iReset),
        .iToECCRCmdReady(iToECCRCmdReady),
        .iToECCRData(iToECCRData),
        .iToECCRLast(iToECCRLast),
        .iToECCRValid(iToECCRValid),
        .iToECCWCmdReady(iToECCWCmdReady),
        .iToECCWReady(iToECCWReady),
        .iWriteReady(iWriteReady),
        .ifromECCRAddress(ifromECCRAddress),
        .ifromECCRCmdValid(ifromECCRCmdValid),
        .ifromECCRLength(ifromECCRLength),
        .ifromECCRReady(ifromECCRReady),
        .ifromECCWAddress(ifromECCWAddress),
        .ifromECCWCmdValid(ifromECCWCmdValid),
        .ifromECCWData(ifromECCWData),
        .ifromECCWLast(ifromECCWLast),
        .ifromECCWValid(ifromECCWValid),
        .oCMDValid(oCMDValid),
        .oROMAddr(oROMAddr),
        .oReadReady(oReadReady),
        .oToECCRAddress(oToECCRAddress),
        .oToECCRCmdValid(oToECCRCmdValid),
        .oToECCRLength(oToECCRLength),
        .oToECCROpcode(oToECCROpcode),
        .oToECCRReady(oToECCRReady),
        .oToECCRSourceID(oToECCRSourceID),
        .oToECCRTargetID(\^oToECCRTargetID ),
        .oToECCWAddress(oToECCWAddress),
        .oToECCWCmdValid(oToECCWCmdValid),
        .oToECCWData(oToECCWData),
        .oToECCWLast(oToECCWLast),
        .oToECCWLength(oToECCWLength),
        .oToECCWOpcode(oToECCWOpcode),
        .oToECCWSourceID(oToECCWSourceID),
        .oToECCWTargetID(\^oToECCWTargetID ),
        .oToECCWValid(oToECCWValid),
        .oWriteData(oWriteData),
        .oWriteLast(oWriteLast),
        .oWriteValid(oWriteValid),
        .ofromECCRCmdReady(ofromECCRCmdReady),
        .ofromECCRLast(ofromECCRLast),
        .ofromECCRValid(ofromECCRValid),
        .ofromECCWCmdReady(ofromECCWCmdReady),
        .ofromECCWReady(ofromECCWReady));
endmodule

(* ORIG_REF_NAME = "AXI4LiteSlaveInterface" *) 
module sys_top_t4nfc_hlper_0_0_AXI4LiteSlaveInterface
   (S,
    p_0_in,
    \rNumberOfItems_reg[23] ,
    \rNumberOfItems_reg[15] ,
    \rNumberOfItems_reg[7] ,
    Q,
    addra,
    \rReadAddress_reg[13] ,
    E,
    rExtWriteValid_reg,
    \rWriteAddress_reg[2] ,
    \rWriteAddress_reg[5] ,
    \rWriteAddress_reg[3] ,
    \rWriteAddress_reg[3]_0 ,
    \rWriteAddress_reg[5]_0 ,
    \rWriteAddress_reg[3]_1 ,
    \rReadAddress_reg[14] ,
    \rReadAddress_reg[12] ,
    D,
    \rReadAddress_reg[1] ,
    \rWriteAddress_reg[14] ,
    rNextWState,
    \FSM_onehot_rCurState_reg[2] ,
    rNextRState,
    \FSM_onehot_rCurState_reg[2]_0 ,
    \rWriteData_reg[31] ,
    C_RDATA,
    C_AWREADY,
    wSPQueueCount,
    wExtWriteValid,
    wSPadWriteValid,
    wSPadReadAck,
    \rPushDataCursor_reg[0] ,
    wCoreAccWriteValid,
    \rReadData_reg[31] ,
    douta,
    iReadyBusy,
    \rReadData_reg[0] ,
    \rReadData_reg[0]_0 ,
    \rReadData_reg[0]_1 ,
    \rReadData_reg[1] ,
    \rReadData_reg[1]_0 ,
    \rReadData_reg[1]_1 ,
    \rReadData_reg[2] ,
    \rReadData_reg[2]_0 ,
    \rReadData_reg[2]_1 ,
    \rReadData_reg[3] ,
    \rReadData_reg[3]_0 ,
    \rReadData_reg[3]_1 ,
    \rReadData_reg[4] ,
    \rReadData_reg[4]_0 ,
    \rReadData_reg[4]_1 ,
    \rReadData_reg[5] ,
    \rReadData_reg[5]_0 ,
    \rReadData_reg[5]_1 ,
    \rReadData_reg[6] ,
    \rReadData_reg[6]_0 ,
    \rReadData_reg[6]_1 ,
    \rReadData_reg[7] ,
    \rReadData_reg[7]_0 ,
    \rReadData_reg[7]_1 ,
    \rReadData_reg[8] ,
    \rReadData_reg[8]_0 ,
    \rReadData_reg[8]_1 ,
    \rReadData_reg[9] ,
    \rReadData_reg[9]_0 ,
    \rReadData_reg[9]_1 ,
    \rReadData_reg[11] ,
    \rReadData_reg[11]_0 ,
    \rReadData_reg[11]_1 ,
    \rReadData_reg[12] ,
    \rReadData_reg[12]_0 ,
    \rReadData_reg[12]_1 ,
    \rReadData_reg[15] ,
    \rReadData_reg[15]_0 ,
    \rReadData_reg[15]_1 ,
    \rReadData_reg[16] ,
    \rReadData_reg[16]_0 ,
    \rReadData_reg[16]_1 ,
    \rReadData_reg[18] ,
    \rReadData_reg[18]_0 ,
    \rReadData_reg[18]_1 ,
    \rReadData_reg[19] ,
    \rReadData_reg[19]_0 ,
    \rReadData_reg[19]_1 ,
    \rReadData_reg[20] ,
    \rReadData_reg[20]_0 ,
    \rReadData_reg[20]_1 ,
    \rReadData_reg[21] ,
    \rReadData_reg[21]_0 ,
    \rReadData_reg[21]_1 ,
    \rReadData_reg[24] ,
    \rReadData_reg[24]_0 ,
    \rReadData_reg[24]_1 ,
    \rReadData_reg[25] ,
    \rReadData_reg[25]_0 ,
    \rReadData_reg[25]_1 ,
    \rReadData_reg[28] ,
    \rReadData_reg[28]_0 ,
    \rReadData_reg[28]_1 ,
    \rReadData_reg[29] ,
    \rReadData_reg[29]_0 ,
    \rReadData_reg[29]_1 ,
    \rReadData_reg[30] ,
    \rReadData_reg[30]_0 ,
    \rReadData_reg[30]_1 ,
    wCWriteAck,
    wCReadAck,
    iReset,
    iClock,
    C_AWVALID,
    C_AWADDR,
    C_WVALID,
    C_WDATA,
    C_ARVALID,
    C_ARADDR,
    C_BREADY,
    C_RREADY);
  output [6:0]S;
  output [0:0]p_0_in;
  output [7:0]\rNumberOfItems_reg[23] ;
  output [7:0]\rNumberOfItems_reg[15] ;
  output [6:0]\rNumberOfItems_reg[7] ;
  output [4:0]Q;
  output [4:0]addra;
  output [5:0]\rReadAddress_reg[13] ;
  output [0:0]E;
  output [0:0]rExtWriteValid_reg;
  output [0:0]\rWriteAddress_reg[2] ;
  output [0:0]\rWriteAddress_reg[5] ;
  output [0:0]\rWriteAddress_reg[3] ;
  output [0:0]\rWriteAddress_reg[3]_0 ;
  output [0:0]\rWriteAddress_reg[5]_0 ;
  output [0:0]\rWriteAddress_reg[3]_1 ;
  output \rReadAddress_reg[14] ;
  output \rReadAddress_reg[12] ;
  output [22:0]D;
  output \rReadAddress_reg[1] ;
  output \rWriteAddress_reg[14] ;
  output rNextWState;
  output [1:0]\FSM_onehot_rCurState_reg[2] ;
  output rNextRState;
  output [2:0]\FSM_onehot_rCurState_reg[2]_0 ;
  output [31:0]\rWriteData_reg[31] ;
  output [31:0]C_RDATA;
  output C_AWREADY;
  input [31:0]wSPQueueCount;
  input wExtWriteValid;
  input wSPadWriteValid;
  input wSPadReadAck;
  input \rPushDataCursor_reg[0] ;
  input wCoreAccWriteValid;
  input [31:0]\rReadData_reg[31] ;
  input [31:0]douta;
  input [7:0]iReadyBusy;
  input \rReadData_reg[0] ;
  input \rReadData_reg[0]_0 ;
  input \rReadData_reg[0]_1 ;
  input \rReadData_reg[1] ;
  input \rReadData_reg[1]_0 ;
  input \rReadData_reg[1]_1 ;
  input \rReadData_reg[2] ;
  input \rReadData_reg[2]_0 ;
  input \rReadData_reg[2]_1 ;
  input \rReadData_reg[3] ;
  input \rReadData_reg[3]_0 ;
  input \rReadData_reg[3]_1 ;
  input \rReadData_reg[4] ;
  input \rReadData_reg[4]_0 ;
  input \rReadData_reg[4]_1 ;
  input \rReadData_reg[5] ;
  input \rReadData_reg[5]_0 ;
  input \rReadData_reg[5]_1 ;
  input \rReadData_reg[6] ;
  input \rReadData_reg[6]_0 ;
  input \rReadData_reg[6]_1 ;
  input \rReadData_reg[7] ;
  input \rReadData_reg[7]_0 ;
  input \rReadData_reg[7]_1 ;
  input \rReadData_reg[8] ;
  input \rReadData_reg[8]_0 ;
  input \rReadData_reg[8]_1 ;
  input \rReadData_reg[9] ;
  input \rReadData_reg[9]_0 ;
  input \rReadData_reg[9]_1 ;
  input \rReadData_reg[11] ;
  input \rReadData_reg[11]_0 ;
  input \rReadData_reg[11]_1 ;
  input \rReadData_reg[12] ;
  input \rReadData_reg[12]_0 ;
  input \rReadData_reg[12]_1 ;
  input \rReadData_reg[15] ;
  input \rReadData_reg[15]_0 ;
  input \rReadData_reg[15]_1 ;
  input \rReadData_reg[16] ;
  input \rReadData_reg[16]_0 ;
  input \rReadData_reg[16]_1 ;
  input \rReadData_reg[18] ;
  input \rReadData_reg[18]_0 ;
  input \rReadData_reg[18]_1 ;
  input \rReadData_reg[19] ;
  input \rReadData_reg[19]_0 ;
  input \rReadData_reg[19]_1 ;
  input \rReadData_reg[20] ;
  input \rReadData_reg[20]_0 ;
  input \rReadData_reg[20]_1 ;
  input \rReadData_reg[21] ;
  input \rReadData_reg[21]_0 ;
  input \rReadData_reg[21]_1 ;
  input \rReadData_reg[24] ;
  input \rReadData_reg[24]_0 ;
  input \rReadData_reg[24]_1 ;
  input \rReadData_reg[25] ;
  input \rReadData_reg[25]_0 ;
  input \rReadData_reg[25]_1 ;
  input \rReadData_reg[28] ;
  input \rReadData_reg[28]_0 ;
  input \rReadData_reg[28]_1 ;
  input \rReadData_reg[29] ;
  input \rReadData_reg[29]_0 ;
  input \rReadData_reg[29]_1 ;
  input \rReadData_reg[30] ;
  input \rReadData_reg[30]_0 ;
  input \rReadData_reg[30]_1 ;
  input wCWriteAck;
  input wCReadAck;
  input iReset;
  input iClock;
  input C_AWVALID;
  input [15:0]C_AWADDR;
  input C_WVALID;
  input [31:0]C_WDATA;
  input C_ARVALID;
  input [15:0]C_ARADDR;
  input C_BREADY;
  input C_RREADY;

  wire [15:0]C_ARADDR;
  wire C_ARVALID;
  wire [15:0]C_AWADDR;
  wire C_AWREADY;
  wire C_AWVALID;
  wire C_BREADY;
  wire [31:0]C_RDATA;
  wire C_RREADY;
  wire [31:0]C_WDATA;
  wire C_WVALID;
  wire [22:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_rCurState_reg[2] ;
  wire [2:0]\FSM_onehot_rCurState_reg[2]_0 ;
  wire [4:0]Q;
  wire [6:0]S;
  wire [4:0]addra;
  wire [31:0]douta;
  wire iClock;
  wire [7:0]iReadyBusy;
  wire iReset;
  wire [0:0]p_0_in;
  wire [0:0]rExtWriteValid_reg;
  wire rNextRState;
  wire rNextWState;
  wire [7:0]\rNumberOfItems_reg[15] ;
  wire [7:0]\rNumberOfItems_reg[23] ;
  wire [6:0]\rNumberOfItems_reg[7] ;
  wire \rPushDataCursor_reg[0] ;
  wire \rReadAddress_reg[12] ;
  wire [5:0]\rReadAddress_reg[13] ;
  wire \rReadAddress_reg[14] ;
  wire \rReadAddress_reg[1] ;
  wire \rReadData_reg[0] ;
  wire \rReadData_reg[0]_0 ;
  wire \rReadData_reg[0]_1 ;
  wire \rReadData_reg[11] ;
  wire \rReadData_reg[11]_0 ;
  wire \rReadData_reg[11]_1 ;
  wire \rReadData_reg[12] ;
  wire \rReadData_reg[12]_0 ;
  wire \rReadData_reg[12]_1 ;
  wire \rReadData_reg[15] ;
  wire \rReadData_reg[15]_0 ;
  wire \rReadData_reg[15]_1 ;
  wire \rReadData_reg[16] ;
  wire \rReadData_reg[16]_0 ;
  wire \rReadData_reg[16]_1 ;
  wire \rReadData_reg[18] ;
  wire \rReadData_reg[18]_0 ;
  wire \rReadData_reg[18]_1 ;
  wire \rReadData_reg[19] ;
  wire \rReadData_reg[19]_0 ;
  wire \rReadData_reg[19]_1 ;
  wire \rReadData_reg[1] ;
  wire \rReadData_reg[1]_0 ;
  wire \rReadData_reg[1]_1 ;
  wire \rReadData_reg[20] ;
  wire \rReadData_reg[20]_0 ;
  wire \rReadData_reg[20]_1 ;
  wire \rReadData_reg[21] ;
  wire \rReadData_reg[21]_0 ;
  wire \rReadData_reg[21]_1 ;
  wire \rReadData_reg[24] ;
  wire \rReadData_reg[24]_0 ;
  wire \rReadData_reg[24]_1 ;
  wire \rReadData_reg[25] ;
  wire \rReadData_reg[25]_0 ;
  wire \rReadData_reg[25]_1 ;
  wire \rReadData_reg[28] ;
  wire \rReadData_reg[28]_0 ;
  wire \rReadData_reg[28]_1 ;
  wire \rReadData_reg[29] ;
  wire \rReadData_reg[29]_0 ;
  wire \rReadData_reg[29]_1 ;
  wire \rReadData_reg[2] ;
  wire \rReadData_reg[2]_0 ;
  wire \rReadData_reg[2]_1 ;
  wire \rReadData_reg[30] ;
  wire \rReadData_reg[30]_0 ;
  wire \rReadData_reg[30]_1 ;
  wire [31:0]\rReadData_reg[31] ;
  wire \rReadData_reg[3] ;
  wire \rReadData_reg[3]_0 ;
  wire \rReadData_reg[3]_1 ;
  wire \rReadData_reg[4] ;
  wire \rReadData_reg[4]_0 ;
  wire \rReadData_reg[4]_1 ;
  wire \rReadData_reg[5] ;
  wire \rReadData_reg[5]_0 ;
  wire \rReadData_reg[5]_1 ;
  wire \rReadData_reg[6] ;
  wire \rReadData_reg[6]_0 ;
  wire \rReadData_reg[6]_1 ;
  wire \rReadData_reg[7] ;
  wire \rReadData_reg[7]_0 ;
  wire \rReadData_reg[7]_1 ;
  wire \rReadData_reg[8] ;
  wire \rReadData_reg[8]_0 ;
  wire \rReadData_reg[8]_1 ;
  wire \rReadData_reg[9] ;
  wire \rReadData_reg[9]_0 ;
  wire \rReadData_reg[9]_1 ;
  wire \rWriteAddress_reg[14] ;
  wire [0:0]\rWriteAddress_reg[2] ;
  wire [0:0]\rWriteAddress_reg[3] ;
  wire [0:0]\rWriteAddress_reg[3]_0 ;
  wire [0:0]\rWriteAddress_reg[3]_1 ;
  wire [0:0]\rWriteAddress_reg[5] ;
  wire [0:0]\rWriteAddress_reg[5]_0 ;
  wire [31:0]\rWriteData_reg[31] ;
  wire wCReadAck;
  wire [6:6]wCReadAddress;
  wire wCWriteAck;
  wire wCoreAccWriteValid;
  wire wExtWriteValid;
  wire [31:0]wSPQueueCount;
  wire wSPadReadAck;
  wire wSPadWriteValid;

  sys_top_t4nfc_hlper_0_0_AXI4LiteSlaveInterfaceReadChannel Inst_AXI4LiteSlaveInterfaceReadChannel
       (.C_ARADDR(C_ARADDR),
        .C_ARVALID(C_ARVALID),
        .C_RDATA(C_RDATA),
        .C_RREADY(C_RREADY),
        .D(D),
        .\FSM_onehot_rCurState_reg[2]_0 (\FSM_onehot_rCurState_reg[2]_0 ),
        .Q({\rReadAddress_reg[13] [5:4],wCReadAddress,\rReadAddress_reg[13] [3:0]}),
        .douta(douta),
        .iClock(iClock),
        .iReadyBusy(iReadyBusy),
        .iReset(iReset),
        .rNextRState(rNextRState),
        .\rReadAddress_reg[12]_0 (\rReadAddress_reg[12] ),
        .\rReadAddress_reg[14]_0 (\rReadAddress_reg[14] ),
        .\rReadAddress_reg[1]_0 (\rReadAddress_reg[1] ),
        .\rReadData_reg[0]_0 (\rReadData_reg[0] ),
        .\rReadData_reg[0]_1 (\rReadData_reg[0]_0 ),
        .\rReadData_reg[0]_2 (\rReadData_reg[0]_1 ),
        .\rReadData_reg[0]_3 (\rPushDataCursor_reg[0] ),
        .\rReadData_reg[11]_0 (\rReadData_reg[11] ),
        .\rReadData_reg[11]_1 (\rReadData_reg[11]_0 ),
        .\rReadData_reg[11]_2 (\rReadData_reg[11]_1 ),
        .\rReadData_reg[12]_0 (\rReadData_reg[12] ),
        .\rReadData_reg[12]_1 (\rReadData_reg[12]_0 ),
        .\rReadData_reg[12]_2 (\rReadData_reg[12]_1 ),
        .\rReadData_reg[15]_0 (\rReadData_reg[15] ),
        .\rReadData_reg[15]_1 (\rReadData_reg[15]_0 ),
        .\rReadData_reg[15]_2 (\rReadData_reg[15]_1 ),
        .\rReadData_reg[16]_0 (\rReadData_reg[16] ),
        .\rReadData_reg[16]_1 (\rReadData_reg[16]_0 ),
        .\rReadData_reg[16]_2 (\rReadData_reg[16]_1 ),
        .\rReadData_reg[18]_0 (\rReadData_reg[18] ),
        .\rReadData_reg[18]_1 (\rReadData_reg[18]_0 ),
        .\rReadData_reg[18]_2 (\rReadData_reg[18]_1 ),
        .\rReadData_reg[19]_0 (\rReadData_reg[19] ),
        .\rReadData_reg[19]_1 (\rReadData_reg[19]_0 ),
        .\rReadData_reg[19]_2 (\rReadData_reg[19]_1 ),
        .\rReadData_reg[1]_0 (\rReadData_reg[1] ),
        .\rReadData_reg[1]_1 (\rReadData_reg[1]_0 ),
        .\rReadData_reg[1]_2 (\rReadData_reg[1]_1 ),
        .\rReadData_reg[20]_0 (\rReadData_reg[20] ),
        .\rReadData_reg[20]_1 (\rReadData_reg[20]_0 ),
        .\rReadData_reg[20]_2 (\rReadData_reg[20]_1 ),
        .\rReadData_reg[21]_0 (\rReadData_reg[21] ),
        .\rReadData_reg[21]_1 (\rReadData_reg[21]_0 ),
        .\rReadData_reg[21]_2 (\rReadData_reg[21]_1 ),
        .\rReadData_reg[24]_0 (\rReadData_reg[24] ),
        .\rReadData_reg[24]_1 (\rReadData_reg[24]_0 ),
        .\rReadData_reg[24]_2 (\rReadData_reg[24]_1 ),
        .\rReadData_reg[25]_0 (\rReadData_reg[25] ),
        .\rReadData_reg[25]_1 (\rReadData_reg[25]_0 ),
        .\rReadData_reg[25]_2 (\rReadData_reg[25]_1 ),
        .\rReadData_reg[28]_0 (\rReadData_reg[28] ),
        .\rReadData_reg[28]_1 (\rReadData_reg[28]_0 ),
        .\rReadData_reg[28]_2 (\rReadData_reg[28]_1 ),
        .\rReadData_reg[29]_0 (\rReadData_reg[29] ),
        .\rReadData_reg[29]_1 (\rReadData_reg[29]_0 ),
        .\rReadData_reg[29]_2 (\rReadData_reg[29]_1 ),
        .\rReadData_reg[2]_0 (\rReadData_reg[2] ),
        .\rReadData_reg[2]_1 (\rReadData_reg[2]_0 ),
        .\rReadData_reg[2]_2 (\rReadData_reg[2]_1 ),
        .\rReadData_reg[30]_0 (\rReadData_reg[30] ),
        .\rReadData_reg[30]_1 (\rReadData_reg[30]_0 ),
        .\rReadData_reg[30]_2 (\rReadData_reg[30]_1 ),
        .\rReadData_reg[31]_0 (\rReadData_reg[31] ),
        .\rReadData_reg[3]_0 (\rReadData_reg[3] ),
        .\rReadData_reg[3]_1 (\rReadData_reg[3]_0 ),
        .\rReadData_reg[3]_2 (\rReadData_reg[3]_1 ),
        .\rReadData_reg[4]_0 (\rReadData_reg[4] ),
        .\rReadData_reg[4]_1 (\rReadData_reg[4]_0 ),
        .\rReadData_reg[4]_2 (\rReadData_reg[4]_1 ),
        .\rReadData_reg[5]_0 (\rReadData_reg[5] ),
        .\rReadData_reg[5]_1 (\rReadData_reg[5]_0 ),
        .\rReadData_reg[5]_2 (\rReadData_reg[5]_1 ),
        .\rReadData_reg[6]_0 (\rReadData_reg[6] ),
        .\rReadData_reg[6]_1 (\rReadData_reg[6]_0 ),
        .\rReadData_reg[6]_2 (\rReadData_reg[6]_1 ),
        .\rReadData_reg[7]_0 (\rReadData_reg[7] ),
        .\rReadData_reg[7]_1 (\rReadData_reg[7]_0 ),
        .\rReadData_reg[7]_2 (\rReadData_reg[7]_1 ),
        .\rReadData_reg[8]_0 (\rReadData_reg[8] ),
        .\rReadData_reg[8]_1 (\rReadData_reg[8]_0 ),
        .\rReadData_reg[8]_2 (\rReadData_reg[8]_1 ),
        .\rReadData_reg[9]_0 (\rReadData_reg[9] ),
        .\rReadData_reg[9]_1 (\rReadData_reg[9]_0 ),
        .\rReadData_reg[9]_2 (\rReadData_reg[9]_1 ),
        .wCReadAck(wCReadAck),
        .wSPQueueCount(wSPQueueCount));
  sys_top_t4nfc_hlper_0_0_AXI4LiteSlaveInterfaceWriteChannel Inst_AXI4LiteSlaveInterfaceWriteChannel
       (.C_AWADDR(C_AWADDR),
        .C_AWREADY(C_AWREADY),
        .C_AWVALID(C_AWVALID),
        .C_BREADY(C_BREADY),
        .C_WDATA(C_WDATA),
        .C_WVALID(C_WVALID),
        .E(E),
        .\FSM_onehot_rCurState_reg[2]_0 (\FSM_onehot_rCurState_reg[2] ),
        .Q({wCReadAddress,\rReadAddress_reg[13] [3:0]}),
        .S(S),
        .addra(addra),
        .iClock(iClock),
        .iReset(iReset),
        .rCoreAccWriteValid_reg(p_0_in),
        .rExtWriteValid_reg(rExtWriteValid_reg),
        .rNextWState(rNextWState),
        .\rNumberOfItems_reg[15] (\rNumberOfItems_reg[15] ),
        .\rNumberOfItems_reg[23] (\rNumberOfItems_reg[23] ),
        .\rNumberOfItems_reg[7] (\rNumberOfItems_reg[7] ),
        .\rPushDataCursor_reg[0] (\rPushDataCursor_reg[0] ),
        .\rWriteAddress_reg[14]_0 (\rWriteAddress_reg[14] ),
        .\rWriteAddress_reg[15]_0 (Q),
        .\rWriteAddress_reg[2]_0 (\rWriteAddress_reg[2] ),
        .\rWriteAddress_reg[3]_0 (\rWriteAddress_reg[3] ),
        .\rWriteAddress_reg[3]_1 (\rWriteAddress_reg[3]_0 ),
        .\rWriteAddress_reg[3]_2 (\rWriteAddress_reg[3]_1 ),
        .\rWriteAddress_reg[5]_0 (\rWriteAddress_reg[5] ),
        .\rWriteAddress_reg[5]_1 (\rWriteAddress_reg[5]_0 ),
        .\rWriteData_reg[31]_0 (\rWriteData_reg[31] ),
        .wCWriteAck(wCWriteAck),
        .wCoreAccWriteValid(wCoreAccWriteValid),
        .wExtWriteValid(wExtWriteValid),
        .wSPQueueCount(wSPQueueCount[30:1]),
        .wSPadReadAck(wSPadReadAck),
        .wSPadWriteValid(wSPadWriteValid));
endmodule

(* ORIG_REF_NAME = "AXI4LiteSlaveInterfaceReadChannel" *) 
module sys_top_t4nfc_hlper_0_0_AXI4LiteSlaveInterfaceReadChannel
   (Q,
    \rReadAddress_reg[14]_0 ,
    \rReadAddress_reg[12]_0 ,
    D,
    \rReadAddress_reg[1]_0 ,
    rNextRState,
    \FSM_onehot_rCurState_reg[2]_0 ,
    C_RDATA,
    wSPQueueCount,
    \rReadData_reg[31]_0 ,
    douta,
    iReadyBusy,
    \rReadData_reg[0]_0 ,
    \rReadData_reg[0]_1 ,
    \rReadData_reg[0]_2 ,
    \rReadData_reg[1]_0 ,
    \rReadData_reg[1]_1 ,
    \rReadData_reg[1]_2 ,
    \rReadData_reg[2]_0 ,
    \rReadData_reg[2]_1 ,
    \rReadData_reg[2]_2 ,
    \rReadData_reg[3]_0 ,
    \rReadData_reg[3]_1 ,
    \rReadData_reg[3]_2 ,
    \rReadData_reg[4]_0 ,
    \rReadData_reg[4]_1 ,
    \rReadData_reg[4]_2 ,
    \rReadData_reg[5]_0 ,
    \rReadData_reg[5]_1 ,
    \rReadData_reg[5]_2 ,
    \rReadData_reg[6]_0 ,
    \rReadData_reg[6]_1 ,
    \rReadData_reg[6]_2 ,
    \rReadData_reg[7]_0 ,
    \rReadData_reg[7]_1 ,
    \rReadData_reg[7]_2 ,
    \rReadData_reg[8]_0 ,
    \rReadData_reg[8]_1 ,
    \rReadData_reg[8]_2 ,
    \rReadData_reg[9]_0 ,
    \rReadData_reg[9]_1 ,
    \rReadData_reg[9]_2 ,
    \rReadData_reg[11]_0 ,
    \rReadData_reg[11]_1 ,
    \rReadData_reg[11]_2 ,
    \rReadData_reg[12]_0 ,
    \rReadData_reg[12]_1 ,
    \rReadData_reg[12]_2 ,
    \rReadData_reg[15]_0 ,
    \rReadData_reg[15]_1 ,
    \rReadData_reg[15]_2 ,
    \rReadData_reg[16]_0 ,
    \rReadData_reg[16]_1 ,
    \rReadData_reg[16]_2 ,
    \rReadData_reg[18]_0 ,
    \rReadData_reg[18]_1 ,
    \rReadData_reg[18]_2 ,
    \rReadData_reg[19]_0 ,
    \rReadData_reg[19]_1 ,
    \rReadData_reg[19]_2 ,
    \rReadData_reg[20]_0 ,
    \rReadData_reg[20]_1 ,
    \rReadData_reg[20]_2 ,
    \rReadData_reg[21]_0 ,
    \rReadData_reg[21]_1 ,
    \rReadData_reg[21]_2 ,
    \rReadData_reg[24]_0 ,
    \rReadData_reg[24]_1 ,
    \rReadData_reg[24]_2 ,
    \rReadData_reg[25]_0 ,
    \rReadData_reg[25]_1 ,
    \rReadData_reg[25]_2 ,
    \rReadData_reg[28]_0 ,
    \rReadData_reg[28]_1 ,
    \rReadData_reg[28]_2 ,
    \rReadData_reg[29]_0 ,
    \rReadData_reg[29]_1 ,
    \rReadData_reg[29]_2 ,
    \rReadData_reg[30]_0 ,
    \rReadData_reg[30]_1 ,
    \rReadData_reg[30]_2 ,
    \rReadData_reg[0]_3 ,
    wCReadAck,
    iReset,
    iClock,
    C_ARVALID,
    C_ARADDR,
    C_RREADY);
  output [6:0]Q;
  output \rReadAddress_reg[14]_0 ;
  output \rReadAddress_reg[12]_0 ;
  output [22:0]D;
  output \rReadAddress_reg[1]_0 ;
  output rNextRState;
  output [2:0]\FSM_onehot_rCurState_reg[2]_0 ;
  output [31:0]C_RDATA;
  input [31:0]wSPQueueCount;
  input [31:0]\rReadData_reg[31]_0 ;
  input [31:0]douta;
  input [7:0]iReadyBusy;
  input \rReadData_reg[0]_0 ;
  input \rReadData_reg[0]_1 ;
  input \rReadData_reg[0]_2 ;
  input \rReadData_reg[1]_0 ;
  input \rReadData_reg[1]_1 ;
  input \rReadData_reg[1]_2 ;
  input \rReadData_reg[2]_0 ;
  input \rReadData_reg[2]_1 ;
  input \rReadData_reg[2]_2 ;
  input \rReadData_reg[3]_0 ;
  input \rReadData_reg[3]_1 ;
  input \rReadData_reg[3]_2 ;
  input \rReadData_reg[4]_0 ;
  input \rReadData_reg[4]_1 ;
  input \rReadData_reg[4]_2 ;
  input \rReadData_reg[5]_0 ;
  input \rReadData_reg[5]_1 ;
  input \rReadData_reg[5]_2 ;
  input \rReadData_reg[6]_0 ;
  input \rReadData_reg[6]_1 ;
  input \rReadData_reg[6]_2 ;
  input \rReadData_reg[7]_0 ;
  input \rReadData_reg[7]_1 ;
  input \rReadData_reg[7]_2 ;
  input \rReadData_reg[8]_0 ;
  input \rReadData_reg[8]_1 ;
  input \rReadData_reg[8]_2 ;
  input \rReadData_reg[9]_0 ;
  input \rReadData_reg[9]_1 ;
  input \rReadData_reg[9]_2 ;
  input \rReadData_reg[11]_0 ;
  input \rReadData_reg[11]_1 ;
  input \rReadData_reg[11]_2 ;
  input \rReadData_reg[12]_0 ;
  input \rReadData_reg[12]_1 ;
  input \rReadData_reg[12]_2 ;
  input \rReadData_reg[15]_0 ;
  input \rReadData_reg[15]_1 ;
  input \rReadData_reg[15]_2 ;
  input \rReadData_reg[16]_0 ;
  input \rReadData_reg[16]_1 ;
  input \rReadData_reg[16]_2 ;
  input \rReadData_reg[18]_0 ;
  input \rReadData_reg[18]_1 ;
  input \rReadData_reg[18]_2 ;
  input \rReadData_reg[19]_0 ;
  input \rReadData_reg[19]_1 ;
  input \rReadData_reg[19]_2 ;
  input \rReadData_reg[20]_0 ;
  input \rReadData_reg[20]_1 ;
  input \rReadData_reg[20]_2 ;
  input \rReadData_reg[21]_0 ;
  input \rReadData_reg[21]_1 ;
  input \rReadData_reg[21]_2 ;
  input \rReadData_reg[24]_0 ;
  input \rReadData_reg[24]_1 ;
  input \rReadData_reg[24]_2 ;
  input \rReadData_reg[25]_0 ;
  input \rReadData_reg[25]_1 ;
  input \rReadData_reg[25]_2 ;
  input \rReadData_reg[28]_0 ;
  input \rReadData_reg[28]_1 ;
  input \rReadData_reg[28]_2 ;
  input \rReadData_reg[29]_0 ;
  input \rReadData_reg[29]_1 ;
  input \rReadData_reg[29]_2 ;
  input \rReadData_reg[30]_0 ;
  input \rReadData_reg[30]_1 ;
  input \rReadData_reg[30]_2 ;
  input \rReadData_reg[0]_3 ;
  input wCReadAck;
  input iReset;
  input iClock;
  input C_ARVALID;
  input [15:0]C_ARADDR;
  input C_RREADY;

  wire [15:0]C_ARADDR;
  wire C_ARVALID;
  wire [31:0]C_RDATA;
  wire C_RREADY;
  wire [22:0]D;
  wire \FSM_onehot_rCurState[0]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[2]_i_1_n_0 ;
  wire [2:0]\FSM_onehot_rCurState_reg[2]_0 ;
  wire [6:0]Q;
  wire [31:0]douta;
  wire iClock;
  wire [7:0]iReadyBusy;
  wire iReset;
  wire rNextRState;
  wire \rReadAddress_reg[12]_0 ;
  wire \rReadAddress_reg[14]_0 ;
  wire \rReadAddress_reg[1]_0 ;
  wire \rReadData[0]_i_2_n_0 ;
  wire \rReadData[0]_i_4_n_0 ;
  wire \rReadData[10]_i_2_n_0 ;
  wire \rReadData[11]_i_2_n_0 ;
  wire \rReadData[12]_i_2_n_0 ;
  wire \rReadData[13]_i_2_n_0 ;
  wire \rReadData[14]_i_2_n_0 ;
  wire \rReadData[15]_i_2_n_0 ;
  wire \rReadData[16]_i_2_n_0 ;
  wire \rReadData[17]_i_2_n_0 ;
  wire \rReadData[18]_i_2_n_0 ;
  wire \rReadData[19]_i_2_n_0 ;
  wire \rReadData[1]_i_2_n_0 ;
  wire \rReadData[20]_i_2_n_0 ;
  wire \rReadData[21]_i_2_n_0 ;
  wire \rReadData[22]_i_2_n_0 ;
  wire \rReadData[23]_i_2_n_0 ;
  wire \rReadData[24]_i_2_n_0 ;
  wire \rReadData[25]_i_2_n_0 ;
  wire \rReadData[25]_i_3_n_0 ;
  wire \rReadData[26]_i_2_n_0 ;
  wire \rReadData[27]_i_2_n_0 ;
  wire \rReadData[28]_i_2_n_0 ;
  wire \rReadData[29]_i_2_n_0 ;
  wire \rReadData[2]_i_2_n_0 ;
  wire \rReadData[30]_i_2_n_0 ;
  wire \rReadData[31]_i_1__0_n_0 ;
  wire \rReadData[31]_i_3_n_0 ;
  wire \rReadData[31]_i_4_n_0 ;
  wire \rReadData[31]_i_5_n_0 ;
  wire \rReadData[31]_i_8_n_0 ;
  wire \rReadData[3]_i_2_n_0 ;
  wire \rReadData[4]_i_2_n_0 ;
  wire \rReadData[5]_i_2_n_0 ;
  wire \rReadData[6]_i_2_n_0 ;
  wire \rReadData[6]_i_3_n_0 ;
  wire \rReadData[6]_i_4_n_0 ;
  wire \rReadData[6]_i_5_n_0 ;
  wire \rReadData[7]_i_2_n_0 ;
  wire \rReadData[7]_i_4_n_0 ;
  wire \rReadData[7]_i_5_n_0 ;
  wire \rReadData[8]_i_2_n_0 ;
  wire \rReadData[9]_i_2_n_0 ;
  wire \rReadData_reg[0]_0 ;
  wire \rReadData_reg[0]_1 ;
  wire \rReadData_reg[0]_2 ;
  wire \rReadData_reg[0]_3 ;
  wire \rReadData_reg[11]_0 ;
  wire \rReadData_reg[11]_1 ;
  wire \rReadData_reg[11]_2 ;
  wire \rReadData_reg[12]_0 ;
  wire \rReadData_reg[12]_1 ;
  wire \rReadData_reg[12]_2 ;
  wire \rReadData_reg[15]_0 ;
  wire \rReadData_reg[15]_1 ;
  wire \rReadData_reg[15]_2 ;
  wire \rReadData_reg[16]_0 ;
  wire \rReadData_reg[16]_1 ;
  wire \rReadData_reg[16]_2 ;
  wire \rReadData_reg[18]_0 ;
  wire \rReadData_reg[18]_1 ;
  wire \rReadData_reg[18]_2 ;
  wire \rReadData_reg[19]_0 ;
  wire \rReadData_reg[19]_1 ;
  wire \rReadData_reg[19]_2 ;
  wire \rReadData_reg[1]_0 ;
  wire \rReadData_reg[1]_1 ;
  wire \rReadData_reg[1]_2 ;
  wire \rReadData_reg[20]_0 ;
  wire \rReadData_reg[20]_1 ;
  wire \rReadData_reg[20]_2 ;
  wire \rReadData_reg[21]_0 ;
  wire \rReadData_reg[21]_1 ;
  wire \rReadData_reg[21]_2 ;
  wire \rReadData_reg[24]_0 ;
  wire \rReadData_reg[24]_1 ;
  wire \rReadData_reg[24]_2 ;
  wire \rReadData_reg[25]_0 ;
  wire \rReadData_reg[25]_1 ;
  wire \rReadData_reg[25]_2 ;
  wire \rReadData_reg[28]_0 ;
  wire \rReadData_reg[28]_1 ;
  wire \rReadData_reg[28]_2 ;
  wire \rReadData_reg[29]_0 ;
  wire \rReadData_reg[29]_1 ;
  wire \rReadData_reg[29]_2 ;
  wire \rReadData_reg[2]_0 ;
  wire \rReadData_reg[2]_1 ;
  wire \rReadData_reg[2]_2 ;
  wire \rReadData_reg[30]_0 ;
  wire \rReadData_reg[30]_1 ;
  wire \rReadData_reg[30]_2 ;
  wire [31:0]\rReadData_reg[31]_0 ;
  wire \rReadData_reg[3]_0 ;
  wire \rReadData_reg[3]_1 ;
  wire \rReadData_reg[3]_2 ;
  wire \rReadData_reg[4]_0 ;
  wire \rReadData_reg[4]_1 ;
  wire \rReadData_reg[4]_2 ;
  wire \rReadData_reg[5]_0 ;
  wire \rReadData_reg[5]_1 ;
  wire \rReadData_reg[5]_2 ;
  wire \rReadData_reg[6]_0 ;
  wire \rReadData_reg[6]_1 ;
  wire \rReadData_reg[6]_2 ;
  wire \rReadData_reg[7]_0 ;
  wire \rReadData_reg[7]_1 ;
  wire \rReadData_reg[7]_2 ;
  wire \rReadData_reg[8]_0 ;
  wire \rReadData_reg[8]_1 ;
  wire \rReadData_reg[8]_2 ;
  wire \rReadData_reg[9]_0 ;
  wire \rReadData_reg[9]_1 ;
  wire \rReadData_reg[9]_2 ;
  wire wCReadAck;
  wire [15:0]wCReadAddress;
  wire [31:0]wCReadData;
  wire [31:0]wSPQueueCount;

  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[0]_i_1 
       (.I0(C_ARVALID),
        .I1(\FSM_onehot_rCurState_reg[2]_0 [0]),
        .I2(C_RREADY),
        .I3(\FSM_onehot_rCurState_reg[2]_0 [1]),
        .O(\FSM_onehot_rCurState[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[1]_i_1 
       (.I0(C_RREADY),
        .I1(\FSM_onehot_rCurState_reg[2]_0 [1]),
        .I2(wCReadAck),
        .I3(\FSM_onehot_rCurState_reg[2]_0 [2]),
        .O(\FSM_onehot_rCurState[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[2]_i_1 
       (.I0(C_ARVALID),
        .I1(\FSM_onehot_rCurState_reg[2]_0 [0]),
        .I2(wCReadAck),
        .I3(\FSM_onehot_rCurState_reg[2]_0 [2]),
        .O(\FSM_onehot_rCurState[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "State_INCMDREQ:100,State_AXIRRESP:010,State_Idle:001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg[2]_0 [0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_INCMDREQ:100,State_AXIRRESP:010,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg[2]_0 [1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_INCMDREQ:100,State_AXIRRESP:010,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[2]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg[2]_0 [2]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rCurRState_i_1
       (.I0(\FSM_onehot_rCurState_reg[2]_0 [2]),
        .I1(wCReadAck),
        .O(rNextRState));
  FDRE \rReadAddress_reg[0] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[0]),
        .Q(wCReadAddress[0]),
        .R(iReset));
  FDRE \rReadAddress_reg[10] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[10]),
        .Q(wCReadAddress[10]),
        .R(iReset));
  FDRE \rReadAddress_reg[11] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[11]),
        .Q(wCReadAddress[11]),
        .R(iReset));
  FDRE \rReadAddress_reg[12] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[12]),
        .Q(Q[5]),
        .R(iReset));
  FDRE \rReadAddress_reg[13] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[13]),
        .Q(Q[6]),
        .R(iReset));
  FDRE \rReadAddress_reg[14] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[14]),
        .Q(wCReadAddress[14]),
        .R(iReset));
  FDRE \rReadAddress_reg[15] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[15]),
        .Q(wCReadAddress[15]),
        .R(iReset));
  FDRE \rReadAddress_reg[1] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[1]),
        .Q(wCReadAddress[1]),
        .R(iReset));
  FDRE \rReadAddress_reg[2] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[2]),
        .Q(Q[0]),
        .R(iReset));
  FDRE \rReadAddress_reg[3] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[3]),
        .Q(Q[1]),
        .R(iReset));
  FDRE \rReadAddress_reg[4] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[4]),
        .Q(Q[2]),
        .R(iReset));
  FDRE \rReadAddress_reg[5] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[5]),
        .Q(Q[3]),
        .R(iReset));
  FDRE \rReadAddress_reg[6] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[6]),
        .Q(Q[4]),
        .R(iReset));
  FDRE \rReadAddress_reg[7] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[7]),
        .Q(wCReadAddress[7]),
        .R(iReset));
  FDRE \rReadAddress_reg[8] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[8]),
        .Q(wCReadAddress[8]),
        .R(iReset));
  FDRE \rReadAddress_reg[9] 
       (.C(iClock),
        .CE(C_ARVALID),
        .D(C_ARADDR[9]),
        .Q(wCReadAddress[9]),
        .R(iReset));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[0]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[0]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[0]_1 ),
        .I5(\rReadData_reg[0]_2 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hAAFE)) 
    \rReadData[0]_i_1__0 
       (.I0(\rReadData[0]_i_2_n_0 ),
        .I1(\rReadData_reg[0]_3 ),
        .I2(Q[0]),
        .I3(\rReadData[0]_i_4_n_0 ),
        .O(wCReadData[0]));
  LUT6 #(
    .INIT(64'hFFFF22F222F222F2)) 
    \rReadData[0]_i_2 
       (.I0(iReadyBusy[0]),
        .I1(\rReadData[7]_i_4_n_0 ),
        .I2(douta[0]),
        .I3(\rReadAddress_reg[12]_0 ),
        .I4(\rReadData[6]_i_4_n_0 ),
        .I5(\rReadData_reg[31]_0 [0]),
        .O(\rReadData[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFEFEFFFE)) 
    \rReadData[0]_i_4 
       (.I0(\rReadData[25]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(Q[0]),
        .I4(wSPQueueCount[0]),
        .O(\rReadData[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[10]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[10]),
        .I4(\rReadData[10]_i_2_n_0 ),
        .O(wCReadData[10]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[10]_i_2 
       (.I0(douta[10]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [10]),
        .O(\rReadData[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[11]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[11]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[11]_1 ),
        .I5(\rReadData_reg[11]_2 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[11]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[11]),
        .I4(\rReadData[11]_i_2_n_0 ),
        .O(wCReadData[11]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[11]_i_2 
       (.I0(douta[11]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [11]),
        .O(\rReadData[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[12]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[12]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[12]_1 ),
        .I5(\rReadData_reg[12]_2 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[12]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[12]),
        .I4(\rReadData[12]_i_2_n_0 ),
        .O(wCReadData[12]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[12]_i_2 
       (.I0(douta[12]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [12]),
        .O(\rReadData[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[13]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[13]),
        .I4(\rReadData[13]_i_2_n_0 ),
        .O(wCReadData[13]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[13]_i_2 
       (.I0(douta[13]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [13]),
        .O(\rReadData[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[14]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[14]),
        .I4(\rReadData[14]_i_2_n_0 ),
        .O(wCReadData[14]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[14]_i_2 
       (.I0(douta[14]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [14]),
        .O(\rReadData[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[15]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[15]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[15]_1 ),
        .I5(\rReadData_reg[15]_2 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[15]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[15]),
        .I4(\rReadData[15]_i_2_n_0 ),
        .O(wCReadData[15]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[15]_i_2 
       (.I0(douta[15]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [15]),
        .O(\rReadData[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[16]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[16]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[16]_1 ),
        .I5(\rReadData_reg[16]_2 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[16]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[16]),
        .I4(\rReadData[16]_i_2_n_0 ),
        .O(wCReadData[16]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[16]_i_2 
       (.I0(douta[16]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [16]),
        .O(\rReadData[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[17]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[17]),
        .I4(\rReadData[17]_i_2_n_0 ),
        .O(wCReadData[17]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[17]_i_2 
       (.I0(douta[17]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [17]),
        .O(\rReadData[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[18]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[18]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[18]_1 ),
        .I5(\rReadData_reg[18]_2 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[18]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[18]),
        .I4(\rReadData[18]_i_2_n_0 ),
        .O(wCReadData[18]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[18]_i_2 
       (.I0(douta[18]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [18]),
        .O(\rReadData[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[19]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[19]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[19]_1 ),
        .I5(\rReadData_reg[19]_2 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[19]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[19]),
        .I4(\rReadData[19]_i_2_n_0 ),
        .O(wCReadData[19]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[19]_i_2 
       (.I0(douta[19]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [19]),
        .O(\rReadData[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[1]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[1]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[1]_1 ),
        .I5(\rReadData_reg[1]_2 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \rReadData[1]_i_1__0 
       (.I0(\rReadData[1]_i_2_n_0 ),
        .I1(douta[1]),
        .I2(\rReadAddress_reg[12]_0 ),
        .I3(\rReadData[7]_i_4_n_0 ),
        .I4(iReadyBusy[1]),
        .O(wCReadData[1]));
  LUT6 #(
    .INIT(64'hFF20000020200000)) 
    \rReadData[1]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\rReadData_reg[31]_0 [1]),
        .I3(wSPQueueCount[1]),
        .I4(\rReadAddress_reg[14]_0 ),
        .I5(\rReadData[31]_i_3_n_0 ),
        .O(\rReadData[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[20]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[20]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[20]_1 ),
        .I5(\rReadData_reg[20]_2 ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[20]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[20]),
        .I4(\rReadData[20]_i_2_n_0 ),
        .O(wCReadData[20]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[20]_i_2 
       (.I0(douta[20]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [20]),
        .O(\rReadData[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[21]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[21]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[21]_1 ),
        .I5(\rReadData_reg[21]_2 ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[21]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[21]),
        .I4(\rReadData[21]_i_2_n_0 ),
        .O(wCReadData[21]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[21]_i_2 
       (.I0(douta[21]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [21]),
        .O(\rReadData[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[22]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[22]),
        .I4(\rReadData[22]_i_2_n_0 ),
        .O(wCReadData[22]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[22]_i_2 
       (.I0(douta[22]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [22]),
        .O(\rReadData[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[23]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[23]),
        .I4(\rReadData[23]_i_2_n_0 ),
        .O(wCReadData[23]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[23]_i_2 
       (.I0(douta[23]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [23]),
        .O(\rReadData[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[24]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[24]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[24]_1 ),
        .I5(\rReadData_reg[24]_2 ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[24]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[24]),
        .I4(\rReadData[24]_i_2_n_0 ),
        .O(wCReadData[24]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[24]_i_2 
       (.I0(douta[24]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [24]),
        .O(\rReadData[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[25]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[25]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[25]_1 ),
        .I5(\rReadData_reg[25]_2 ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hBABAAABA)) 
    \rReadData[25]_i_1__0 
       (.I0(\rReadData[25]_i_2_n_0 ),
        .I1(\rReadData[25]_i_3_n_0 ),
        .I2(\rReadAddress_reg[14]_0 ),
        .I3(Q[0]),
        .I4(wSPQueueCount[25]),
        .O(wCReadData[25]));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \rReadData[25]_i_2 
       (.I0(douta[25]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [25]),
        .O(\rReadData[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rReadData[25]_i_3 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\rReadData[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rReadData[25]_i_4 
       (.I0(wCReadAddress[14]),
        .I1(wCReadAddress[15]),
        .O(\rReadAddress_reg[14]_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[26]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[26]),
        .I4(\rReadData[26]_i_2_n_0 ),
        .O(wCReadData[26]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[26]_i_2 
       (.I0(douta[26]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [26]),
        .O(\rReadData[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[27]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[27]),
        .I4(\rReadData[27]_i_2_n_0 ),
        .O(wCReadData[27]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[27]_i_2 
       (.I0(douta[27]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [27]),
        .O(\rReadData[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[28]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[28]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[28]_1 ),
        .I5(\rReadData_reg[28]_2 ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[28]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[28]),
        .I4(\rReadData[28]_i_2_n_0 ),
        .O(wCReadData[28]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[28]_i_2 
       (.I0(douta[28]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [28]),
        .O(\rReadData[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[29]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[29]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[29]_1 ),
        .I5(\rReadData_reg[29]_2 ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[29]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[29]),
        .I4(\rReadData[29]_i_2_n_0 ),
        .O(wCReadData[29]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[29]_i_2 
       (.I0(douta[29]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [29]),
        .O(\rReadData[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[2]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[2]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[2]_1 ),
        .I5(\rReadData_reg[2]_2 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \rReadData[2]_i_1__0 
       (.I0(\rReadData[2]_i_2_n_0 ),
        .I1(douta[2]),
        .I2(\rReadAddress_reg[12]_0 ),
        .I3(\rReadData[7]_i_4_n_0 ),
        .I4(iReadyBusy[2]),
        .O(wCReadData[2]));
  LUT6 #(
    .INIT(64'hFF20000020200000)) 
    \rReadData[2]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\rReadData_reg[31]_0 [2]),
        .I3(wSPQueueCount[2]),
        .I4(\rReadAddress_reg[14]_0 ),
        .I5(\rReadData[31]_i_3_n_0 ),
        .O(\rReadData[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[30]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[30]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[30]_1 ),
        .I5(\rReadData_reg[30]_2 ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[30]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[30]),
        .I4(\rReadData[30]_i_2_n_0 ),
        .O(wCReadData[30]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[30]_i_2 
       (.I0(douta[30]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [30]),
        .O(\rReadData[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rReadData[31]_i_1__0 
       (.I0(\FSM_onehot_rCurState_reg[2]_0 [2]),
        .I1(wCReadAck),
        .O(\rReadData[31]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[31]_i_2 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[31]),
        .I4(\rReadData[31]_i_4_n_0 ),
        .O(wCReadData[31]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \rReadData[31]_i_3 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(\rReadData[31]_i_5_n_0 ),
        .I4(Q[1]),
        .I5(\rReadAddress_reg[1]_0 ),
        .O(\rReadData[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[31]_i_4 
       (.I0(douta[31]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [31]),
        .O(\rReadData[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rReadData[31]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\rReadData[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rReadData[31]_i_5__0 
       (.I0(\rReadData[31]_i_8_n_0 ),
        .I1(wCReadAddress[1]),
        .I2(wCReadAddress[0]),
        .I3(wCReadAddress[11]),
        .O(\rReadAddress_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rReadData[31]_i_8 
       (.I0(wCReadAddress[10]),
        .I1(wCReadAddress[9]),
        .I2(wCReadAddress[7]),
        .I3(wCReadAddress[8]),
        .I4(Q[4]),
        .O(\rReadData[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[3]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[3]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[3]_1 ),
        .I5(\rReadData_reg[3]_2 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \rReadData[3]_i_1__0 
       (.I0(\rReadData[3]_i_2_n_0 ),
        .I1(douta[3]),
        .I2(\rReadAddress_reg[12]_0 ),
        .I3(\rReadData[7]_i_4_n_0 ),
        .I4(iReadyBusy[3]),
        .O(wCReadData[3]));
  LUT6 #(
    .INIT(64'hFF20000020200000)) 
    \rReadData[3]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\rReadData_reg[31]_0 [3]),
        .I3(wSPQueueCount[3]),
        .I4(\rReadAddress_reg[14]_0 ),
        .I5(\rReadData[31]_i_3_n_0 ),
        .O(\rReadData[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[4]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[4]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[4]_1 ),
        .I5(\rReadData_reg[4]_2 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \rReadData[4]_i_1__0 
       (.I0(\rReadData[4]_i_2_n_0 ),
        .I1(douta[4]),
        .I2(\rReadAddress_reg[12]_0 ),
        .I3(\rReadData[7]_i_4_n_0 ),
        .I4(iReadyBusy[4]),
        .O(wCReadData[4]));
  LUT6 #(
    .INIT(64'hFF20000020200000)) 
    \rReadData[4]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\rReadData_reg[31]_0 [4]),
        .I3(wSPQueueCount[4]),
        .I4(\rReadAddress_reg[14]_0 ),
        .I5(\rReadData[31]_i_3_n_0 ),
        .O(\rReadData[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[5]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[5]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[5]_1 ),
        .I5(\rReadData_reg[5]_2 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \rReadData[5]_i_1__0 
       (.I0(\rReadData[5]_i_2_n_0 ),
        .I1(douta[5]),
        .I2(\rReadAddress_reg[12]_0 ),
        .I3(\rReadData[7]_i_4_n_0 ),
        .I4(iReadyBusy[5]),
        .O(wCReadData[5]));
  LUT6 #(
    .INIT(64'hFF20000020200000)) 
    \rReadData[5]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\rReadData_reg[31]_0 [5]),
        .I3(wSPQueueCount[5]),
        .I4(\rReadAddress_reg[14]_0 ),
        .I5(\rReadData[31]_i_3_n_0 ),
        .O(\rReadData[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[6]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[6]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[6]_1 ),
        .I5(\rReadData_reg[6]_2 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAAEAAAA)) 
    \rReadData[6]_i_1__0 
       (.I0(\rReadData[6]_i_2_n_0 ),
        .I1(\rReadData[31]_i_3_n_0 ),
        .I2(wCReadAddress[14]),
        .I3(wCReadAddress[15]),
        .I4(wSPQueueCount[6]),
        .O(wCReadData[6]));
  LUT6 #(
    .INIT(64'hFFFFFF04FF04FF04)) 
    \rReadData[6]_i_2 
       (.I0(\rReadAddress_reg[12]_0 ),
        .I1(douta[6]),
        .I2(\rReadAddress_reg[14]_0 ),
        .I3(\rReadData[6]_i_3_n_0 ),
        .I4(\rReadData[6]_i_4_n_0 ),
        .I5(\rReadData_reg[31]_0 [6]),
        .O(\rReadData[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \rReadData[6]_i_3 
       (.I0(\rReadData[7]_i_5_n_0 ),
        .I1(wCReadAddress[0]),
        .I2(iReadyBusy[6]),
        .I3(\rReadData[6]_i_5_n_0 ),
        .O(\rReadData[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rReadData[6]_i_4 
       (.I0(wCReadAddress[15]),
        .I1(wCReadAddress[14]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\rReadData[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rReadData[6]_i_5 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(wCReadAddress[1]),
        .O(\rReadData[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[7]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[7]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[7]_1 ),
        .I5(\rReadData_reg[7]_2 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \rReadData[7]_i_1__0 
       (.I0(\rReadData[7]_i_2_n_0 ),
        .I1(douta[7]),
        .I2(\rReadAddress_reg[12]_0 ),
        .I3(\rReadData[7]_i_4_n_0 ),
        .I4(iReadyBusy[7]),
        .O(wCReadData[7]));
  LUT6 #(
    .INIT(64'hFF20000020200000)) 
    \rReadData[7]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\rReadData_reg[31]_0 [7]),
        .I3(wSPQueueCount[7]),
        .I4(\rReadAddress_reg[14]_0 ),
        .I5(\rReadData[31]_i_3_n_0 ),
        .O(\rReadData[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rReadData[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(wCReadAddress[14]),
        .I3(wCReadAddress[15]),
        .O(\rReadAddress_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \rReadData[7]_i_4 
       (.I0(\rReadData[7]_i_5_n_0 ),
        .I1(\rReadData[31]_i_5_n_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(wCReadAddress[1]),
        .I5(wCReadAddress[0]),
        .O(\rReadData[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \rReadData[7]_i_5 
       (.I0(\rReadData[31]_i_8_n_0 ),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(wCReadAddress[11]),
        .O(\rReadData[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[8]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[8]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[8]_1 ),
        .I5(\rReadData_reg[8]_2 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[8]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[8]),
        .I4(\rReadData[8]_i_2_n_0 ),
        .O(wCReadData[8]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[8]_i_2 
       (.I0(douta[8]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [8]),
        .O(\rReadData[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5554505405040004)) 
    \rReadData[9]_i_1 
       (.I0(\rReadAddress_reg[1]_0 ),
        .I1(\rReadData_reg[9]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\rReadData_reg[9]_1 ),
        .I5(\rReadData_reg[9]_2 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h0200FFFF)) 
    \rReadData[9]_i_1__0 
       (.I0(\rReadData[31]_i_3_n_0 ),
        .I1(wCReadAddress[14]),
        .I2(wCReadAddress[15]),
        .I3(wSPQueueCount[9]),
        .I4(\rReadData[9]_i_2_n_0 ),
        .O(wCReadData[9]));
  LUT6 #(
    .INIT(64'hFFFFFCDFFFFFFFDF)) 
    \rReadData[9]_i_2 
       (.I0(douta[9]),
        .I1(wCReadAddress[15]),
        .I2(wCReadAddress[14]),
        .I3(Q[6]),
        .I4(Q[5]),
        .I5(\rReadData_reg[31]_0 [9]),
        .O(\rReadData[9]_i_2_n_0 ));
  FDRE \rReadData_reg[0] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[0]),
        .Q(C_RDATA[0]),
        .R(iReset));
  FDRE \rReadData_reg[10] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[10]),
        .Q(C_RDATA[10]),
        .R(iReset));
  FDRE \rReadData_reg[11] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[11]),
        .Q(C_RDATA[11]),
        .R(iReset));
  FDRE \rReadData_reg[12] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[12]),
        .Q(C_RDATA[12]),
        .R(iReset));
  FDRE \rReadData_reg[13] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[13]),
        .Q(C_RDATA[13]),
        .R(iReset));
  FDRE \rReadData_reg[14] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[14]),
        .Q(C_RDATA[14]),
        .R(iReset));
  FDRE \rReadData_reg[15] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[15]),
        .Q(C_RDATA[15]),
        .R(iReset));
  FDRE \rReadData_reg[16] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[16]),
        .Q(C_RDATA[16]),
        .R(iReset));
  FDRE \rReadData_reg[17] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[17]),
        .Q(C_RDATA[17]),
        .R(iReset));
  FDRE \rReadData_reg[18] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[18]),
        .Q(C_RDATA[18]),
        .R(iReset));
  FDRE \rReadData_reg[19] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[19]),
        .Q(C_RDATA[19]),
        .R(iReset));
  FDRE \rReadData_reg[1] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[1]),
        .Q(C_RDATA[1]),
        .R(iReset));
  FDRE \rReadData_reg[20] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[20]),
        .Q(C_RDATA[20]),
        .R(iReset));
  FDRE \rReadData_reg[21] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[21]),
        .Q(C_RDATA[21]),
        .R(iReset));
  FDRE \rReadData_reg[22] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[22]),
        .Q(C_RDATA[22]),
        .R(iReset));
  FDRE \rReadData_reg[23] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[23]),
        .Q(C_RDATA[23]),
        .R(iReset));
  FDRE \rReadData_reg[24] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[24]),
        .Q(C_RDATA[24]),
        .R(iReset));
  FDRE \rReadData_reg[25] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[25]),
        .Q(C_RDATA[25]),
        .R(iReset));
  FDRE \rReadData_reg[26] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[26]),
        .Q(C_RDATA[26]),
        .R(iReset));
  FDRE \rReadData_reg[27] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[27]),
        .Q(C_RDATA[27]),
        .R(iReset));
  FDRE \rReadData_reg[28] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[28]),
        .Q(C_RDATA[28]),
        .R(iReset));
  FDRE \rReadData_reg[29] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[29]),
        .Q(C_RDATA[29]),
        .R(iReset));
  FDRE \rReadData_reg[2] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[2]),
        .Q(C_RDATA[2]),
        .R(iReset));
  FDRE \rReadData_reg[30] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[30]),
        .Q(C_RDATA[30]),
        .R(iReset));
  FDRE \rReadData_reg[31] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[31]),
        .Q(C_RDATA[31]),
        .R(iReset));
  FDRE \rReadData_reg[3] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[3]),
        .Q(C_RDATA[3]),
        .R(iReset));
  FDRE \rReadData_reg[4] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[4]),
        .Q(C_RDATA[4]),
        .R(iReset));
  FDRE \rReadData_reg[5] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[5]),
        .Q(C_RDATA[5]),
        .R(iReset));
  FDRE \rReadData_reg[6] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[6]),
        .Q(C_RDATA[6]),
        .R(iReset));
  FDRE \rReadData_reg[7] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[7]),
        .Q(C_RDATA[7]),
        .R(iReset));
  FDRE \rReadData_reg[8] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[8]),
        .Q(C_RDATA[8]),
        .R(iReset));
  FDRE \rReadData_reg[9] 
       (.C(iClock),
        .CE(\rReadData[31]_i_1__0_n_0 ),
        .D(wCReadData[9]),
        .Q(C_RDATA[9]),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "AXI4LiteSlaveInterfaceWriteChannel" *) 
module sys_top_t4nfc_hlper_0_0_AXI4LiteSlaveInterfaceWriteChannel
   (S,
    rCoreAccWriteValid_reg,
    \rNumberOfItems_reg[23] ,
    \rNumberOfItems_reg[15] ,
    \rNumberOfItems_reg[7] ,
    addra,
    E,
    \rWriteAddress_reg[15]_0 ,
    rExtWriteValid_reg,
    \rWriteAddress_reg[2]_0 ,
    \rWriteAddress_reg[5]_0 ,
    \rWriteAddress_reg[3]_0 ,
    \rWriteAddress_reg[3]_1 ,
    \rWriteAddress_reg[5]_1 ,
    \rWriteAddress_reg[3]_2 ,
    \rWriteAddress_reg[14]_0 ,
    rNextWState,
    \FSM_onehot_rCurState_reg[2]_0 ,
    \rWriteData_reg[31]_0 ,
    C_AWREADY,
    wSPQueueCount,
    wExtWriteValid,
    wSPadWriteValid,
    wSPadReadAck,
    Q,
    \rPushDataCursor_reg[0] ,
    wCoreAccWriteValid,
    wCWriteAck,
    iReset,
    iClock,
    C_AWVALID,
    C_AWADDR,
    C_WVALID,
    C_WDATA,
    C_BREADY);
  output [6:0]S;
  output rCoreAccWriteValid_reg;
  output [7:0]\rNumberOfItems_reg[23] ;
  output [7:0]\rNumberOfItems_reg[15] ;
  output [6:0]\rNumberOfItems_reg[7] ;
  output [4:0]addra;
  output [0:0]E;
  output [4:0]\rWriteAddress_reg[15]_0 ;
  output [0:0]rExtWriteValid_reg;
  output [0:0]\rWriteAddress_reg[2]_0 ;
  output [0:0]\rWriteAddress_reg[5]_0 ;
  output [0:0]\rWriteAddress_reg[3]_0 ;
  output [0:0]\rWriteAddress_reg[3]_1 ;
  output [0:0]\rWriteAddress_reg[5]_1 ;
  output [0:0]\rWriteAddress_reg[3]_2 ;
  output \rWriteAddress_reg[14]_0 ;
  output rNextWState;
  output [1:0]\FSM_onehot_rCurState_reg[2]_0 ;
  output [31:0]\rWriteData_reg[31]_0 ;
  output C_AWREADY;
  input [29:0]wSPQueueCount;
  input wExtWriteValid;
  input wSPadWriteValid;
  input wSPadReadAck;
  input [4:0]Q;
  input \rPushDataCursor_reg[0] ;
  input wCoreAccWriteValid;
  input wCWriteAck;
  input iReset;
  input iClock;
  input C_AWVALID;
  input [15:0]C_AWADDR;
  input C_WVALID;
  input [31:0]C_WDATA;
  input C_BREADY;

  wire [15:0]C_AWADDR;
  wire C_AWREADY;
  wire C_AWVALID;
  wire C_BREADY;
  wire [31:0]C_WDATA;
  wire C_WVALID;
  wire [0:0]E;
  wire \FSM_onehot_rCurState[0]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[2]_i_1_n_0 ;
  wire [1:0]\FSM_onehot_rCurState_reg[2]_0 ;
  wire \FSM_onehot_rCurState_reg_n_0_[0] ;
  wire [4:0]Q;
  wire [6:0]S;
  wire [4:0]addra;
  wire iClock;
  wire iReset;
  wire rCoreAccWriteValid_reg;
  wire [0:0]rExtWriteValid_reg;
  wire rNextWState;
  wire [7:0]\rNumberOfItems_reg[15] ;
  wire [7:0]\rNumberOfItems_reg[23] ;
  wire [6:0]\rNumberOfItems_reg[7] ;
  wire \rPeriod[31]_i_2__0_n_0 ;
  wire \rPeriod[31]_i_2__1_n_0 ;
  wire \rPeriod[31]_i_2__2_n_0 ;
  wire \rPeriod[31]_i_2__3_n_0 ;
  wire \rPeriod[31]_i_2__4_n_0 ;
  wire \rPeriod[31]_i_2_n_0 ;
  wire \rPeriod[31]_i_3_n_0 ;
  wire \rPeriod[31]_i_4_n_0 ;
  wire \rPushDataCursor_reg[0] ;
  wire \rWriteAddress_reg[14]_0 ;
  wire [4:0]\rWriteAddress_reg[15]_0 ;
  wire [0:0]\rWriteAddress_reg[2]_0 ;
  wire [0:0]\rWriteAddress_reg[3]_0 ;
  wire [0:0]\rWriteAddress_reg[3]_1 ;
  wire [0:0]\rWriteAddress_reg[3]_2 ;
  wire [0:0]\rWriteAddress_reg[5]_0 ;
  wire [0:0]\rWriteAddress_reg[5]_1 ;
  wire [31:0]\rWriteData_reg[31]_0 ;
  wire wCWriteAck;
  wire [10:0]wCWriteAddress;
  wire wCoreAccWriteValid;
  wire wExtWriteValid;
  wire [29:0]wSPQueueCount;
  wire wSPadReadAck;
  wire wSPadWriteValid;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    C_WREADY_INST_0
       (.I0(\FSM_onehot_rCurState_reg[2]_0 [1]),
        .I1(wCWriteAck),
        .O(C_AWREADY));
  LUT5 #(
    .INIT(32'hFF707070)) 
    \FSM_onehot_rCurState[0]_i_1 
       (.I0(C_AWVALID),
        .I1(C_WVALID),
        .I2(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I3(C_BREADY),
        .I4(\FSM_onehot_rCurState_reg[2]_0 [0]),
        .O(\FSM_onehot_rCurState[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rCurState[1]_i_1 
       (.I0(C_BREADY),
        .I1(\FSM_onehot_rCurState_reg[2]_0 [0]),
        .I2(wCWriteAck),
        .I3(\FSM_onehot_rCurState_reg[2]_0 [1]),
        .O(\FSM_onehot_rCurState[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \FSM_onehot_rCurState[2]_i_1 
       (.I0(C_AWVALID),
        .I1(C_WVALID),
        .I2(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .I3(wCWriteAck),
        .I4(\FSM_onehot_rCurState_reg[2]_0 [1]),
        .O(\FSM_onehot_rCurState[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "State_INCMDREQ:100,State_AXIWRESP:010,State_Idle:001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[0] ),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_INCMDREQ:100,State_AXIWRESP:010,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg[2]_0 [0]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_INCMDREQ:100,State_AXIWRESP:010,State_Idle:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[2]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg[2]_0 [1]),
        .R(iReset));
  LUT4 #(
    .INIT(16'hFB08)) 
    Inst_SPBRAM_i_2
       (.I0(wCWriteAddress[6]),
        .I1(wSPadWriteValid),
        .I2(wSPadReadAck),
        .I3(Q[4]),
        .O(addra[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    Inst_SPBRAM_i_3
       (.I0(wCWriteAddress[5]),
        .I1(wSPadWriteValid),
        .I2(wSPadReadAck),
        .I3(Q[3]),
        .O(addra[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    Inst_SPBRAM_i_4
       (.I0(wCWriteAddress[4]),
        .I1(wSPadWriteValid),
        .I2(wSPadReadAck),
        .I3(Q[2]),
        .O(addra[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    Inst_SPBRAM_i_5
       (.I0(wCWriteAddress[3]),
        .I1(wSPadWriteValid),
        .I2(wSPadReadAck),
        .I3(Q[1]),
        .O(addra[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    Inst_SPBRAM_i_6
       (.I0(wCWriteAddress[2]),
        .I1(wSPadWriteValid),
        .I2(wSPadReadAck),
        .I3(Q[0]),
        .O(addra[0]));
  LUT3 #(
    .INIT(8'h04)) 
    rCoreAccWriteValid_i_2
       (.I0(\rWriteAddress_reg[15]_0 [3]),
        .I1(\rWriteAddress_reg[15]_0 [2]),
        .I2(\rWriteAddress_reg[15]_0 [4]),
        .O(\rWriteAddress_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    rCurWState_i_1
       (.I0(\FSM_onehot_rCurState_reg[2]_0 [1]),
        .I1(wCWriteAck),
        .O(rNextWState));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[0]_i_3 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[6]),
        .O(\rNumberOfItems_reg[7] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[0]_i_4 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[5]),
        .O(\rNumberOfItems_reg[7] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[0]_i_5 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[4]),
        .O(\rNumberOfItems_reg[7] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[0]_i_6 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[3]),
        .O(\rNumberOfItems_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[0]_i_7 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[2]),
        .O(\rNumberOfItems_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[0]_i_8 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[1]),
        .O(\rNumberOfItems_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[0]_i_9 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[0]),
        .O(\rNumberOfItems_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[16]_i_2 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[22]),
        .O(\rNumberOfItems_reg[23] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[16]_i_3 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[21]),
        .O(\rNumberOfItems_reg[23] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[16]_i_4 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[20]),
        .O(\rNumberOfItems_reg[23] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[16]_i_5 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[19]),
        .O(\rNumberOfItems_reg[23] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[16]_i_6 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[18]),
        .O(\rNumberOfItems_reg[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[16]_i_7 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[17]),
        .O(\rNumberOfItems_reg[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[16]_i_8 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[16]),
        .O(\rNumberOfItems_reg[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[16]_i_9 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[15]),
        .O(\rNumberOfItems_reg[23] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[24]_i_3 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[29]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[24]_i_4 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[28]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[24]_i_5 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[27]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[24]_i_6 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[26]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[24]_i_7 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[25]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[24]_i_8 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[24]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[24]_i_9 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[23]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[8]_i_2 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[14]),
        .O(\rNumberOfItems_reg[15] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[8]_i_3 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[13]),
        .O(\rNumberOfItems_reg[15] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[8]_i_4 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[12]),
        .O(\rNumberOfItems_reg[15] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[8]_i_5 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[11]),
        .O(\rNumberOfItems_reg[15] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[8]_i_6 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[10]),
        .O(\rNumberOfItems_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[8]_i_7 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[9]),
        .O(\rNumberOfItems_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[8]_i_8 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[8]),
        .O(\rNumberOfItems_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \rNumberOfItems[8]_i_9 
       (.I0(rCoreAccWriteValid_reg),
        .I1(wSPQueueCount[7]),
        .O(\rNumberOfItems_reg[15] [0]));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rPeriod[31]_i_1 
       (.I0(\rPeriod[31]_i_2__1_n_0 ),
        .I1(wExtWriteValid),
        .I2(\rWriteAddress_reg[15]_0 [0]),
        .I3(wCWriteAddress[8]),
        .I4(wCWriteAddress[9]),
        .I5(wCWriteAddress[10]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rPeriod[31]_i_1__0 
       (.I0(\rPeriod[31]_i_2_n_0 ),
        .I1(\rPeriod[31]_i_2__3_n_0 ),
        .I2(wExtWriteValid),
        .I3(wCWriteAddress[4]),
        .I4(wCWriteAddress[5]),
        .O(rExtWriteValid_reg));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \rPeriod[31]_i_1__1 
       (.I0(\rPeriod[31]_i_2_n_0 ),
        .I1(wCWriteAddress[2]),
        .I2(wCWriteAddress[0]),
        .I3(wCWriteAddress[3]),
        .I4(wCWriteAddress[1]),
        .I5(\rPeriod[31]_i_2__4_n_0 ),
        .O(\rWriteAddress_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \rPeriod[31]_i_1__2 
       (.I0(\rPeriod[31]_i_2_n_0 ),
        .I1(\rPeriod[31]_i_2__3_n_0 ),
        .I2(wCWriteAddress[5]),
        .I3(wCWriteAddress[4]),
        .I4(wExtWriteValid),
        .O(\rWriteAddress_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \rPeriod[31]_i_1__3 
       (.I0(wCWriteAddress[3]),
        .I1(wCWriteAddress[4]),
        .I2(\rPeriod[31]_i_2_n_0 ),
        .I3(wCWriteAddress[5]),
        .I4(\rPeriod[31]_i_3_n_0 ),
        .O(\rWriteAddress_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \rPeriod[31]_i_1__4 
       (.I0(wCWriteAddress[3]),
        .I1(wCWriteAddress[4]),
        .I2(\rPeriod[31]_i_2_n_0 ),
        .I3(\rPeriod[31]_i_3_n_0 ),
        .I4(wCWriteAddress[5]),
        .O(\rWriteAddress_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rPeriod[31]_i_1__5 
       (.I0(\rPeriod[31]_i_2__2_n_0 ),
        .I1(\rPeriod[31]_i_2__0_n_0 ),
        .I2(wCWriteAddress[5]),
        .I3(wCWriteAddress[7]),
        .I4(wCWriteAddress[6]),
        .O(\rWriteAddress_reg[5]_1 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \rPeriod[31]_i_1__6 
       (.I0(\rPeriod[31]_i_2__0_n_0 ),
        .I1(\rPeriod[31]_i_3_n_0 ),
        .I2(wCWriteAddress[3]),
        .I3(\rPeriod[31]_i_4_n_0 ),
        .O(\rWriteAddress_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rPeriod[31]_i_2 
       (.I0(wCWriteAddress[7]),
        .I1(wCWriteAddress[6]),
        .I2(wCWriteAddress[10]),
        .I3(wCWriteAddress[9]),
        .I4(wCWriteAddress[8]),
        .I5(\rWriteAddress_reg[15]_0 [0]),
        .O(\rPeriod[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rPeriod[31]_i_2__0 
       (.I0(\rWriteAddress_reg[15]_0 [0]),
        .I1(wCWriteAddress[8]),
        .I2(wCWriteAddress[9]),
        .I3(wCWriteAddress[10]),
        .O(\rPeriod[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rPeriod[31]_i_2__1 
       (.I0(\rPeriod[31]_i_2__3_n_0 ),
        .I1(wCWriteAddress[5]),
        .I2(wCWriteAddress[7]),
        .I3(wCWriteAddress[6]),
        .I4(wCWriteAddress[4]),
        .O(\rPeriod[31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \rPeriod[31]_i_2__2 
       (.I0(wCWriteAddress[2]),
        .I1(wCWriteAddress[3]),
        .I2(wCWriteAddress[0]),
        .I3(wCWriteAddress[1]),
        .I4(wExtWriteValid),
        .I5(wCWriteAddress[4]),
        .O(\rPeriod[31]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \rPeriod[31]_i_2__3 
       (.I0(wCWriteAddress[1]),
        .I1(wCWriteAddress[0]),
        .I2(wCWriteAddress[3]),
        .I3(wCWriteAddress[2]),
        .O(\rPeriod[31]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \rPeriod[31]_i_2__4 
       (.I0(wCWriteAddress[5]),
        .I1(wCWriteAddress[4]),
        .I2(wExtWriteValid),
        .O(\rPeriod[31]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \rPeriod[31]_i_3 
       (.I0(wCWriteAddress[2]),
        .I1(wCWriteAddress[0]),
        .I2(wExtWriteValid),
        .I3(wCWriteAddress[1]),
        .O(\rPeriod[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rPeriod[31]_i_4 
       (.I0(wCWriteAddress[4]),
        .I1(wCWriteAddress[6]),
        .I2(wCWriteAddress[7]),
        .I3(wCWriteAddress[5]),
        .O(\rPeriod[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \rPushDataCursor[0]_i_1 
       (.I0(\rPushDataCursor_reg[0] ),
        .I1(wCoreAccWriteValid),
        .I2(wCWriteAddress[8]),
        .I3(wCWriteAddress[9]),
        .I4(wCWriteAddress[10]),
        .I5(\rPeriod[31]_i_2__1_n_0 ),
        .O(rCoreAccWriteValid_reg));
  FDRE \rWriteAddress_reg[0] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[0]),
        .Q(wCWriteAddress[0]),
        .R(iReset));
  FDRE \rWriteAddress_reg[10] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[10]),
        .Q(wCWriteAddress[10]),
        .R(iReset));
  FDRE \rWriteAddress_reg[11] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[11]),
        .Q(\rWriteAddress_reg[15]_0 [0]),
        .R(iReset));
  FDRE \rWriteAddress_reg[12] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[12]),
        .Q(\rWriteAddress_reg[15]_0 [1]),
        .R(iReset));
  FDRE \rWriteAddress_reg[13] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[13]),
        .Q(\rWriteAddress_reg[15]_0 [2]),
        .R(iReset));
  FDRE \rWriteAddress_reg[14] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[14]),
        .Q(\rWriteAddress_reg[15]_0 [3]),
        .R(iReset));
  FDRE \rWriteAddress_reg[15] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[15]),
        .Q(\rWriteAddress_reg[15]_0 [4]),
        .R(iReset));
  FDRE \rWriteAddress_reg[1] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[1]),
        .Q(wCWriteAddress[1]),
        .R(iReset));
  FDRE \rWriteAddress_reg[2] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[2]),
        .Q(wCWriteAddress[2]),
        .R(iReset));
  FDRE \rWriteAddress_reg[3] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[3]),
        .Q(wCWriteAddress[3]),
        .R(iReset));
  FDRE \rWriteAddress_reg[4] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[4]),
        .Q(wCWriteAddress[4]),
        .R(iReset));
  FDRE \rWriteAddress_reg[5] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[5]),
        .Q(wCWriteAddress[5]),
        .R(iReset));
  FDRE \rWriteAddress_reg[6] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[6]),
        .Q(wCWriteAddress[6]),
        .R(iReset));
  FDRE \rWriteAddress_reg[7] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[7]),
        .Q(wCWriteAddress[7]),
        .R(iReset));
  FDRE \rWriteAddress_reg[8] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[8]),
        .Q(wCWriteAddress[8]),
        .R(iReset));
  FDRE \rWriteAddress_reg[9] 
       (.C(iClock),
        .CE(C_AWVALID),
        .D(C_AWADDR[9]),
        .Q(wCWriteAddress[9]),
        .R(iReset));
  FDRE \rWriteData_reg[0] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[0]),
        .Q(\rWriteData_reg[31]_0 [0]),
        .R(iReset));
  FDRE \rWriteData_reg[10] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[10]),
        .Q(\rWriteData_reg[31]_0 [10]),
        .R(iReset));
  FDRE \rWriteData_reg[11] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[11]),
        .Q(\rWriteData_reg[31]_0 [11]),
        .R(iReset));
  FDRE \rWriteData_reg[12] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[12]),
        .Q(\rWriteData_reg[31]_0 [12]),
        .R(iReset));
  FDRE \rWriteData_reg[13] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[13]),
        .Q(\rWriteData_reg[31]_0 [13]),
        .R(iReset));
  FDRE \rWriteData_reg[14] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[14]),
        .Q(\rWriteData_reg[31]_0 [14]),
        .R(iReset));
  FDRE \rWriteData_reg[15] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[15]),
        .Q(\rWriteData_reg[31]_0 [15]),
        .R(iReset));
  FDRE \rWriteData_reg[16] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[16]),
        .Q(\rWriteData_reg[31]_0 [16]),
        .R(iReset));
  FDRE \rWriteData_reg[17] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[17]),
        .Q(\rWriteData_reg[31]_0 [17]),
        .R(iReset));
  FDRE \rWriteData_reg[18] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[18]),
        .Q(\rWriteData_reg[31]_0 [18]),
        .R(iReset));
  FDRE \rWriteData_reg[19] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[19]),
        .Q(\rWriteData_reg[31]_0 [19]),
        .R(iReset));
  FDRE \rWriteData_reg[1] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[1]),
        .Q(\rWriteData_reg[31]_0 [1]),
        .R(iReset));
  FDRE \rWriteData_reg[20] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[20]),
        .Q(\rWriteData_reg[31]_0 [20]),
        .R(iReset));
  FDRE \rWriteData_reg[21] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[21]),
        .Q(\rWriteData_reg[31]_0 [21]),
        .R(iReset));
  FDRE \rWriteData_reg[22] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[22]),
        .Q(\rWriteData_reg[31]_0 [22]),
        .R(iReset));
  FDRE \rWriteData_reg[23] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[23]),
        .Q(\rWriteData_reg[31]_0 [23]),
        .R(iReset));
  FDRE \rWriteData_reg[24] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[24]),
        .Q(\rWriteData_reg[31]_0 [24]),
        .R(iReset));
  FDRE \rWriteData_reg[25] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[25]),
        .Q(\rWriteData_reg[31]_0 [25]),
        .R(iReset));
  FDRE \rWriteData_reg[26] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[26]),
        .Q(\rWriteData_reg[31]_0 [26]),
        .R(iReset));
  FDRE \rWriteData_reg[27] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[27]),
        .Q(\rWriteData_reg[31]_0 [27]),
        .R(iReset));
  FDRE \rWriteData_reg[28] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[28]),
        .Q(\rWriteData_reg[31]_0 [28]),
        .R(iReset));
  FDRE \rWriteData_reg[29] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[29]),
        .Q(\rWriteData_reg[31]_0 [29]),
        .R(iReset));
  FDRE \rWriteData_reg[2] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[2]),
        .Q(\rWriteData_reg[31]_0 [2]),
        .R(iReset));
  FDRE \rWriteData_reg[30] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[30]),
        .Q(\rWriteData_reg[31]_0 [30]),
        .R(iReset));
  FDRE \rWriteData_reg[31] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[31]),
        .Q(\rWriteData_reg[31]_0 [31]),
        .R(iReset));
  FDRE \rWriteData_reg[3] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[3]),
        .Q(\rWriteData_reg[31]_0 [3]),
        .R(iReset));
  FDRE \rWriteData_reg[4] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[4]),
        .Q(\rWriteData_reg[31]_0 [4]),
        .R(iReset));
  FDRE \rWriteData_reg[5] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[5]),
        .Q(\rWriteData_reg[31]_0 [5]),
        .R(iReset));
  FDRE \rWriteData_reg[6] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[6]),
        .Q(\rWriteData_reg[31]_0 [6]),
        .R(iReset));
  FDRE \rWriteData_reg[7] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[7]),
        .Q(\rWriteData_reg[31]_0 [7]),
        .R(iReset));
  FDRE \rWriteData_reg[8] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[8]),
        .Q(\rWriteData_reg[31]_0 [8]),
        .R(iReset));
  FDRE \rWriteData_reg[9] 
       (.C(iClock),
        .CE(C_WVALID),
        .D(C_WDATA[9]),
        .Q(\rWriteData_reg[31]_0 [9]),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "AXI4MasterInterface" *) 
module sys_top_t4nfc_hlper_0_0_AXI4MasterInterface
   (Q,
    D_WLAST,
    \rCurWLengthZeroBase_reg[7]_0 ,
    \rCurWriteAddress_reg[31]_0 ,
    in10,
    \FSM_onehot_rRCurState_reg[3]_0 ,
    D_ARADDR,
    D_ARLEN,
    D_RREADY,
    ofromECCRValid,
    ofromECCRLast,
    D_AWREADY,
    \FSM_onehot_rWCurState_reg[3]_0 ,
    ifromECCWValid,
    \rCurWLengthZeroBase_reg[0]_0 ,
    D_WREADY,
    D_BVALID,
    wDWChCmpt2DMALength,
    D,
    \rCurWriteAddress_reg[0]_0 ,
    iReset,
    iClock,
    D_ARREADY,
    ifromECCRReady,
    D_RVALID,
    ifromECCRCmdValid,
    ifromECCRLength,
    ifromECCRAddress);
  output [2:0]Q;
  output D_WLAST;
  output [7:0]\rCurWLengthZeroBase_reg[7]_0 ;
  output [31:0]\rCurWriteAddress_reg[31]_0 ;
  output [30:0]in10;
  output [1:0]\FSM_onehot_rRCurState_reg[3]_0 ;
  output [31:0]D_ARADDR;
  output [7:0]D_ARLEN;
  output D_RREADY;
  output ofromECCRValid;
  output ofromECCRLast;
  input D_AWREADY;
  input \FSM_onehot_rWCurState_reg[3]_0 ;
  input ifromECCWValid;
  input [1:0]\rCurWLengthZeroBase_reg[0]_0 ;
  input D_WREADY;
  input D_BVALID;
  input [15:0]wDWChCmpt2DMALength;
  input [30:0]D;
  input [0:0]\rCurWriteAddress_reg[0]_0 ;
  input iReset;
  input iClock;
  input D_ARREADY;
  input ifromECCRReady;
  input D_RVALID;
  input ifromECCRCmdValid;
  input [15:0]ifromECCRLength;
  input [31:0]ifromECCRAddress;

  wire [30:0]D;
  wire [31:0]D_ARADDR;
  wire [7:0]D_ARLEN;
  wire D_ARREADY;
  wire D_AWREADY;
  wire D_BVALID;
  wire D_RREADY;
  wire D_RVALID;
  wire D_WLAST;
  wire D_WLAST_INST_0_i_1_n_0;
  wire D_WREADY;
  wire \FSM_onehot_rRCurState[0]_i_1_n_0 ;
  wire \FSM_onehot_rRCurState[0]_i_2_n_0 ;
  wire \FSM_onehot_rRCurState[0]_i_3_n_0 ;
  wire \FSM_onehot_rRCurState[0]_i_4_n_0 ;
  wire \FSM_onehot_rRCurState[0]_i_5_n_0 ;
  wire \FSM_onehot_rRCurState[0]_i_6_n_0 ;
  wire \FSM_onehot_rRCurState[1]_i_1_n_0 ;
  wire \FSM_onehot_rRCurState[2]_i_1_n_0 ;
  wire \FSM_onehot_rRCurState[3]_i_1_n_0 ;
  wire [1:0]\FSM_onehot_rRCurState_reg[3]_0 ;
  wire \FSM_onehot_rWCurState[0]_i_1_n_0 ;
  wire \FSM_onehot_rWCurState[1]_i_1_n_0 ;
  wire \FSM_onehot_rWCurState[2]_i_1_n_0 ;
  wire \FSM_onehot_rWCurState[3]_i_1_n_0 ;
  wire \FSM_onehot_rWCurState[3]_i_2_n_0 ;
  wire \FSM_onehot_rWCurState[4]_i_1_n_0 ;
  wire \FSM_onehot_rWCurState[4]_i_2_n_0 ;
  wire \FSM_onehot_rWCurState[4]_i_3_n_0 ;
  wire \FSM_onehot_rWCurState[4]_i_4_n_0 ;
  wire \FSM_onehot_rWCurState[4]_i_5_n_0 ;
  wire \FSM_onehot_rWCurState_reg[3]_0 ;
  wire \FSM_onehot_rWCurState_reg_n_0_[1] ;
  wire [2:0]Q;
  wire iClock;
  wire iReset;
  wire [31:0]ifromECCRAddress;
  wire ifromECCRCmdValid;
  wire [15:0]ifromECCRLength;
  wire ifromECCRReady;
  wire ifromECCWValid;
  wire [30:0]in10;
  wire [15:0]in12;
  wire [15:0]in13;
  wire [31:1]in9;
  wire ofromECCRLast;
  wire ofromECCRLast_INST_0_i_1_n_0;
  wire ofromECCRLast_INST_0_i_2_n_0;
  wire ofromECCRLast_INST_0_i_3_n_0;
  wire ofromECCRLast_INST_0_i_4_n_0;
  wire ofromECCRLast_INST_0_i_5_n_0;
  wire ofromECCRLast_INST_0_i_6_n_0;
  wire ofromECCRValid;
  wire p_0_in8_in;
  wire rCurDividedRBeats1;
  wire rCurDividedRBeats1_carry_i_10_n_0;
  wire rCurDividedRBeats1_carry_i_11_n_0;
  wire rCurDividedRBeats1_carry_i_12_n_0;
  wire rCurDividedRBeats1_carry_i_13_n_0;
  wire rCurDividedRBeats1_carry_i_14_n_0;
  wire rCurDividedRBeats1_carry_i_15_n_0;
  wire rCurDividedRBeats1_carry_i_16_n_0;
  wire rCurDividedRBeats1_carry_i_17_n_0;
  wire rCurDividedRBeats1_carry_i_1_n_0;
  wire rCurDividedRBeats1_carry_i_2_n_0;
  wire rCurDividedRBeats1_carry_i_3_n_0;
  wire rCurDividedRBeats1_carry_i_4_n_0;
  wire rCurDividedRBeats1_carry_i_5_n_0;
  wire rCurDividedRBeats1_carry_i_6_n_0;
  wire rCurDividedRBeats1_carry_i_7_n_0;
  wire rCurDividedRBeats1_carry_i_8_n_0;
  wire rCurDividedRBeats1_carry_i_9_n_0;
  wire rCurDividedRBeats1_carry_n_1;
  wire rCurDividedRBeats1_carry_n_2;
  wire rCurDividedRBeats1_carry_n_3;
  wire rCurDividedRBeats1_carry_n_4;
  wire rCurDividedRBeats1_carry_n_5;
  wire rCurDividedRBeats1_carry_n_6;
  wire rCurDividedRBeats1_carry_n_7;
  wire rCurDividedWBeats1;
  wire rCurDividedWBeats1_carry_i_10_n_0;
  wire rCurDividedWBeats1_carry_i_11_n_0;
  wire rCurDividedWBeats1_carry_i_12_n_0;
  wire rCurDividedWBeats1_carry_i_13_n_0;
  wire rCurDividedWBeats1_carry_i_14_n_0;
  wire rCurDividedWBeats1_carry_i_15_n_0;
  wire rCurDividedWBeats1_carry_i_16_n_0;
  wire rCurDividedWBeats1_carry_i_17_n_0;
  wire rCurDividedWBeats1_carry_i_1_n_0;
  wire rCurDividedWBeats1_carry_i_2_n_0;
  wire rCurDividedWBeats1_carry_i_3_n_0;
  wire rCurDividedWBeats1_carry_i_4_n_0;
  wire rCurDividedWBeats1_carry_i_5_n_0;
  wire rCurDividedWBeats1_carry_i_6_n_0;
  wire rCurDividedWBeats1_carry_i_7_n_0;
  wire rCurDividedWBeats1_carry_i_8_n_0;
  wire rCurDividedWBeats1_carry_i_9_n_0;
  wire rCurDividedWBeats1_carry_n_1;
  wire rCurDividedWBeats1_carry_n_2;
  wire rCurDividedWBeats1_carry_n_3;
  wire rCurDividedWBeats1_carry_n_4;
  wire rCurDividedWBeats1_carry_n_5;
  wire rCurDividedWBeats1_carry_n_6;
  wire rCurDividedWBeats1_carry_n_7;
  wire [15:0]rCurRLength;
  wire [7:0]rCurRLengthZeroBase;
  wire \rCurRLengthZeroBase[0]_i_2_n_0 ;
  wire \rCurRLengthZeroBase[1]_i_2_n_0 ;
  wire \rCurRLengthZeroBase[1]_i_3_n_0 ;
  wire \rCurRLengthZeroBase[2]_i_2_n_0 ;
  wire \rCurRLengthZeroBase[2]_i_3_n_0 ;
  wire \rCurRLengthZeroBase[3]_i_2_n_0 ;
  wire \rCurRLengthZeroBase[3]_i_3_n_0 ;
  wire \rCurRLengthZeroBase[3]_i_4_n_0 ;
  wire \rCurRLengthZeroBase[4]_i_2_n_0 ;
  wire \rCurRLengthZeroBase[4]_i_3_n_0 ;
  wire \rCurRLengthZeroBase[5]_i_2_n_0 ;
  wire \rCurRLengthZeroBase[5]_i_3_n_0 ;
  wire \rCurRLengthZeroBase[6]_i_2_n_0 ;
  wire \rCurRLengthZeroBase[7]_i_1_n_0 ;
  wire \rCurRLengthZeroBase[7]_i_3_n_0 ;
  wire \rCurRLengthZeroBase[7]_i_4_n_0 ;
  wire \rCurRLengthZeroBase[7]_i_5_n_0 ;
  wire \rCurRLengthZeroBase[7]_i_6_n_0 ;
  wire \rCurRLengthZeroBase[7]_i_7_n_0 ;
  wire \rCurRLengthZeroBase[7]_i_8_n_0 ;
  wire \rCurRLength[0]_i_1_n_0 ;
  wire \rCurRLength[0]_i_2_n_0 ;
  wire \rCurRLength[10]_i_1_n_0 ;
  wire \rCurRLength[11]_i_1_n_0 ;
  wire \rCurRLength[12]_i_1_n_0 ;
  wire \rCurRLength[13]_i_1_n_0 ;
  wire \rCurRLength[14]_i_1_n_0 ;
  wire \rCurRLength[15]_i_1_n_0 ;
  wire \rCurRLength[1]_i_1_n_0 ;
  wire \rCurRLength[2]_i_1_n_0 ;
  wire \rCurRLength[3]_i_1_n_0 ;
  wire \rCurRLength[4]_i_1_n_0 ;
  wire \rCurRLength[5]_i_1_n_0 ;
  wire \rCurRLength[6]_i_1_n_0 ;
  wire \rCurRLength[7]_i_1_n_0 ;
  wire \rCurRLength[7]_i_2_n_0 ;
  wire \rCurRLength[8]_i_1_n_0 ;
  wire \rCurRLength[8]_i_2_n_0 ;
  wire \rCurRLength[9]_i_1_n_0 ;
  wire rCurRLength_2;
  wire [31:0]rCurReadAddress;
  wire \rCurReadAddress[16]_i_10_n_0 ;
  wire \rCurReadAddress[16]_i_3_n_0 ;
  wire \rCurReadAddress[16]_i_4_n_0 ;
  wire \rCurReadAddress[16]_i_5_n_0 ;
  wire \rCurReadAddress[16]_i_6_n_0 ;
  wire \rCurReadAddress[16]_i_7_n_0 ;
  wire \rCurReadAddress[16]_i_8_n_0 ;
  wire \rCurReadAddress[16]_i_9_n_0 ;
  wire \rCurReadAddress[24]_i_3_n_0 ;
  wire \rCurReadAddress[31]_i_1_n_0 ;
  wire \rCurReadAddress[8]_i_3_n_0 ;
  wire \rCurReadAddress[8]_i_4_n_0 ;
  wire \rCurReadAddress[8]_i_5_n_0 ;
  wire \rCurReadAddress[8]_i_6_n_0 ;
  wire \rCurReadAddress[8]_i_7_n_0 ;
  wire \rCurReadAddress[8]_i_8_n_0 ;
  wire \rCurReadAddress[8]_i_9_n_0 ;
  wire \rCurReadAddress_reg[16]_i_2_n_0 ;
  wire \rCurReadAddress_reg[16]_i_2_n_1 ;
  wire \rCurReadAddress_reg[16]_i_2_n_2 ;
  wire \rCurReadAddress_reg[16]_i_2_n_3 ;
  wire \rCurReadAddress_reg[16]_i_2_n_4 ;
  wire \rCurReadAddress_reg[16]_i_2_n_5 ;
  wire \rCurReadAddress_reg[16]_i_2_n_6 ;
  wire \rCurReadAddress_reg[16]_i_2_n_7 ;
  wire \rCurReadAddress_reg[24]_i_2_n_0 ;
  wire \rCurReadAddress_reg[24]_i_2_n_1 ;
  wire \rCurReadAddress_reg[24]_i_2_n_2 ;
  wire \rCurReadAddress_reg[24]_i_2_n_3 ;
  wire \rCurReadAddress_reg[24]_i_2_n_4 ;
  wire \rCurReadAddress_reg[24]_i_2_n_5 ;
  wire \rCurReadAddress_reg[24]_i_2_n_6 ;
  wire \rCurReadAddress_reg[24]_i_2_n_7 ;
  wire \rCurReadAddress_reg[31]_i_3_n_2 ;
  wire \rCurReadAddress_reg[31]_i_3_n_3 ;
  wire \rCurReadAddress_reg[31]_i_3_n_4 ;
  wire \rCurReadAddress_reg[31]_i_3_n_5 ;
  wire \rCurReadAddress_reg[31]_i_3_n_6 ;
  wire \rCurReadAddress_reg[31]_i_3_n_7 ;
  wire \rCurReadAddress_reg[8]_i_2_n_0 ;
  wire \rCurReadAddress_reg[8]_i_2_n_1 ;
  wire \rCurReadAddress_reg[8]_i_2_n_2 ;
  wire \rCurReadAddress_reg[8]_i_2_n_3 ;
  wire \rCurReadAddress_reg[8]_i_2_n_4 ;
  wire \rCurReadAddress_reg[8]_i_2_n_5 ;
  wire \rCurReadAddress_reg[8]_i_2_n_6 ;
  wire \rCurReadAddress_reg[8]_i_2_n_7 ;
  wire [15:0]rCurWLength;
  wire [7:0]rCurWLengthZeroBase;
  wire \rCurWLengthZeroBase[0]_i_2_n_0 ;
  wire \rCurWLengthZeroBase[1]_i_2_n_0 ;
  wire \rCurWLengthZeroBase[1]_i_3_n_0 ;
  wire \rCurWLengthZeroBase[2]_i_2_n_0 ;
  wire \rCurWLengthZeroBase[2]_i_3_n_0 ;
  wire \rCurWLengthZeroBase[3]_i_2_n_0 ;
  wire \rCurWLengthZeroBase[3]_i_3_n_0 ;
  wire \rCurWLengthZeroBase[3]_i_4_n_0 ;
  wire \rCurWLengthZeroBase[4]_i_2_n_0 ;
  wire \rCurWLengthZeroBase[4]_i_3_n_0 ;
  wire \rCurWLengthZeroBase[5]_i_2_n_0 ;
  wire \rCurWLengthZeroBase[5]_i_3_n_0 ;
  wire \rCurWLengthZeroBase[6]_i_2_n_0 ;
  wire \rCurWLengthZeroBase[7]_i_1_n_0 ;
  wire \rCurWLengthZeroBase[7]_i_3_n_0 ;
  wire \rCurWLengthZeroBase[7]_i_4_n_0 ;
  wire \rCurWLengthZeroBase[7]_i_5_n_0 ;
  wire \rCurWLengthZeroBase[7]_i_6_n_0 ;
  wire \rCurWLengthZeroBase[7]_i_7_n_0 ;
  wire \rCurWLengthZeroBase[7]_i_8_n_0 ;
  wire [1:0]\rCurWLengthZeroBase_reg[0]_0 ;
  wire [7:0]\rCurWLengthZeroBase_reg[7]_0 ;
  wire \rCurWLength[0]_i_1_n_0 ;
  wire \rCurWLength[0]_i_2_n_0 ;
  wire \rCurWLength[10]_i_1_n_0 ;
  wire \rCurWLength[11]_i_1_n_0 ;
  wire \rCurWLength[12]_i_1_n_0 ;
  wire \rCurWLength[13]_i_1_n_0 ;
  wire \rCurWLength[14]_i_1_n_0 ;
  wire \rCurWLength[15]_i_1_n_0 ;
  wire \rCurWLength[1]_i_1_n_0 ;
  wire \rCurWLength[2]_i_1_n_0 ;
  wire \rCurWLength[3]_i_1_n_0 ;
  wire \rCurWLength[4]_i_1_n_0 ;
  wire \rCurWLength[5]_i_1_n_0 ;
  wire \rCurWLength[6]_i_1_n_0 ;
  wire \rCurWLength[7]_i_1_n_0 ;
  wire \rCurWLength[7]_i_2_n_0 ;
  wire \rCurWLength[8]_i_1_n_0 ;
  wire \rCurWLength[8]_i_2_n_0 ;
  wire \rCurWLength[9]_i_1_n_0 ;
  wire rCurWLength_1;
  wire [0:0]rCurWriteAddress;
  wire \rCurWriteAddress[16]_i_10_n_0 ;
  wire \rCurWriteAddress[16]_i_3_n_0 ;
  wire \rCurWriteAddress[16]_i_4_n_0 ;
  wire \rCurWriteAddress[16]_i_5_n_0 ;
  wire \rCurWriteAddress[16]_i_6_n_0 ;
  wire \rCurWriteAddress[16]_i_7_n_0 ;
  wire \rCurWriteAddress[16]_i_8_n_0 ;
  wire \rCurWriteAddress[16]_i_9_n_0 ;
  wire \rCurWriteAddress[24]_i_3_n_0 ;
  wire \rCurWriteAddress[31]_i_1_n_0 ;
  wire \rCurWriteAddress[8]_i_3_n_0 ;
  wire \rCurWriteAddress[8]_i_4_n_0 ;
  wire \rCurWriteAddress[8]_i_5_n_0 ;
  wire \rCurWriteAddress[8]_i_6_n_0 ;
  wire \rCurWriteAddress[8]_i_7_n_0 ;
  wire \rCurWriteAddress[8]_i_8_n_0 ;
  wire \rCurWriteAddress[8]_i_9_n_0 ;
  wire [0:0]\rCurWriteAddress_reg[0]_0 ;
  wire \rCurWriteAddress_reg[16]_i_2_n_0 ;
  wire \rCurWriteAddress_reg[16]_i_2_n_1 ;
  wire \rCurWriteAddress_reg[16]_i_2_n_2 ;
  wire \rCurWriteAddress_reg[16]_i_2_n_3 ;
  wire \rCurWriteAddress_reg[16]_i_2_n_4 ;
  wire \rCurWriteAddress_reg[16]_i_2_n_5 ;
  wire \rCurWriteAddress_reg[16]_i_2_n_6 ;
  wire \rCurWriteAddress_reg[16]_i_2_n_7 ;
  wire \rCurWriteAddress_reg[24]_i_2_n_0 ;
  wire \rCurWriteAddress_reg[24]_i_2_n_1 ;
  wire \rCurWriteAddress_reg[24]_i_2_n_2 ;
  wire \rCurWriteAddress_reg[24]_i_2_n_3 ;
  wire \rCurWriteAddress_reg[24]_i_2_n_4 ;
  wire \rCurWriteAddress_reg[24]_i_2_n_5 ;
  wire \rCurWriteAddress_reg[24]_i_2_n_6 ;
  wire \rCurWriteAddress_reg[24]_i_2_n_7 ;
  wire [31:0]\rCurWriteAddress_reg[31]_0 ;
  wire \rCurWriteAddress_reg[31]_i_3_n_2 ;
  wire \rCurWriteAddress_reg[31]_i_3_n_3 ;
  wire \rCurWriteAddress_reg[31]_i_3_n_4 ;
  wire \rCurWriteAddress_reg[31]_i_3_n_5 ;
  wire \rCurWriteAddress_reg[31]_i_3_n_6 ;
  wire \rCurWriteAddress_reg[31]_i_3_n_7 ;
  wire \rCurWriteAddress_reg[8]_i_2_n_0 ;
  wire \rCurWriteAddress_reg[8]_i_2_n_1 ;
  wire \rCurWriteAddress_reg[8]_i_2_n_2 ;
  wire \rCurWriteAddress_reg[8]_i_2_n_3 ;
  wire \rCurWriteAddress_reg[8]_i_2_n_4 ;
  wire \rCurWriteAddress_reg[8]_i_2_n_5 ;
  wire \rCurWriteAddress_reg[8]_i_2_n_6 ;
  wire \rCurWriteAddress_reg[8]_i_2_n_7 ;
  wire [15:0]rRemainingRBeats;
  wire rRemainingRBeats0_carry__0_i_1_n_0;
  wire rRemainingRBeats0_carry__0_i_2_n_0;
  wire rRemainingRBeats0_carry__0_i_3_n_0;
  wire rRemainingRBeats0_carry__0_i_4_n_0;
  wire rRemainingRBeats0_carry__0_i_5_n_0;
  wire rRemainingRBeats0_carry__0_i_6_n_0;
  wire rRemainingRBeats0_carry__0_i_7_n_0;
  wire rRemainingRBeats0_carry__0_i_8_n_0;
  wire rRemainingRBeats0_carry__0_n_1;
  wire rRemainingRBeats0_carry__0_n_2;
  wire rRemainingRBeats0_carry__0_n_3;
  wire rRemainingRBeats0_carry__0_n_4;
  wire rRemainingRBeats0_carry__0_n_5;
  wire rRemainingRBeats0_carry__0_n_6;
  wire rRemainingRBeats0_carry__0_n_7;
  wire rRemainingRBeats0_carry_i_1_n_0;
  wire rRemainingRBeats0_carry_i_2_n_0;
  wire rRemainingRBeats0_carry_i_3_n_0;
  wire rRemainingRBeats0_carry_i_4_n_0;
  wire rRemainingRBeats0_carry_i_5_n_0;
  wire rRemainingRBeats0_carry_i_6_n_0;
  wire rRemainingRBeats0_carry_i_7_n_0;
  wire rRemainingRBeats0_carry_i_8_n_0;
  wire rRemainingRBeats0_carry_n_0;
  wire rRemainingRBeats0_carry_n_1;
  wire rRemainingRBeats0_carry_n_2;
  wire rRemainingRBeats0_carry_n_3;
  wire rRemainingRBeats0_carry_n_4;
  wire rRemainingRBeats0_carry_n_5;
  wire rRemainingRBeats0_carry_n_6;
  wire rRemainingRBeats0_carry_n_7;
  wire \rRemainingRBeats_reg_n_0_[0] ;
  wire \rRemainingRBeats_reg_n_0_[10] ;
  wire \rRemainingRBeats_reg_n_0_[11] ;
  wire \rRemainingRBeats_reg_n_0_[12] ;
  wire \rRemainingRBeats_reg_n_0_[13] ;
  wire \rRemainingRBeats_reg_n_0_[14] ;
  wire \rRemainingRBeats_reg_n_0_[15] ;
  wire \rRemainingRBeats_reg_n_0_[1] ;
  wire \rRemainingRBeats_reg_n_0_[2] ;
  wire \rRemainingRBeats_reg_n_0_[3] ;
  wire \rRemainingRBeats_reg_n_0_[4] ;
  wire \rRemainingRBeats_reg_n_0_[5] ;
  wire \rRemainingRBeats_reg_n_0_[6] ;
  wire \rRemainingRBeats_reg_n_0_[7] ;
  wire \rRemainingRBeats_reg_n_0_[8] ;
  wire \rRemainingRBeats_reg_n_0_[9] ;
  wire [15:0]rRemainingWBeats;
  wire rRemainingWBeats0_carry__0_i_1_n_0;
  wire rRemainingWBeats0_carry__0_i_2_n_0;
  wire rRemainingWBeats0_carry__0_i_3_n_0;
  wire rRemainingWBeats0_carry__0_i_4_n_0;
  wire rRemainingWBeats0_carry__0_i_5_n_0;
  wire rRemainingWBeats0_carry__0_i_6_n_0;
  wire rRemainingWBeats0_carry__0_i_7_n_0;
  wire rRemainingWBeats0_carry__0_i_8_n_0;
  wire rRemainingWBeats0_carry__0_n_1;
  wire rRemainingWBeats0_carry__0_n_2;
  wire rRemainingWBeats0_carry__0_n_3;
  wire rRemainingWBeats0_carry__0_n_4;
  wire rRemainingWBeats0_carry__0_n_5;
  wire rRemainingWBeats0_carry__0_n_6;
  wire rRemainingWBeats0_carry__0_n_7;
  wire rRemainingWBeats0_carry_i_1_n_0;
  wire rRemainingWBeats0_carry_i_2_n_0;
  wire rRemainingWBeats0_carry_i_3_n_0;
  wire rRemainingWBeats0_carry_i_4_n_0;
  wire rRemainingWBeats0_carry_i_5_n_0;
  wire rRemainingWBeats0_carry_i_6_n_0;
  wire rRemainingWBeats0_carry_i_7_n_0;
  wire rRemainingWBeats0_carry_i_8_n_0;
  wire rRemainingWBeats0_carry_n_0;
  wire rRemainingWBeats0_carry_n_1;
  wire rRemainingWBeats0_carry_n_2;
  wire rRemainingWBeats0_carry_n_3;
  wire rRemainingWBeats0_carry_n_4;
  wire rRemainingWBeats0_carry_n_5;
  wire rRemainingWBeats0_carry_n_6;
  wire rRemainingWBeats0_carry_n_7;
  wire [15:0]rRemainingWBeats_0;
  wire [15:0]wDWChCmpt2DMALength;
  wire [7:0]NLW_rCurDividedRBeats1_carry_O_UNCONNECTED;
  wire [7:0]NLW_rCurDividedWBeats1_carry_O_UNCONNECTED;
  wire [7:6]\NLW_rCurReadAddress_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_rCurReadAddress_reg[31]_i_3_O_UNCONNECTED ;
  wire [7:6]\NLW_rCurWriteAddress_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_rCurWriteAddress_reg[31]_i_3_O_UNCONNECTED ;
  wire [7:7]NLW_rRemainingRBeats0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_rRemainingWBeats0_carry__0_CO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    D_RREADY_INST_0
       (.I0(ifromECCRReady),
        .I1(p_0_in8_in),
        .O(D_RREADY));
  LUT5 #(
    .INIT(32'h00000001)) 
    D_WLAST_INST_0
       (.I0(\rCurWLengthZeroBase_reg[7]_0 [1]),
        .I1(\rCurWLengthZeroBase_reg[7]_0 [2]),
        .I2(\rCurWLengthZeroBase_reg[7]_0 [0]),
        .I3(\rCurWLengthZeroBase_reg[7]_0 [3]),
        .I4(D_WLAST_INST_0_i_1_n_0),
        .O(D_WLAST));
  LUT4 #(
    .INIT(16'hFFFE)) 
    D_WLAST_INST_0_i_1
       (.I0(\rCurWLengthZeroBase_reg[7]_0 [7]),
        .I1(\rCurWLengthZeroBase_reg[7]_0 [5]),
        .I2(\rCurWLengthZeroBase_reg[7]_0 [6]),
        .I3(\rCurWLengthZeroBase_reg[7]_0 [4]),
        .O(D_WLAST_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rRCurState[0]_i_1 
       (.I0(rCurRLength_2),
        .I1(ofromECCRLast_INST_0_i_1_n_0),
        .I2(\FSM_onehot_rRCurState[0]_i_2_n_0 ),
        .I3(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .O(\FSM_onehot_rRCurState[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \FSM_onehot_rRCurState[0]_i_2 
       (.I0(ifromECCRCmdValid),
        .I1(\FSM_onehot_rRCurState[0]_i_3_n_0 ),
        .I2(\FSM_onehot_rRCurState[0]_i_4_n_0 ),
        .I3(\FSM_onehot_rRCurState[0]_i_5_n_0 ),
        .I4(\FSM_onehot_rRCurState[0]_i_6_n_0 ),
        .O(\FSM_onehot_rRCurState[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rRCurState[0]_i_3 
       (.I0(ifromECCRLength[8]),
        .I1(ifromECCRLength[3]),
        .I2(ifromECCRLength[4]),
        .I3(ifromECCRLength[2]),
        .O(\FSM_onehot_rRCurState[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rRCurState[0]_i_4 
       (.I0(ifromECCRLength[10]),
        .I1(ifromECCRLength[0]),
        .I2(ifromECCRLength[9]),
        .I3(ifromECCRLength[6]),
        .O(\FSM_onehot_rRCurState[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_rRCurState[0]_i_5 
       (.I0(ifromECCRLength[13]),
        .I1(ifromECCRLength[5]),
        .I2(ifromECCRLength[11]),
        .I3(ifromECCRLength[7]),
        .O(\FSM_onehot_rRCurState[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rRCurState[0]_i_6 
       (.I0(ifromECCRLength[14]),
        .I1(ifromECCRLength[1]),
        .I2(ifromECCRLength[15]),
        .I3(ifromECCRLength[12]),
        .O(\FSM_onehot_rRCurState[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF88FF888F88FF88)) 
    \FSM_onehot_rRCurState[1]_i_1 
       (.I0(\FSM_onehot_rRCurState_reg[3]_0 [1]),
        .I1(D_ARREADY),
        .I2(ifromECCRReady),
        .I3(p_0_in8_in),
        .I4(D_RVALID),
        .I5(ofromECCRLast_INST_0_i_2_n_0),
        .O(\FSM_onehot_rRCurState[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF400040004000)) 
    \FSM_onehot_rRCurState[2]_i_1 
       (.I0(ofromECCRLast_INST_0_i_2_n_0),
        .I1(D_RVALID),
        .I2(p_0_in8_in),
        .I3(ifromECCRReady),
        .I4(\FSM_onehot_rRCurState[0]_i_2_n_0 ),
        .I5(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .O(\FSM_onehot_rRCurState[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_rRCurState[3]_i_1 
       (.I0(ofromECCRLast_INST_0_i_1_n_0),
        .I1(rCurRLength_2),
        .I2(D_ARREADY),
        .I3(\FSM_onehot_rRCurState_reg[3]_0 [1]),
        .O(\FSM_onehot_rRCurState[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RState_Idle:0001,RState_Request:1000,RState_Forward:0010,RState_Divide:0100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rRCurState_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rRCurState[0]_i_1_n_0 ),
        .Q(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "RState_Idle:0001,RState_Request:1000,RState_Forward:0010,RState_Divide:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rRCurState_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rRCurState[1]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(iReset));
  (* FSM_ENCODED_STATES = "RState_Idle:0001,RState_Request:1000,RState_Forward:0010,RState_Divide:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rRCurState_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rRCurState[2]_i_1_n_0 ),
        .Q(rCurRLength_2),
        .R(iReset));
  (* FSM_ENCODED_STATES = "RState_Idle:0001,RState_Request:1000,RState_Forward:0010,RState_Divide:0100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rRCurState_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rRCurState[3]_i_1_n_0 ),
        .Q(\FSM_onehot_rRCurState_reg[3]_0 [1]),
        .R(iReset));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rWCurState[0]_i_1 
       (.I0(\FSM_onehot_rWCurState_reg_n_0_[1] ),
        .I1(D_BVALID),
        .I2(\FSM_onehot_rWCurState_reg[3]_0 ),
        .I3(Q[0]),
        .O(\FSM_onehot_rWCurState[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rWCurState[1]_i_1 
       (.I0(rCurWLength_1),
        .I1(\FSM_onehot_rWCurState[4]_i_2_n_0 ),
        .I2(D_BVALID),
        .I3(\FSM_onehot_rWCurState_reg_n_0_[1] ),
        .O(\FSM_onehot_rWCurState[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rWCurState[2]_i_1 
       (.I0(Q[2]),
        .I1(D_AWREADY),
        .I2(\FSM_onehot_rWCurState[3]_i_2_n_0 ),
        .I3(Q[1]),
        .O(\FSM_onehot_rWCurState[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_rWCurState[3]_i_1 
       (.I0(\FSM_onehot_rWCurState[3]_i_2_n_0 ),
        .I1(\FSM_onehot_rWCurState_reg[3]_0 ),
        .I2(Q[0]),
        .O(\FSM_onehot_rWCurState[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A80000000000000)) 
    \FSM_onehot_rWCurState[3]_i_2 
       (.I0(D_WLAST),
        .I1(ifromECCWValid),
        .I2(\rCurWLengthZeroBase_reg[0]_0 [1]),
        .I3(\rCurWLengthZeroBase_reg[0]_0 [0]),
        .I4(Q[1]),
        .I5(D_WREADY),
        .O(\FSM_onehot_rWCurState[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \FSM_onehot_rWCurState[4]_i_1 
       (.I0(\FSM_onehot_rWCurState[4]_i_2_n_0 ),
        .I1(rCurWLength_1),
        .I2(D_AWREADY),
        .I3(Q[2]),
        .O(\FSM_onehot_rWCurState[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_rWCurState[4]_i_2 
       (.I0(\FSM_onehot_rWCurState[4]_i_3_n_0 ),
        .I1(rRemainingWBeats[9]),
        .I2(rRemainingWBeats[8]),
        .I3(rRemainingWBeats[12]),
        .I4(rRemainingWBeats[13]),
        .I5(\FSM_onehot_rWCurState[4]_i_4_n_0 ),
        .O(\FSM_onehot_rWCurState[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rWCurState[4]_i_3 
       (.I0(rRemainingWBeats[11]),
        .I1(rRemainingWBeats[10]),
        .I2(rRemainingWBeats[14]),
        .I3(rRemainingWBeats[15]),
        .O(\FSM_onehot_rWCurState[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_rWCurState[4]_i_4 
       (.I0(rRemainingWBeats[6]),
        .I1(rRemainingWBeats[7]),
        .I2(rRemainingWBeats[4]),
        .I3(rRemainingWBeats[5]),
        .I4(\FSM_onehot_rWCurState[4]_i_5_n_0 ),
        .O(\FSM_onehot_rWCurState[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rWCurState[4]_i_5 
       (.I0(rRemainingWBeats[3]),
        .I1(rRemainingWBeats[0]),
        .I2(rRemainingWBeats[2]),
        .I3(rRemainingWBeats[1]),
        .O(\FSM_onehot_rWCurState[4]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rWCurState_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rWCurState[0]_i_1_n_0 ),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rWCurState_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rWCurState[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rWCurState_reg_n_0_[1] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rWCurState_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rWCurState[2]_i_1_n_0 ),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rWCurState_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rWCurState[3]_i_1_n_0 ),
        .Q(rCurWLength_1),
        .R(iReset));
  (* FSM_ENCODED_STATES = "WState_Request:10000,WState_Forward:00100,WState_Divide:01000,WState_Wait:00010,WState_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rWCurState_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rWCurState[4]_i_1_n_0 ),
        .Q(Q[2]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ofromECCRLast_INST_0
       (.I0(ofromECCRLast_INST_0_i_1_n_0),
        .I1(ofromECCRLast_INST_0_i_2_n_0),
        .O(ofromECCRLast));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ofromECCRLast_INST_0_i_1
       (.I0(ofromECCRLast_INST_0_i_3_n_0),
        .I1(\rRemainingRBeats_reg_n_0_[9] ),
        .I2(\rRemainingRBeats_reg_n_0_[8] ),
        .I3(\rRemainingRBeats_reg_n_0_[12] ),
        .I4(\rRemainingRBeats_reg_n_0_[13] ),
        .I5(ofromECCRLast_INST_0_i_4_n_0),
        .O(ofromECCRLast_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ofromECCRLast_INST_0_i_2
       (.I0(D_ARLEN[1]),
        .I1(D_ARLEN[4]),
        .I2(D_ARLEN[2]),
        .I3(D_ARLEN[5]),
        .I4(ofromECCRLast_INST_0_i_5_n_0),
        .O(ofromECCRLast_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ofromECCRLast_INST_0_i_3
       (.I0(\rRemainingRBeats_reg_n_0_[11] ),
        .I1(\rRemainingRBeats_reg_n_0_[10] ),
        .I2(\rRemainingRBeats_reg_n_0_[14] ),
        .I3(\rRemainingRBeats_reg_n_0_[15] ),
        .O(ofromECCRLast_INST_0_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ofromECCRLast_INST_0_i_4
       (.I0(\rRemainingRBeats_reg_n_0_[6] ),
        .I1(\rRemainingRBeats_reg_n_0_[7] ),
        .I2(\rRemainingRBeats_reg_n_0_[4] ),
        .I3(\rRemainingRBeats_reg_n_0_[5] ),
        .I4(ofromECCRLast_INST_0_i_6_n_0),
        .O(ofromECCRLast_INST_0_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ofromECCRLast_INST_0_i_5
       (.I0(D_ARLEN[3]),
        .I1(D_ARLEN[0]),
        .I2(D_ARLEN[7]),
        .I3(D_ARLEN[6]),
        .O(ofromECCRLast_INST_0_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ofromECCRLast_INST_0_i_6
       (.I0(\rRemainingRBeats_reg_n_0_[3] ),
        .I1(\rRemainingRBeats_reg_n_0_[0] ),
        .I2(\rRemainingRBeats_reg_n_0_[2] ),
        .I3(\rRemainingRBeats_reg_n_0_[1] ),
        .O(ofromECCRLast_INST_0_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ofromECCRValid_INST_0
       (.I0(p_0_in8_in),
        .I1(D_RVALID),
        .O(ofromECCRValid));
  CARRY8 rCurDividedRBeats1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({rCurDividedRBeats1,rCurDividedRBeats1_carry_n_1,rCurDividedRBeats1_carry_n_2,rCurDividedRBeats1_carry_n_3,rCurDividedRBeats1_carry_n_4,rCurDividedRBeats1_carry_n_5,rCurDividedRBeats1_carry_n_6,rCurDividedRBeats1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,rCurDividedRBeats1_carry_i_1_n_0,rCurDividedRBeats1_carry_i_2_n_0,rCurDividedRBeats1_carry_i_3_n_0,rCurDividedRBeats1_carry_i_4_n_0,rCurDividedRBeats1_carry_i_5_n_0}),
        .O(NLW_rCurDividedRBeats1_carry_O_UNCONNECTED[7:0]),
        .S({rCurDividedRBeats1_carry_i_6_n_0,rCurDividedRBeats1_carry_i_7_n_0,rCurDividedRBeats1_carry_i_8_n_0,rCurDividedRBeats1_carry_i_9_n_0,rCurDividedRBeats1_carry_i_10_n_0,rCurDividedRBeats1_carry_i_11_n_0,rCurDividedRBeats1_carry_i_12_n_0,rCurDividedRBeats1_carry_i_13_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    rCurDividedRBeats1_carry_i_1
       (.I0(\rRemainingRBeats_reg_n_0_[9] ),
        .I1(\rRemainingRBeats_reg_n_0_[8] ),
        .I2(\rCurRLength[8]_i_2_n_0 ),
        .O(rCurDividedRBeats1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000066033336009)) 
    rCurDividedRBeats1_carry_i_10
       (.I0(D_ARADDR[9]),
        .I1(\rRemainingRBeats_reg_n_0_[7] ),
        .I2(rCurDividedRBeats1_carry_i_14_n_0),
        .I3(D_ARADDR[8]),
        .I4(\rCurRLength[0]_i_2_n_0 ),
        .I5(\rRemainingRBeats_reg_n_0_[6] ),
        .O(rCurDividedRBeats1_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000066033336009)) 
    rCurDividedRBeats1_carry_i_11
       (.I0(D_ARADDR[7]),
        .I1(\rRemainingRBeats_reg_n_0_[5] ),
        .I2(rCurDividedRBeats1_carry_i_15_n_0),
        .I3(D_ARADDR[6]),
        .I4(\rCurRLength[0]_i_2_n_0 ),
        .I5(\rRemainingRBeats_reg_n_0_[4] ),
        .O(rCurDividedRBeats1_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000066033336009)) 
    rCurDividedRBeats1_carry_i_12
       (.I0(D_ARADDR[5]),
        .I1(\rRemainingRBeats_reg_n_0_[3] ),
        .I2(rCurDividedRBeats1_carry_i_16_n_0),
        .I3(D_ARADDR[4]),
        .I4(\rCurRLength[0]_i_2_n_0 ),
        .I5(\rRemainingRBeats_reg_n_0_[2] ),
        .O(rCurDividedRBeats1_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000066033336009)) 
    rCurDividedRBeats1_carry_i_13
       (.I0(D_ARADDR[3]),
        .I1(\rRemainingRBeats_reg_n_0_[1] ),
        .I2(rCurDividedRBeats1_carry_i_17_n_0),
        .I3(D_ARADDR[2]),
        .I4(\rCurRLength[0]_i_2_n_0 ),
        .I5(\rRemainingRBeats_reg_n_0_[0] ),
        .O(rCurDividedRBeats1_carry_i_13_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    rCurDividedRBeats1_carry_i_14
       (.I0(D_ARADDR[7]),
        .I1(rCurDividedRBeats1_carry_i_15_n_0),
        .I2(D_ARADDR[6]),
        .O(rCurDividedRBeats1_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rCurDividedRBeats1_carry_i_15
       (.I0(D_ARADDR[5]),
        .I1(D_ARADDR[3]),
        .I2(D_ARADDR[0]),
        .I3(D_ARADDR[1]),
        .I4(D_ARADDR[2]),
        .I5(D_ARADDR[4]),
        .O(rCurDividedRBeats1_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rCurDividedRBeats1_carry_i_16
       (.I0(D_ARADDR[3]),
        .I1(D_ARADDR[0]),
        .I2(D_ARADDR[1]),
        .I3(D_ARADDR[2]),
        .O(rCurDividedRBeats1_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rCurDividedRBeats1_carry_i_17
       (.I0(D_ARADDR[0]),
        .I1(D_ARADDR[1]),
        .O(rCurDividedRBeats1_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000111400001774)) 
    rCurDividedRBeats1_carry_i_2
       (.I0(\rRemainingRBeats_reg_n_0_[7] ),
        .I1(D_ARADDR[9]),
        .I2(rCurDividedRBeats1_carry_i_14_n_0),
        .I3(D_ARADDR[8]),
        .I4(\rCurRLength[0]_i_2_n_0 ),
        .I5(\rRemainingRBeats_reg_n_0_[6] ),
        .O(rCurDividedRBeats1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000111400001774)) 
    rCurDividedRBeats1_carry_i_3
       (.I0(\rRemainingRBeats_reg_n_0_[5] ),
        .I1(D_ARADDR[7]),
        .I2(rCurDividedRBeats1_carry_i_15_n_0),
        .I3(D_ARADDR[6]),
        .I4(\rCurRLength[0]_i_2_n_0 ),
        .I5(\rRemainingRBeats_reg_n_0_[4] ),
        .O(rCurDividedRBeats1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0101011001131310)) 
    rCurDividedRBeats1_carry_i_4
       (.I0(\rRemainingRBeats_reg_n_0_[3] ),
        .I1(\rCurRLength[0]_i_2_n_0 ),
        .I2(D_ARADDR[5]),
        .I3(rCurDividedRBeats1_carry_i_16_n_0),
        .I4(D_ARADDR[4]),
        .I5(\rRemainingRBeats_reg_n_0_[2] ),
        .O(rCurDividedRBeats1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0101011001131310)) 
    rCurDividedRBeats1_carry_i_5
       (.I0(\rRemainingRBeats_reg_n_0_[1] ),
        .I1(\rCurRLength[0]_i_2_n_0 ),
        .I2(D_ARADDR[3]),
        .I3(D_ARADDR[2]),
        .I4(rCurDividedRBeats1_carry_i_17_n_0),
        .I5(\rRemainingRBeats_reg_n_0_[0] ),
        .O(rCurDividedRBeats1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rCurDividedRBeats1_carry_i_6
       (.I0(\rRemainingRBeats_reg_n_0_[15] ),
        .I1(\rRemainingRBeats_reg_n_0_[14] ),
        .O(rCurDividedRBeats1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rCurDividedRBeats1_carry_i_7
       (.I0(\rRemainingRBeats_reg_n_0_[13] ),
        .I1(\rRemainingRBeats_reg_n_0_[12] ),
        .O(rCurDividedRBeats1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rCurDividedRBeats1_carry_i_8
       (.I0(\rRemainingRBeats_reg_n_0_[10] ),
        .I1(\rRemainingRBeats_reg_n_0_[11] ),
        .O(rCurDividedRBeats1_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h06)) 
    rCurDividedRBeats1_carry_i_9
       (.I0(\rCurRLength[8]_i_2_n_0 ),
        .I1(\rRemainingRBeats_reg_n_0_[8] ),
        .I2(\rRemainingRBeats_reg_n_0_[9] ),
        .O(rCurDividedRBeats1_carry_i_9_n_0));
  CARRY8 rCurDividedWBeats1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({rCurDividedWBeats1,rCurDividedWBeats1_carry_n_1,rCurDividedWBeats1_carry_n_2,rCurDividedWBeats1_carry_n_3,rCurDividedWBeats1_carry_n_4,rCurDividedWBeats1_carry_n_5,rCurDividedWBeats1_carry_n_6,rCurDividedWBeats1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,rCurDividedWBeats1_carry_i_1_n_0,rCurDividedWBeats1_carry_i_2_n_0,rCurDividedWBeats1_carry_i_3_n_0,rCurDividedWBeats1_carry_i_4_n_0,rCurDividedWBeats1_carry_i_5_n_0}),
        .O(NLW_rCurDividedWBeats1_carry_O_UNCONNECTED[7:0]),
        .S({rCurDividedWBeats1_carry_i_6_n_0,rCurDividedWBeats1_carry_i_7_n_0,rCurDividedWBeats1_carry_i_8_n_0,rCurDividedWBeats1_carry_i_9_n_0,rCurDividedWBeats1_carry_i_10_n_0,rCurDividedWBeats1_carry_i_11_n_0,rCurDividedWBeats1_carry_i_12_n_0,rCurDividedWBeats1_carry_i_13_n_0}));
  LUT3 #(
    .INIT(8'h02)) 
    rCurDividedWBeats1_carry_i_1
       (.I0(\rCurWLength[8]_i_2_n_0 ),
        .I1(rRemainingWBeats[9]),
        .I2(rRemainingWBeats[8]),
        .O(rCurDividedWBeats1_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000066033336009)) 
    rCurDividedWBeats1_carry_i_10
       (.I0(\rCurWriteAddress_reg[31]_0 [9]),
        .I1(rRemainingWBeats[7]),
        .I2(rCurDividedWBeats1_carry_i_14_n_0),
        .I3(\rCurWriteAddress_reg[31]_0 [8]),
        .I4(\rCurWLength[0]_i_2_n_0 ),
        .I5(rRemainingWBeats[6]),
        .O(rCurDividedWBeats1_carry_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000066033336009)) 
    rCurDividedWBeats1_carry_i_11
       (.I0(\rCurWriteAddress_reg[31]_0 [7]),
        .I1(rRemainingWBeats[5]),
        .I2(rCurDividedWBeats1_carry_i_15_n_0),
        .I3(\rCurWriteAddress_reg[31]_0 [6]),
        .I4(\rCurWLength[0]_i_2_n_0 ),
        .I5(rRemainingWBeats[4]),
        .O(rCurDividedWBeats1_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'h0000066033336009)) 
    rCurDividedWBeats1_carry_i_12
       (.I0(\rCurWriteAddress_reg[31]_0 [5]),
        .I1(rRemainingWBeats[3]),
        .I2(rCurDividedWBeats1_carry_i_16_n_0),
        .I3(\rCurWriteAddress_reg[31]_0 [4]),
        .I4(\rCurWLength[0]_i_2_n_0 ),
        .I5(rRemainingWBeats[2]),
        .O(rCurDividedWBeats1_carry_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000066033336009)) 
    rCurDividedWBeats1_carry_i_13
       (.I0(\rCurWriteAddress_reg[31]_0 [3]),
        .I1(rRemainingWBeats[1]),
        .I2(rCurDividedWBeats1_carry_i_17_n_0),
        .I3(\rCurWriteAddress_reg[31]_0 [2]),
        .I4(\rCurWLength[0]_i_2_n_0 ),
        .I5(rRemainingWBeats[0]),
        .O(rCurDividedWBeats1_carry_i_13_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    rCurDividedWBeats1_carry_i_14
       (.I0(\rCurWriteAddress_reg[31]_0 [7]),
        .I1(rCurDividedWBeats1_carry_i_15_n_0),
        .I2(\rCurWriteAddress_reg[31]_0 [6]),
        .O(rCurDividedWBeats1_carry_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rCurDividedWBeats1_carry_i_15
       (.I0(\rCurWriteAddress_reg[31]_0 [5]),
        .I1(\rCurWriteAddress_reg[31]_0 [3]),
        .I2(\rCurWriteAddress_reg[31]_0 [0]),
        .I3(\rCurWriteAddress_reg[31]_0 [1]),
        .I4(\rCurWriteAddress_reg[31]_0 [2]),
        .I5(\rCurWriteAddress_reg[31]_0 [4]),
        .O(rCurDividedWBeats1_carry_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    rCurDividedWBeats1_carry_i_16
       (.I0(\rCurWriteAddress_reg[31]_0 [3]),
        .I1(\rCurWriteAddress_reg[31]_0 [0]),
        .I2(\rCurWriteAddress_reg[31]_0 [1]),
        .I3(\rCurWriteAddress_reg[31]_0 [2]),
        .O(rCurDividedWBeats1_carry_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rCurDividedWBeats1_carry_i_17
       (.I0(\rCurWriteAddress_reg[31]_0 [0]),
        .I1(\rCurWriteAddress_reg[31]_0 [1]),
        .O(rCurDividedWBeats1_carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h0000111400001774)) 
    rCurDividedWBeats1_carry_i_2
       (.I0(rRemainingWBeats[7]),
        .I1(\rCurWriteAddress_reg[31]_0 [9]),
        .I2(rCurDividedWBeats1_carry_i_14_n_0),
        .I3(\rCurWriteAddress_reg[31]_0 [8]),
        .I4(\rCurWLength[0]_i_2_n_0 ),
        .I5(rRemainingWBeats[6]),
        .O(rCurDividedWBeats1_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000111400001774)) 
    rCurDividedWBeats1_carry_i_3
       (.I0(rRemainingWBeats[5]),
        .I1(\rCurWriteAddress_reg[31]_0 [7]),
        .I2(rCurDividedWBeats1_carry_i_15_n_0),
        .I3(\rCurWriteAddress_reg[31]_0 [6]),
        .I4(\rCurWLength[0]_i_2_n_0 ),
        .I5(rRemainingWBeats[4]),
        .O(rCurDividedWBeats1_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0101011001131310)) 
    rCurDividedWBeats1_carry_i_4
       (.I0(rRemainingWBeats[3]),
        .I1(\rCurWLength[0]_i_2_n_0 ),
        .I2(\rCurWriteAddress_reg[31]_0 [5]),
        .I3(rCurDividedWBeats1_carry_i_16_n_0),
        .I4(\rCurWriteAddress_reg[31]_0 [4]),
        .I5(rRemainingWBeats[2]),
        .O(rCurDividedWBeats1_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h0101011001131310)) 
    rCurDividedWBeats1_carry_i_5
       (.I0(rRemainingWBeats[1]),
        .I1(\rCurWLength[0]_i_2_n_0 ),
        .I2(\rCurWriteAddress_reg[31]_0 [3]),
        .I3(\rCurWriteAddress_reg[31]_0 [2]),
        .I4(rCurDividedWBeats1_carry_i_17_n_0),
        .I5(rRemainingWBeats[0]),
        .O(rCurDividedWBeats1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rCurDividedWBeats1_carry_i_6
       (.I0(rRemainingWBeats[15]),
        .I1(rRemainingWBeats[14]),
        .O(rCurDividedWBeats1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rCurDividedWBeats1_carry_i_7
       (.I0(rRemainingWBeats[13]),
        .I1(rRemainingWBeats[12]),
        .O(rCurDividedWBeats1_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    rCurDividedWBeats1_carry_i_8
       (.I0(rRemainingWBeats[10]),
        .I1(rRemainingWBeats[11]),
        .O(rCurDividedWBeats1_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    rCurDividedWBeats1_carry_i_9
       (.I0(rRemainingWBeats[9]),
        .I1(\rCurWLength[8]_i_2_n_0 ),
        .I2(rRemainingWBeats[8]),
        .O(rCurDividedWBeats1_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \rCurRLengthZeroBase[0]_i_1 
       (.I0(D_ARLEN[0]),
        .I1(rCurRLength_2),
        .I2(\rCurRLengthZeroBase[0]_i_2_n_0 ),
        .I3(rCurDividedRBeats1),
        .I4(\rRemainingRBeats_reg_n_0_[0] ),
        .O(rCurRLengthZeroBase[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h1E000000)) 
    \rCurRLengthZeroBase[0]_i_2 
       (.I0(D_ARADDR[0]),
        .I1(D_ARADDR[1]),
        .I2(D_ARADDR[2]),
        .I3(D_ARADDR[11]),
        .I4(D_ARADDR[10]),
        .O(\rCurRLengthZeroBase[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE2E222E11D1DDD1)) 
    \rCurRLengthZeroBase[1]_i_1 
       (.I0(D_ARLEN[1]),
        .I1(rCurRLength_2),
        .I2(\rCurRLengthZeroBase[1]_i_2_n_0 ),
        .I3(rCurDividedRBeats1),
        .I4(\rRemainingRBeats_reg_n_0_[1] ),
        .I5(\rCurRLengthZeroBase[1]_i_3_n_0 ),
        .O(rCurRLengthZeroBase[1]));
  LUT6 #(
    .INIT(64'hFE01FFFFFFFFFFFF)) 
    \rCurRLengthZeroBase[1]_i_2 
       (.I0(D_ARADDR[0]),
        .I1(D_ARADDR[1]),
        .I2(D_ARADDR[2]),
        .I3(D_ARADDR[3]),
        .I4(D_ARADDR[11]),
        .I5(D_ARADDR[10]),
        .O(\rCurRLengthZeroBase[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurRLengthZeroBase[1]_i_3 
       (.I0(\rRemainingRBeats_reg_n_0_[0] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[0]_i_2_n_0 ),
        .I3(rCurRLength_2),
        .I4(D_ARLEN[0]),
        .O(\rCurRLengthZeroBase[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \rCurRLengthZeroBase[2]_i_1 
       (.I0(\rCurRLengthZeroBase[2]_i_2_n_0 ),
        .I1(D_ARLEN[2]),
        .I2(rCurRLength_2),
        .I3(\rCurRLengthZeroBase[2]_i_3_n_0 ),
        .I4(rCurDividedRBeats1),
        .I5(\rRemainingRBeats_reg_n_0_[2] ),
        .O(rCurRLengthZeroBase[2]));
  LUT6 #(
    .INIT(64'h0000000011D1DDD1)) 
    \rCurRLengthZeroBase[2]_i_2 
       (.I0(D_ARLEN[1]),
        .I1(rCurRLength_2),
        .I2(\rCurRLengthZeroBase[1]_i_2_n_0 ),
        .I3(rCurDividedRBeats1),
        .I4(\rRemainingRBeats_reg_n_0_[1] ),
        .I5(\rCurRLengthZeroBase[1]_i_3_n_0 ),
        .O(\rCurRLengthZeroBase[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000001FFFE)) 
    \rCurRLengthZeroBase[2]_i_3 
       (.I0(D_ARADDR[3]),
        .I1(D_ARADDR[0]),
        .I2(D_ARADDR[1]),
        .I3(D_ARADDR[2]),
        .I4(D_ARADDR[4]),
        .I5(\rCurRLength[0]_i_2_n_0 ),
        .O(\rCurRLengthZeroBase[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \rCurRLengthZeroBase[3]_i_1 
       (.I0(\rCurRLengthZeroBase[3]_i_2_n_0 ),
        .I1(D_ARLEN[3]),
        .I2(rCurRLength_2),
        .I3(\rCurRLengthZeroBase[3]_i_3_n_0 ),
        .I4(rCurDividedRBeats1),
        .I5(\rRemainingRBeats_reg_n_0_[3] ),
        .O(rCurRLengthZeroBase[3]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \rCurRLengthZeroBase[3]_i_2 
       (.I0(\rCurRLengthZeroBase[2]_i_2_n_0 ),
        .I1(D_ARLEN[2]),
        .I2(rCurRLength_2),
        .I3(\rCurRLengthZeroBase[2]_i_3_n_0 ),
        .I4(rCurDividedRBeats1),
        .I5(\rRemainingRBeats_reg_n_0_[2] ),
        .O(\rCurRLengthZeroBase[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \rCurRLengthZeroBase[3]_i_3 
       (.I0(\rCurRLengthZeroBase[3]_i_4_n_0 ),
        .I1(D_ARADDR[5]),
        .I2(D_ARADDR[11]),
        .I3(D_ARADDR[10]),
        .O(\rCurRLengthZeroBase[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rCurRLengthZeroBase[3]_i_4 
       (.I0(D_ARADDR[4]),
        .I1(D_ARADDR[2]),
        .I2(D_ARADDR[1]),
        .I3(D_ARADDR[0]),
        .I4(D_ARADDR[3]),
        .O(\rCurRLengthZeroBase[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \rCurRLengthZeroBase[4]_i_1 
       (.I0(\rCurRLengthZeroBase[4]_i_2_n_0 ),
        .I1(D_ARLEN[4]),
        .I2(rCurRLength_2),
        .I3(\rCurRLengthZeroBase[4]_i_3_n_0 ),
        .I4(rCurDividedRBeats1),
        .I5(\rRemainingRBeats_reg_n_0_[4] ),
        .O(rCurRLengthZeroBase[4]));
  LUT3 #(
    .INIT(8'h04)) 
    \rCurRLengthZeroBase[4]_i_2 
       (.I0(\rCurRLengthZeroBase[7]_i_6_n_0 ),
        .I1(\rCurRLengthZeroBase[2]_i_2_n_0 ),
        .I2(\rCurRLengthZeroBase[7]_i_7_n_0 ),
        .O(\rCurRLengthZeroBase[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \rCurRLengthZeroBase[4]_i_3 
       (.I0(rCurDividedRBeats1_carry_i_15_n_0),
        .I1(D_ARADDR[6]),
        .I2(D_ARADDR[11]),
        .I3(D_ARADDR[10]),
        .O(\rCurRLengthZeroBase[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5656A656A6A6A656)) 
    \rCurRLengthZeroBase[5]_i_1 
       (.I0(\rCurRLengthZeroBase[5]_i_2_n_0 ),
        .I1(D_ARLEN[5]),
        .I2(rCurRLength_2),
        .I3(\rCurRLengthZeroBase[5]_i_3_n_0 ),
        .I4(rCurDividedRBeats1),
        .I5(\rRemainingRBeats_reg_n_0_[5] ),
        .O(rCurRLengthZeroBase[5]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rCurRLengthZeroBase[5]_i_2 
       (.I0(\rCurRLengthZeroBase[7]_i_7_n_0 ),
        .I1(\rCurRLengthZeroBase[2]_i_2_n_0 ),
        .I2(\rCurRLengthZeroBase[7]_i_6_n_0 ),
        .I3(\rCurRLengthZeroBase[7]_i_5_n_0 ),
        .O(\rCurRLengthZeroBase[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFF7777F)) 
    \rCurRLengthZeroBase[5]_i_3 
       (.I0(D_ARADDR[11]),
        .I1(D_ARADDR[10]),
        .I2(D_ARADDR[6]),
        .I3(rCurDividedRBeats1_carry_i_15_n_0),
        .I4(D_ARADDR[7]),
        .O(\rCurRLengthZeroBase[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \rCurRLengthZeroBase[6]_i_1 
       (.I0(\rCurRLengthZeroBase[7]_i_4_n_0 ),
        .I1(D_ARLEN[6]),
        .I2(rCurRLength_2),
        .I3(\rCurRLengthZeroBase[6]_i_2_n_0 ),
        .I4(rCurDividedRBeats1),
        .I5(\rRemainingRBeats_reg_n_0_[6] ),
        .O(rCurRLengthZeroBase[6]));
  LUT6 #(
    .INIT(64'h01FE000000000000)) 
    \rCurRLengthZeroBase[6]_i_2 
       (.I0(D_ARADDR[7]),
        .I1(rCurDividedRBeats1_carry_i_15_n_0),
        .I2(D_ARADDR[6]),
        .I3(D_ARADDR[8]),
        .I4(D_ARADDR[11]),
        .I5(D_ARADDR[10]),
        .O(\rCurRLengthZeroBase[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \rCurRLengthZeroBase[7]_i_1 
       (.I0(rCurRLength_2),
        .I1(ifromECCRReady),
        .I2(p_0_in8_in),
        .I3(D_RVALID),
        .O(\rCurRLengthZeroBase[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \rCurRLengthZeroBase[7]_i_2 
       (.I0(\rCurRLengthZeroBase[7]_i_3_n_0 ),
        .I1(\rCurRLengthZeroBase[7]_i_4_n_0 ),
        .I2(D_ARLEN[7]),
        .I3(rCurRLength_2),
        .I4(\rCurRLength[7]_i_1_n_0 ),
        .O(rCurRLengthZeroBase[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurRLengthZeroBase[7]_i_3 
       (.I0(\rRemainingRBeats_reg_n_0_[6] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[6]_i_2_n_0 ),
        .I3(rCurRLength_2),
        .I4(D_ARLEN[6]),
        .O(\rCurRLengthZeroBase[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \rCurRLengthZeroBase[7]_i_4 
       (.I0(\rCurRLengthZeroBase[7]_i_5_n_0 ),
        .I1(\rCurRLengthZeroBase[7]_i_6_n_0 ),
        .I2(\rCurRLengthZeroBase[2]_i_2_n_0 ),
        .I3(\rCurRLengthZeroBase[7]_i_7_n_0 ),
        .I4(\rCurRLengthZeroBase[7]_i_8_n_0 ),
        .O(\rCurRLengthZeroBase[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurRLengthZeroBase[7]_i_5 
       (.I0(\rRemainingRBeats_reg_n_0_[4] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[4]_i_3_n_0 ),
        .I3(rCurRLength_2),
        .I4(D_ARLEN[4]),
        .O(\rCurRLengthZeroBase[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurRLengthZeroBase[7]_i_6 
       (.I0(\rRemainingRBeats_reg_n_0_[2] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[2]_i_3_n_0 ),
        .I3(rCurRLength_2),
        .I4(D_ARLEN[2]),
        .O(\rCurRLengthZeroBase[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurRLengthZeroBase[7]_i_7 
       (.I0(\rRemainingRBeats_reg_n_0_[3] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[3]_i_3_n_0 ),
        .I3(rCurRLength_2),
        .I4(D_ARLEN[3]),
        .O(\rCurRLengthZeroBase[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \rCurRLengthZeroBase[7]_i_8 
       (.I0(\rRemainingRBeats_reg_n_0_[5] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[5]_i_3_n_0 ),
        .I3(rCurRLength_2),
        .I4(D_ARLEN[5]),
        .O(\rCurRLengthZeroBase[7]_i_8_n_0 ));
  FDRE \rCurRLengthZeroBase_reg[0] 
       (.C(iClock),
        .CE(\rCurRLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurRLengthZeroBase[0]),
        .Q(D_ARLEN[0]),
        .R(iReset));
  FDRE \rCurRLengthZeroBase_reg[1] 
       (.C(iClock),
        .CE(\rCurRLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurRLengthZeroBase[1]),
        .Q(D_ARLEN[1]),
        .R(iReset));
  FDRE \rCurRLengthZeroBase_reg[2] 
       (.C(iClock),
        .CE(\rCurRLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurRLengthZeroBase[2]),
        .Q(D_ARLEN[2]),
        .R(iReset));
  FDRE \rCurRLengthZeroBase_reg[3] 
       (.C(iClock),
        .CE(\rCurRLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurRLengthZeroBase[3]),
        .Q(D_ARLEN[3]),
        .R(iReset));
  FDRE \rCurRLengthZeroBase_reg[4] 
       (.C(iClock),
        .CE(\rCurRLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurRLengthZeroBase[4]),
        .Q(D_ARLEN[4]),
        .R(iReset));
  FDRE \rCurRLengthZeroBase_reg[5] 
       (.C(iClock),
        .CE(\rCurRLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurRLengthZeroBase[5]),
        .Q(D_ARLEN[5]),
        .R(iReset));
  FDRE \rCurRLengthZeroBase_reg[6] 
       (.C(iClock),
        .CE(\rCurRLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurRLengthZeroBase[6]),
        .Q(D_ARLEN[6]),
        .R(iReset));
  FDRE \rCurRLengthZeroBase_reg[7] 
       (.C(iClock),
        .CE(\rCurRLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurRLengthZeroBase[7]),
        .Q(D_ARLEN[7]),
        .R(iReset));
  LUT6 #(
    .INIT(64'h88888888888BBBB8)) 
    \rCurRLength[0]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[0] ),
        .I1(rCurDividedRBeats1),
        .I2(D_ARADDR[0]),
        .I3(D_ARADDR[1]),
        .I4(D_ARADDR[2]),
        .I5(\rCurRLength[0]_i_2_n_0 ),
        .O(\rCurRLength[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rCurRLength[0]_i_2 
       (.I0(D_ARADDR[10]),
        .I1(D_ARADDR[11]),
        .O(\rCurRLength[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rCurRLength[10]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[10] ),
        .I1(rCurDividedRBeats1),
        .O(\rCurRLength[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurRLength[11]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[11] ),
        .I1(rCurDividedRBeats1),
        .O(\rCurRLength[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurRLength[12]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[12] ),
        .I1(rCurDividedRBeats1),
        .O(\rCurRLength[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurRLength[13]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[13] ),
        .I1(rCurDividedRBeats1),
        .O(\rCurRLength[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurRLength[14]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[14] ),
        .I1(rCurDividedRBeats1),
        .O(\rCurRLength[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurRLength[15]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[15] ),
        .I1(rCurDividedRBeats1),
        .O(\rCurRLength[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \rCurRLength[1]_i_1 
       (.I0(\rCurRLengthZeroBase[1]_i_2_n_0 ),
        .I1(rCurDividedRBeats1),
        .I2(\rRemainingRBeats_reg_n_0_[1] ),
        .O(\rCurRLength[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurRLength[2]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[2] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[2]_i_3_n_0 ),
        .O(\rCurRLength[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurRLength[3]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[3] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[3]_i_3_n_0 ),
        .O(\rCurRLength[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurRLength[4]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[4] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[4]_i_3_n_0 ),
        .O(\rCurRLength[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rCurRLength[5]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[5] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[5]_i_3_n_0 ),
        .O(\rCurRLength[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurRLength[6]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[6] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLengthZeroBase[6]_i_2_n_0 ),
        .O(\rCurRLength[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rCurRLength[7]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[7] ),
        .I1(rCurDividedRBeats1),
        .I2(\rCurRLength[7]_i_2_n_0 ),
        .O(\rCurRLength[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAB)) 
    \rCurRLength[7]_i_2 
       (.I0(\rCurRLength[0]_i_2_n_0 ),
        .I1(D_ARADDR[8]),
        .I2(D_ARADDR[6]),
        .I3(rCurDividedRBeats1_carry_i_15_n_0),
        .I4(D_ARADDR[7]),
        .I5(D_ARADDR[9]),
        .O(\rCurRLength[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \rCurRLength[8]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[8] ),
        .I1(\rCurRLength[8]_i_2_n_0 ),
        .I2(rCurDividedRBeats1),
        .O(\rCurRLength[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \rCurRLength[8]_i_2 
       (.I0(D_ARADDR[8]),
        .I1(D_ARADDR[6]),
        .I2(rCurDividedRBeats1_carry_i_15_n_0),
        .I3(D_ARADDR[7]),
        .I4(D_ARADDR[9]),
        .I5(\rCurRLength[0]_i_2_n_0 ),
        .O(\rCurRLength[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurRLength[9]_i_1 
       (.I0(\rRemainingRBeats_reg_n_0_[9] ),
        .I1(rCurDividedRBeats1),
        .O(\rCurRLength[9]_i_1_n_0 ));
  FDRE \rCurRLength_reg[0] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[0]_i_1_n_0 ),
        .Q(rCurRLength[0]),
        .R(iReset));
  FDRE \rCurRLength_reg[10] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[10]_i_1_n_0 ),
        .Q(rCurRLength[10]),
        .R(iReset));
  FDRE \rCurRLength_reg[11] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[11]_i_1_n_0 ),
        .Q(rCurRLength[11]),
        .R(iReset));
  FDRE \rCurRLength_reg[12] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[12]_i_1_n_0 ),
        .Q(rCurRLength[12]),
        .R(iReset));
  FDRE \rCurRLength_reg[13] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[13]_i_1_n_0 ),
        .Q(rCurRLength[13]),
        .R(iReset));
  FDRE \rCurRLength_reg[14] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[14]_i_1_n_0 ),
        .Q(rCurRLength[14]),
        .R(iReset));
  FDRE \rCurRLength_reg[15] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[15]_i_1_n_0 ),
        .Q(rCurRLength[15]),
        .R(iReset));
  FDRE \rCurRLength_reg[1] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[1]_i_1_n_0 ),
        .Q(rCurRLength[1]),
        .R(iReset));
  FDRE \rCurRLength_reg[2] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[2]_i_1_n_0 ),
        .Q(rCurRLength[2]),
        .R(iReset));
  FDRE \rCurRLength_reg[3] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[3]_i_1_n_0 ),
        .Q(rCurRLength[3]),
        .R(iReset));
  FDRE \rCurRLength_reg[4] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[4]_i_1_n_0 ),
        .Q(rCurRLength[4]),
        .R(iReset));
  FDRE \rCurRLength_reg[5] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[5]_i_1_n_0 ),
        .Q(rCurRLength[5]),
        .R(iReset));
  FDRE \rCurRLength_reg[6] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[6]_i_1_n_0 ),
        .Q(rCurRLength[6]),
        .R(iReset));
  FDRE \rCurRLength_reg[7] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[7]_i_1_n_0 ),
        .Q(rCurRLength[7]),
        .R(iReset));
  FDRE \rCurRLength_reg[8] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[8]_i_1_n_0 ),
        .Q(rCurRLength[8]),
        .R(iReset));
  FDRE \rCurRLength_reg[9] 
       (.C(iClock),
        .CE(rCurRLength_2),
        .D(\rCurRLength[9]_i_1_n_0 ),
        .Q(rCurRLength[9]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[0]_i_1 
       (.I0(ifromECCRAddress[0]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(D_ARADDR[0]),
        .O(rCurReadAddress[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[10]_i_1 
       (.I0(ifromECCRAddress[10]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[10]),
        .O(rCurReadAddress[10]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[11]_i_1 
       (.I0(ifromECCRAddress[11]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[11]),
        .O(rCurReadAddress[11]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[12]_i_1 
       (.I0(ifromECCRAddress[12]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[12]),
        .O(rCurReadAddress[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[13]_i_1 
       (.I0(ifromECCRAddress[13]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[13]),
        .O(rCurReadAddress[13]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[14]_i_1 
       (.I0(ifromECCRAddress[14]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[14]),
        .O(rCurReadAddress[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[15]_i_1 
       (.I0(ifromECCRAddress[15]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[15]),
        .O(rCurReadAddress[15]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[16]_i_1 
       (.I0(ifromECCRAddress[16]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[16]),
        .O(rCurReadAddress[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[16]_i_10 
       (.I0(D_ARADDR[9]),
        .I1(rCurRLength[7]),
        .O(\rCurReadAddress[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[16]_i_3 
       (.I0(D_ARADDR[16]),
        .I1(rCurRLength[14]),
        .O(\rCurReadAddress[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[16]_i_4 
       (.I0(D_ARADDR[15]),
        .I1(rCurRLength[13]),
        .O(\rCurReadAddress[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[16]_i_5 
       (.I0(D_ARADDR[14]),
        .I1(rCurRLength[12]),
        .O(\rCurReadAddress[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[16]_i_6 
       (.I0(D_ARADDR[13]),
        .I1(rCurRLength[11]),
        .O(\rCurReadAddress[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[16]_i_7 
       (.I0(D_ARADDR[12]),
        .I1(rCurRLength[10]),
        .O(\rCurReadAddress[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[16]_i_8 
       (.I0(D_ARADDR[11]),
        .I1(rCurRLength[9]),
        .O(\rCurReadAddress[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[16]_i_9 
       (.I0(D_ARADDR[10]),
        .I1(rCurRLength[8]),
        .O(\rCurReadAddress[16]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[17]_i_1 
       (.I0(ifromECCRAddress[17]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[17]),
        .O(rCurReadAddress[17]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[18]_i_1 
       (.I0(ifromECCRAddress[18]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[18]),
        .O(rCurReadAddress[18]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[19]_i_1 
       (.I0(ifromECCRAddress[19]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[19]),
        .O(rCurReadAddress[19]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[1]_i_1 
       (.I0(ifromECCRAddress[1]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[1]),
        .O(rCurReadAddress[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[20]_i_1 
       (.I0(ifromECCRAddress[20]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[20]),
        .O(rCurReadAddress[20]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[21]_i_1 
       (.I0(ifromECCRAddress[21]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[21]),
        .O(rCurReadAddress[21]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[22]_i_1 
       (.I0(ifromECCRAddress[22]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[22]),
        .O(rCurReadAddress[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[23]_i_1 
       (.I0(ifromECCRAddress[23]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[23]),
        .O(rCurReadAddress[23]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[24]_i_1 
       (.I0(ifromECCRAddress[24]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[24]),
        .O(rCurReadAddress[24]));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[24]_i_3 
       (.I0(D_ARADDR[17]),
        .I1(rCurRLength[15]),
        .O(\rCurReadAddress[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[25]_i_1 
       (.I0(ifromECCRAddress[25]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[25]),
        .O(rCurReadAddress[25]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[26]_i_1 
       (.I0(ifromECCRAddress[26]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[26]),
        .O(rCurReadAddress[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[27]_i_1 
       (.I0(ifromECCRAddress[27]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[27]),
        .O(rCurReadAddress[27]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[28]_i_1 
       (.I0(ifromECCRAddress[28]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[28]),
        .O(rCurReadAddress[28]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[29]_i_1 
       (.I0(ifromECCRAddress[29]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[29]),
        .O(rCurReadAddress[29]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[2]_i_1 
       (.I0(ifromECCRAddress[2]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[2]),
        .O(rCurReadAddress[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[30]_i_1 
       (.I0(ifromECCRAddress[30]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[30]),
        .O(rCurReadAddress[30]));
  LUT3 #(
    .INIT(8'hEA)) 
    \rCurReadAddress[31]_i_1 
       (.I0(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [1]),
        .I2(D_ARREADY),
        .O(\rCurReadAddress[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[31]_i_2 
       (.I0(ifromECCRAddress[31]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[31]),
        .O(rCurReadAddress[31]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[3]_i_1 
       (.I0(ifromECCRAddress[3]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[3]),
        .O(rCurReadAddress[3]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[4]_i_1 
       (.I0(ifromECCRAddress[4]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[4]),
        .O(rCurReadAddress[4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[5]_i_1 
       (.I0(ifromECCRAddress[5]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[5]),
        .O(rCurReadAddress[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[6]_i_1 
       (.I0(ifromECCRAddress[6]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[6]),
        .O(rCurReadAddress[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[7]_i_1 
       (.I0(ifromECCRAddress[7]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[7]),
        .O(rCurReadAddress[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[8]_i_1 
       (.I0(ifromECCRAddress[8]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[8]),
        .O(rCurReadAddress[8]));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[8]_i_3 
       (.I0(D_ARADDR[8]),
        .I1(rCurRLength[6]),
        .O(\rCurReadAddress[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[8]_i_4 
       (.I0(D_ARADDR[7]),
        .I1(rCurRLength[5]),
        .O(\rCurReadAddress[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[8]_i_5 
       (.I0(D_ARADDR[6]),
        .I1(rCurRLength[4]),
        .O(\rCurReadAddress[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[8]_i_6 
       (.I0(D_ARADDR[5]),
        .I1(rCurRLength[3]),
        .O(\rCurReadAddress[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[8]_i_7 
       (.I0(D_ARADDR[4]),
        .I1(rCurRLength[2]),
        .O(\rCurReadAddress[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[8]_i_8 
       (.I0(D_ARADDR[3]),
        .I1(rCurRLength[1]),
        .O(\rCurReadAddress[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurReadAddress[8]_i_9 
       (.I0(D_ARADDR[2]),
        .I1(rCurRLength[0]),
        .O(\rCurReadAddress[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurReadAddress[9]_i_1 
       (.I0(ifromECCRAddress[9]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in9[9]),
        .O(rCurReadAddress[9]));
  FDRE \rCurReadAddress_reg[0] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[0]),
        .Q(D_ARADDR[0]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[10] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[10]),
        .Q(D_ARADDR[10]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[11] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[11]),
        .Q(D_ARADDR[11]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[12] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[12]),
        .Q(D_ARADDR[12]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[13] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[13]),
        .Q(D_ARADDR[13]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[14] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[14]),
        .Q(D_ARADDR[14]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[15] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[15]),
        .Q(D_ARADDR[15]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[16] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[16]),
        .Q(D_ARADDR[16]),
        .R(iReset));
  CARRY8 \rCurReadAddress_reg[16]_i_2 
       (.CI(\rCurReadAddress_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCurReadAddress_reg[16]_i_2_n_0 ,\rCurReadAddress_reg[16]_i_2_n_1 ,\rCurReadAddress_reg[16]_i_2_n_2 ,\rCurReadAddress_reg[16]_i_2_n_3 ,\rCurReadAddress_reg[16]_i_2_n_4 ,\rCurReadAddress_reg[16]_i_2_n_5 ,\rCurReadAddress_reg[16]_i_2_n_6 ,\rCurReadAddress_reg[16]_i_2_n_7 }),
        .DI(D_ARADDR[16:9]),
        .O(in9[16:9]),
        .S({\rCurReadAddress[16]_i_3_n_0 ,\rCurReadAddress[16]_i_4_n_0 ,\rCurReadAddress[16]_i_5_n_0 ,\rCurReadAddress[16]_i_6_n_0 ,\rCurReadAddress[16]_i_7_n_0 ,\rCurReadAddress[16]_i_8_n_0 ,\rCurReadAddress[16]_i_9_n_0 ,\rCurReadAddress[16]_i_10_n_0 }));
  FDRE \rCurReadAddress_reg[17] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[17]),
        .Q(D_ARADDR[17]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[18] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[18]),
        .Q(D_ARADDR[18]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[19] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[19]),
        .Q(D_ARADDR[19]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[1] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[1]),
        .Q(D_ARADDR[1]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[20] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[20]),
        .Q(D_ARADDR[20]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[21] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[21]),
        .Q(D_ARADDR[21]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[22] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[22]),
        .Q(D_ARADDR[22]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[23] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[23]),
        .Q(D_ARADDR[23]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[24] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[24]),
        .Q(D_ARADDR[24]),
        .R(iReset));
  CARRY8 \rCurReadAddress_reg[24]_i_2 
       (.CI(\rCurReadAddress_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCurReadAddress_reg[24]_i_2_n_0 ,\rCurReadAddress_reg[24]_i_2_n_1 ,\rCurReadAddress_reg[24]_i_2_n_2 ,\rCurReadAddress_reg[24]_i_2_n_3 ,\rCurReadAddress_reg[24]_i_2_n_4 ,\rCurReadAddress_reg[24]_i_2_n_5 ,\rCurReadAddress_reg[24]_i_2_n_6 ,\rCurReadAddress_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D_ARADDR[17]}),
        .O(in9[24:17]),
        .S({D_ARADDR[24:18],\rCurReadAddress[24]_i_3_n_0 }));
  FDRE \rCurReadAddress_reg[25] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[25]),
        .Q(D_ARADDR[25]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[26] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[26]),
        .Q(D_ARADDR[26]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[27] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[27]),
        .Q(D_ARADDR[27]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[28] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[28]),
        .Q(D_ARADDR[28]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[29] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[29]),
        .Q(D_ARADDR[29]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[2] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[2]),
        .Q(D_ARADDR[2]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[30] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[30]),
        .Q(D_ARADDR[30]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[31] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[31]),
        .Q(D_ARADDR[31]),
        .R(iReset));
  CARRY8 \rCurReadAddress_reg[31]_i_3 
       (.CI(\rCurReadAddress_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCurReadAddress_reg[31]_i_3_CO_UNCONNECTED [7:6],\rCurReadAddress_reg[31]_i_3_n_2 ,\rCurReadAddress_reg[31]_i_3_n_3 ,\rCurReadAddress_reg[31]_i_3_n_4 ,\rCurReadAddress_reg[31]_i_3_n_5 ,\rCurReadAddress_reg[31]_i_3_n_6 ,\rCurReadAddress_reg[31]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rCurReadAddress_reg[31]_i_3_O_UNCONNECTED [7],in9[31:25]}),
        .S({1'b0,D_ARADDR[31:25]}));
  FDRE \rCurReadAddress_reg[3] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[3]),
        .Q(D_ARADDR[3]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[4] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[4]),
        .Q(D_ARADDR[4]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[5] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[5]),
        .Q(D_ARADDR[5]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[6] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[6]),
        .Q(D_ARADDR[6]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[7] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[7]),
        .Q(D_ARADDR[7]),
        .R(iReset));
  FDRE \rCurReadAddress_reg[8] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[8]),
        .Q(D_ARADDR[8]),
        .R(iReset));
  CARRY8 \rCurReadAddress_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCurReadAddress_reg[8]_i_2_n_0 ,\rCurReadAddress_reg[8]_i_2_n_1 ,\rCurReadAddress_reg[8]_i_2_n_2 ,\rCurReadAddress_reg[8]_i_2_n_3 ,\rCurReadAddress_reg[8]_i_2_n_4 ,\rCurReadAddress_reg[8]_i_2_n_5 ,\rCurReadAddress_reg[8]_i_2_n_6 ,\rCurReadAddress_reg[8]_i_2_n_7 }),
        .DI({D_ARADDR[8:2],1'b0}),
        .O(in9[8:1]),
        .S({\rCurReadAddress[8]_i_3_n_0 ,\rCurReadAddress[8]_i_4_n_0 ,\rCurReadAddress[8]_i_5_n_0 ,\rCurReadAddress[8]_i_6_n_0 ,\rCurReadAddress[8]_i_7_n_0 ,\rCurReadAddress[8]_i_8_n_0 ,\rCurReadAddress[8]_i_9_n_0 ,D_ARADDR[1]}));
  FDRE \rCurReadAddress_reg[9] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rCurReadAddress[9]),
        .Q(D_ARADDR[9]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    \rCurWLengthZeroBase[0]_i_1 
       (.I0(\rCurWLengthZeroBase_reg[7]_0 [0]),
        .I1(rCurWLength_1),
        .I2(\rCurWLengthZeroBase[0]_i_2_n_0 ),
        .I3(rCurDividedWBeats1),
        .I4(rRemainingWBeats[0]),
        .O(rCurWLengthZeroBase[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h1E000000)) 
    \rCurWLengthZeroBase[0]_i_2 
       (.I0(\rCurWriteAddress_reg[31]_0 [0]),
        .I1(\rCurWriteAddress_reg[31]_0 [1]),
        .I2(\rCurWriteAddress_reg[31]_0 [2]),
        .I3(\rCurWriteAddress_reg[31]_0 [11]),
        .I4(\rCurWriteAddress_reg[31]_0 [10]),
        .O(\rCurWLengthZeroBase[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEE2E222E11D1DDD1)) 
    \rCurWLengthZeroBase[1]_i_1 
       (.I0(\rCurWLengthZeroBase_reg[7]_0 [1]),
        .I1(rCurWLength_1),
        .I2(\rCurWLengthZeroBase[1]_i_2_n_0 ),
        .I3(rCurDividedWBeats1),
        .I4(rRemainingWBeats[1]),
        .I5(\rCurWLengthZeroBase[1]_i_3_n_0 ),
        .O(rCurWLengthZeroBase[1]));
  LUT6 #(
    .INIT(64'hFE01FFFFFFFFFFFF)) 
    \rCurWLengthZeroBase[1]_i_2 
       (.I0(\rCurWriteAddress_reg[31]_0 [0]),
        .I1(\rCurWriteAddress_reg[31]_0 [1]),
        .I2(\rCurWriteAddress_reg[31]_0 [2]),
        .I3(\rCurWriteAddress_reg[31]_0 [3]),
        .I4(\rCurWriteAddress_reg[31]_0 [11]),
        .I5(\rCurWriteAddress_reg[31]_0 [10]),
        .O(\rCurWLengthZeroBase[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurWLengthZeroBase[1]_i_3 
       (.I0(rRemainingWBeats[0]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[0]_i_2_n_0 ),
        .I3(rCurWLength_1),
        .I4(\rCurWLengthZeroBase_reg[7]_0 [0]),
        .O(\rCurWLengthZeroBase[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \rCurWLengthZeroBase[2]_i_1 
       (.I0(\rCurWLengthZeroBase[2]_i_2_n_0 ),
        .I1(\rCurWLengthZeroBase_reg[7]_0 [2]),
        .I2(rCurWLength_1),
        .I3(\rCurWLengthZeroBase[2]_i_3_n_0 ),
        .I4(rCurDividedWBeats1),
        .I5(rRemainingWBeats[2]),
        .O(rCurWLengthZeroBase[2]));
  LUT6 #(
    .INIT(64'h0000000011D1DDD1)) 
    \rCurWLengthZeroBase[2]_i_2 
       (.I0(\rCurWLengthZeroBase_reg[7]_0 [1]),
        .I1(rCurWLength_1),
        .I2(\rCurWLengthZeroBase[1]_i_2_n_0 ),
        .I3(rCurDividedWBeats1),
        .I4(rRemainingWBeats[1]),
        .I5(\rCurWLengthZeroBase[1]_i_3_n_0 ),
        .O(\rCurWLengthZeroBase[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000001FFFE)) 
    \rCurWLengthZeroBase[2]_i_3 
       (.I0(\rCurWriteAddress_reg[31]_0 [3]),
        .I1(\rCurWriteAddress_reg[31]_0 [0]),
        .I2(\rCurWriteAddress_reg[31]_0 [1]),
        .I3(\rCurWriteAddress_reg[31]_0 [2]),
        .I4(\rCurWriteAddress_reg[31]_0 [4]),
        .I5(\rCurWLength[0]_i_2_n_0 ),
        .O(\rCurWLengthZeroBase[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \rCurWLengthZeroBase[3]_i_1 
       (.I0(\rCurWLengthZeroBase[3]_i_2_n_0 ),
        .I1(\rCurWLengthZeroBase_reg[7]_0 [3]),
        .I2(rCurWLength_1),
        .I3(\rCurWLengthZeroBase[3]_i_3_n_0 ),
        .I4(rCurDividedWBeats1),
        .I5(rRemainingWBeats[3]),
        .O(rCurWLengthZeroBase[3]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    \rCurWLengthZeroBase[3]_i_2 
       (.I0(\rCurWLengthZeroBase[2]_i_2_n_0 ),
        .I1(\rCurWLengthZeroBase_reg[7]_0 [2]),
        .I2(rCurWLength_1),
        .I3(\rCurWLengthZeroBase[2]_i_3_n_0 ),
        .I4(rCurDividedWBeats1),
        .I5(rRemainingWBeats[2]),
        .O(\rCurWLengthZeroBase[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \rCurWLengthZeroBase[3]_i_3 
       (.I0(\rCurWLengthZeroBase[3]_i_4_n_0 ),
        .I1(\rCurWriteAddress_reg[31]_0 [5]),
        .I2(\rCurWriteAddress_reg[31]_0 [11]),
        .I3(\rCurWriteAddress_reg[31]_0 [10]),
        .O(\rCurWLengthZeroBase[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rCurWLengthZeroBase[3]_i_4 
       (.I0(\rCurWriteAddress_reg[31]_0 [4]),
        .I1(\rCurWriteAddress_reg[31]_0 [2]),
        .I2(\rCurWriteAddress_reg[31]_0 [1]),
        .I3(\rCurWriteAddress_reg[31]_0 [0]),
        .I4(\rCurWriteAddress_reg[31]_0 [3]),
        .O(\rCurWLengthZeroBase[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \rCurWLengthZeroBase[4]_i_1 
       (.I0(\rCurWLengthZeroBase[4]_i_2_n_0 ),
        .I1(\rCurWLengthZeroBase_reg[7]_0 [4]),
        .I2(rCurWLength_1),
        .I3(\rCurWLengthZeroBase[4]_i_3_n_0 ),
        .I4(rCurDividedWBeats1),
        .I5(rRemainingWBeats[4]),
        .O(rCurWLengthZeroBase[4]));
  LUT3 #(
    .INIT(8'h04)) 
    \rCurWLengthZeroBase[4]_i_2 
       (.I0(\rCurWLengthZeroBase[7]_i_6_n_0 ),
        .I1(\rCurWLengthZeroBase[2]_i_2_n_0 ),
        .I2(\rCurWLengthZeroBase[7]_i_7_n_0 ),
        .O(\rCurWLengthZeroBase[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \rCurWLengthZeroBase[4]_i_3 
       (.I0(rCurDividedWBeats1_carry_i_15_n_0),
        .I1(\rCurWriteAddress_reg[31]_0 [6]),
        .I2(\rCurWriteAddress_reg[31]_0 [11]),
        .I3(\rCurWriteAddress_reg[31]_0 [10]),
        .O(\rCurWLengthZeroBase[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5656A656A6A6A656)) 
    \rCurWLengthZeroBase[5]_i_1 
       (.I0(\rCurWLengthZeroBase[5]_i_2_n_0 ),
        .I1(\rCurWLengthZeroBase_reg[7]_0 [5]),
        .I2(rCurWLength_1),
        .I3(\rCurWLengthZeroBase[5]_i_3_n_0 ),
        .I4(rCurDividedWBeats1),
        .I5(rRemainingWBeats[5]),
        .O(rCurWLengthZeroBase[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \rCurWLengthZeroBase[5]_i_2 
       (.I0(\rCurWLengthZeroBase[7]_i_7_n_0 ),
        .I1(\rCurWLengthZeroBase[2]_i_2_n_0 ),
        .I2(\rCurWLengthZeroBase[7]_i_6_n_0 ),
        .I3(\rCurWLengthZeroBase[7]_i_5_n_0 ),
        .O(\rCurWLengthZeroBase[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFF7777F)) 
    \rCurWLengthZeroBase[5]_i_3 
       (.I0(\rCurWriteAddress_reg[31]_0 [11]),
        .I1(\rCurWriteAddress_reg[31]_0 [10]),
        .I2(\rCurWriteAddress_reg[31]_0 [6]),
        .I3(rCurDividedWBeats1_carry_i_15_n_0),
        .I4(\rCurWriteAddress_reg[31]_0 [7]),
        .O(\rCurWLengthZeroBase[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \rCurWLengthZeroBase[6]_i_1 
       (.I0(\rCurWLengthZeroBase[7]_i_4_n_0 ),
        .I1(\rCurWLengthZeroBase_reg[7]_0 [6]),
        .I2(rCurWLength_1),
        .I3(\rCurWLengthZeroBase[6]_i_2_n_0 ),
        .I4(rCurDividedWBeats1),
        .I5(rRemainingWBeats[6]),
        .O(rCurWLengthZeroBase[6]));
  LUT6 #(
    .INIT(64'h01FE000000000000)) 
    \rCurWLengthZeroBase[6]_i_2 
       (.I0(\rCurWriteAddress_reg[31]_0 [7]),
        .I1(rCurDividedWBeats1_carry_i_15_n_0),
        .I2(\rCurWriteAddress_reg[31]_0 [6]),
        .I3(\rCurWriteAddress_reg[31]_0 [8]),
        .I4(\rCurWriteAddress_reg[31]_0 [11]),
        .I5(\rCurWriteAddress_reg[31]_0 [10]),
        .O(\rCurWLengthZeroBase[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFEAAAAAAAAAAAAA)) 
    \rCurWLengthZeroBase[7]_i_1 
       (.I0(rCurWLength_1),
        .I1(ifromECCWValid),
        .I2(\rCurWLengthZeroBase_reg[0]_0 [1]),
        .I3(\rCurWLengthZeroBase_reg[0]_0 [0]),
        .I4(Q[1]),
        .I5(D_WREADY),
        .O(\rCurWLengthZeroBase[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBBB444B4)) 
    \rCurWLengthZeroBase[7]_i_2 
       (.I0(\rCurWLengthZeroBase[7]_i_3_n_0 ),
        .I1(\rCurWLengthZeroBase[7]_i_4_n_0 ),
        .I2(\rCurWLengthZeroBase_reg[7]_0 [7]),
        .I3(rCurWLength_1),
        .I4(\rCurWLength[7]_i_1_n_0 ),
        .O(rCurWLengthZeroBase[7]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurWLengthZeroBase[7]_i_3 
       (.I0(rRemainingWBeats[6]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[6]_i_2_n_0 ),
        .I3(rCurWLength_1),
        .I4(\rCurWLengthZeroBase_reg[7]_0 [6]),
        .O(\rCurWLengthZeroBase[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \rCurWLengthZeroBase[7]_i_4 
       (.I0(\rCurWLengthZeroBase[7]_i_5_n_0 ),
        .I1(\rCurWLengthZeroBase[7]_i_6_n_0 ),
        .I2(\rCurWLengthZeroBase[2]_i_2_n_0 ),
        .I3(\rCurWLengthZeroBase[7]_i_7_n_0 ),
        .I4(\rCurWLengthZeroBase[7]_i_8_n_0 ),
        .O(\rCurWLengthZeroBase[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurWLengthZeroBase[7]_i_5 
       (.I0(rRemainingWBeats[4]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[4]_i_3_n_0 ),
        .I3(rCurWLength_1),
        .I4(\rCurWLengthZeroBase_reg[7]_0 [4]),
        .O(\rCurWLengthZeroBase[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurWLengthZeroBase[7]_i_6 
       (.I0(rRemainingWBeats[2]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[2]_i_3_n_0 ),
        .I3(rCurWLength_1),
        .I4(\rCurWLengthZeroBase_reg[7]_0 [2]),
        .O(\rCurWLengthZeroBase[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rCurWLengthZeroBase[7]_i_7 
       (.I0(rRemainingWBeats[3]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[3]_i_3_n_0 ),
        .I3(rCurWLength_1),
        .I4(\rCurWLengthZeroBase_reg[7]_0 [3]),
        .O(\rCurWLengthZeroBase[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \rCurWLengthZeroBase[7]_i_8 
       (.I0(rRemainingWBeats[5]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[5]_i_3_n_0 ),
        .I3(rCurWLength_1),
        .I4(\rCurWLengthZeroBase_reg[7]_0 [5]),
        .O(\rCurWLengthZeroBase[7]_i_8_n_0 ));
  FDRE \rCurWLengthZeroBase_reg[0] 
       (.C(iClock),
        .CE(\rCurWLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurWLengthZeroBase[0]),
        .Q(\rCurWLengthZeroBase_reg[7]_0 [0]),
        .R(iReset));
  FDRE \rCurWLengthZeroBase_reg[1] 
       (.C(iClock),
        .CE(\rCurWLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurWLengthZeroBase[1]),
        .Q(\rCurWLengthZeroBase_reg[7]_0 [1]),
        .R(iReset));
  FDRE \rCurWLengthZeroBase_reg[2] 
       (.C(iClock),
        .CE(\rCurWLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurWLengthZeroBase[2]),
        .Q(\rCurWLengthZeroBase_reg[7]_0 [2]),
        .R(iReset));
  FDRE \rCurWLengthZeroBase_reg[3] 
       (.C(iClock),
        .CE(\rCurWLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurWLengthZeroBase[3]),
        .Q(\rCurWLengthZeroBase_reg[7]_0 [3]),
        .R(iReset));
  FDRE \rCurWLengthZeroBase_reg[4] 
       (.C(iClock),
        .CE(\rCurWLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurWLengthZeroBase[4]),
        .Q(\rCurWLengthZeroBase_reg[7]_0 [4]),
        .R(iReset));
  FDRE \rCurWLengthZeroBase_reg[5] 
       (.C(iClock),
        .CE(\rCurWLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurWLengthZeroBase[5]),
        .Q(\rCurWLengthZeroBase_reg[7]_0 [5]),
        .R(iReset));
  FDRE \rCurWLengthZeroBase_reg[6] 
       (.C(iClock),
        .CE(\rCurWLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurWLengthZeroBase[6]),
        .Q(\rCurWLengthZeroBase_reg[7]_0 [6]),
        .R(iReset));
  FDRE \rCurWLengthZeroBase_reg[7] 
       (.C(iClock),
        .CE(\rCurWLengthZeroBase[7]_i_1_n_0 ),
        .D(rCurWLengthZeroBase[7]),
        .Q(\rCurWLengthZeroBase_reg[7]_0 [7]),
        .R(iReset));
  LUT6 #(
    .INIT(64'h88888888888BBBB8)) 
    \rCurWLength[0]_i_1 
       (.I0(rRemainingWBeats[0]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWriteAddress_reg[31]_0 [0]),
        .I3(\rCurWriteAddress_reg[31]_0 [1]),
        .I4(\rCurWriteAddress_reg[31]_0 [2]),
        .I5(\rCurWLength[0]_i_2_n_0 ),
        .O(\rCurWLength[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \rCurWLength[0]_i_2 
       (.I0(\rCurWriteAddress_reg[31]_0 [10]),
        .I1(\rCurWriteAddress_reg[31]_0 [11]),
        .O(\rCurWLength[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurWLength[10]_i_1 
       (.I0(rRemainingWBeats[10]),
        .I1(rCurDividedWBeats1),
        .O(\rCurWLength[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurWLength[11]_i_1 
       (.I0(rRemainingWBeats[11]),
        .I1(rCurDividedWBeats1),
        .O(\rCurWLength[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurWLength[12]_i_1 
       (.I0(rRemainingWBeats[12]),
        .I1(rCurDividedWBeats1),
        .O(\rCurWLength[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurWLength[13]_i_1 
       (.I0(rRemainingWBeats[13]),
        .I1(rCurDividedWBeats1),
        .O(\rCurWLength[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurWLength[14]_i_1 
       (.I0(rRemainingWBeats[14]),
        .I1(rCurDividedWBeats1),
        .O(\rCurWLength[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rCurWLength[15]_i_1 
       (.I0(rRemainingWBeats[15]),
        .I1(rCurDividedWBeats1),
        .O(\rCurWLength[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \rCurWLength[1]_i_1 
       (.I0(\rCurWLengthZeroBase[1]_i_2_n_0 ),
        .I1(rCurDividedWBeats1),
        .I2(rRemainingWBeats[1]),
        .O(\rCurWLength[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWLength[2]_i_1 
       (.I0(rRemainingWBeats[2]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[2]_i_3_n_0 ),
        .O(\rCurWLength[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWLength[3]_i_1 
       (.I0(rRemainingWBeats[3]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[3]_i_3_n_0 ),
        .O(\rCurWLength[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWLength[4]_i_1 
       (.I0(rRemainingWBeats[4]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[4]_i_3_n_0 ),
        .O(\rCurWLength[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rCurWLength[5]_i_1 
       (.I0(rRemainingWBeats[5]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[5]_i_3_n_0 ),
        .O(\rCurWLength[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWLength[6]_i_1 
       (.I0(rRemainingWBeats[6]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLengthZeroBase[6]_i_2_n_0 ),
        .O(\rCurWLength[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rCurWLength[7]_i_1 
       (.I0(rRemainingWBeats[7]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLength[7]_i_2_n_0 ),
        .O(\rCurWLength[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAB)) 
    \rCurWLength[7]_i_2 
       (.I0(\rCurWLength[0]_i_2_n_0 ),
        .I1(\rCurWriteAddress_reg[31]_0 [8]),
        .I2(\rCurWriteAddress_reg[31]_0 [6]),
        .I3(rCurDividedWBeats1_carry_i_15_n_0),
        .I4(\rCurWriteAddress_reg[31]_0 [7]),
        .I5(\rCurWriteAddress_reg[31]_0 [9]),
        .O(\rCurWLength[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWLength[8]_i_1 
       (.I0(rRemainingWBeats[8]),
        .I1(rCurDividedWBeats1),
        .I2(\rCurWLength[8]_i_2_n_0 ),
        .O(\rCurWLength[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \rCurWLength[8]_i_2 
       (.I0(\rCurWLength[0]_i_2_n_0 ),
        .I1(\rCurWriteAddress_reg[31]_0 [8]),
        .I2(\rCurWriteAddress_reg[31]_0 [6]),
        .I3(rCurDividedWBeats1_carry_i_15_n_0),
        .I4(\rCurWriteAddress_reg[31]_0 [7]),
        .I5(\rCurWriteAddress_reg[31]_0 [9]),
        .O(\rCurWLength[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rCurWLength[9]_i_1 
       (.I0(rRemainingWBeats[9]),
        .I1(rCurDividedWBeats1),
        .O(\rCurWLength[9]_i_1_n_0 ));
  FDRE \rCurWLength_reg[0] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[0]_i_1_n_0 ),
        .Q(rCurWLength[0]),
        .R(iReset));
  FDRE \rCurWLength_reg[10] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[10]_i_1_n_0 ),
        .Q(rCurWLength[10]),
        .R(iReset));
  FDRE \rCurWLength_reg[11] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[11]_i_1_n_0 ),
        .Q(rCurWLength[11]),
        .R(iReset));
  FDRE \rCurWLength_reg[12] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[12]_i_1_n_0 ),
        .Q(rCurWLength[12]),
        .R(iReset));
  FDRE \rCurWLength_reg[13] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[13]_i_1_n_0 ),
        .Q(rCurWLength[13]),
        .R(iReset));
  FDRE \rCurWLength_reg[14] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[14]_i_1_n_0 ),
        .Q(rCurWLength[14]),
        .R(iReset));
  FDRE \rCurWLength_reg[15] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[15]_i_1_n_0 ),
        .Q(rCurWLength[15]),
        .R(iReset));
  FDRE \rCurWLength_reg[1] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[1]_i_1_n_0 ),
        .Q(rCurWLength[1]),
        .R(iReset));
  FDRE \rCurWLength_reg[2] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[2]_i_1_n_0 ),
        .Q(rCurWLength[2]),
        .R(iReset));
  FDRE \rCurWLength_reg[3] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[3]_i_1_n_0 ),
        .Q(rCurWLength[3]),
        .R(iReset));
  FDRE \rCurWLength_reg[4] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[4]_i_1_n_0 ),
        .Q(rCurWLength[4]),
        .R(iReset));
  FDRE \rCurWLength_reg[5] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[5]_i_1_n_0 ),
        .Q(rCurWLength[5]),
        .R(iReset));
  FDRE \rCurWLength_reg[6] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[6]_i_1_n_0 ),
        .Q(rCurWLength[6]),
        .R(iReset));
  FDRE \rCurWLength_reg[7] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[7]_i_1_n_0 ),
        .Q(rCurWLength[7]),
        .R(iReset));
  FDRE \rCurWLength_reg[8] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[8]_i_1_n_0 ),
        .Q(rCurWLength[8]),
        .R(iReset));
  FDRE \rCurWLength_reg[9] 
       (.C(iClock),
        .CE(rCurWLength_1),
        .D(\rCurWLength[9]_i_1_n_0 ),
        .Q(rCurWLength[9]),
        .R(iReset));
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[0]_i_1 
       (.I0(\rCurWriteAddress_reg[0]_0 ),
        .I1(Q[0]),
        .I2(\rCurWriteAddress_reg[31]_0 [0]),
        .O(rCurWriteAddress));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[16]_i_10 
       (.I0(\rCurWriteAddress_reg[31]_0 [9]),
        .I1(rCurWLength[7]),
        .O(\rCurWriteAddress[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[16]_i_3 
       (.I0(\rCurWriteAddress_reg[31]_0 [16]),
        .I1(rCurWLength[14]),
        .O(\rCurWriteAddress[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[16]_i_4 
       (.I0(\rCurWriteAddress_reg[31]_0 [15]),
        .I1(rCurWLength[13]),
        .O(\rCurWriteAddress[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[16]_i_5 
       (.I0(\rCurWriteAddress_reg[31]_0 [14]),
        .I1(rCurWLength[12]),
        .O(\rCurWriteAddress[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[16]_i_6 
       (.I0(\rCurWriteAddress_reg[31]_0 [13]),
        .I1(rCurWLength[11]),
        .O(\rCurWriteAddress[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[16]_i_7 
       (.I0(\rCurWriteAddress_reg[31]_0 [12]),
        .I1(rCurWLength[10]),
        .O(\rCurWriteAddress[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[16]_i_8 
       (.I0(\rCurWriteAddress_reg[31]_0 [11]),
        .I1(rCurWLength[9]),
        .O(\rCurWriteAddress[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[16]_i_9 
       (.I0(\rCurWriteAddress_reg[31]_0 [10]),
        .I1(rCurWLength[8]),
        .O(\rCurWriteAddress[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[24]_i_3 
       (.I0(\rCurWriteAddress_reg[31]_0 [17]),
        .I1(rCurWLength[15]),
        .O(\rCurWriteAddress[24]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \rCurWriteAddress[31]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(D_AWREADY),
        .O(\rCurWriteAddress[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[8]_i_3 
       (.I0(\rCurWriteAddress_reg[31]_0 [8]),
        .I1(rCurWLength[6]),
        .O(\rCurWriteAddress[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[8]_i_4 
       (.I0(\rCurWriteAddress_reg[31]_0 [7]),
        .I1(rCurWLength[5]),
        .O(\rCurWriteAddress[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[8]_i_5 
       (.I0(\rCurWriteAddress_reg[31]_0 [6]),
        .I1(rCurWLength[4]),
        .O(\rCurWriteAddress[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[8]_i_6 
       (.I0(\rCurWriteAddress_reg[31]_0 [5]),
        .I1(rCurWLength[3]),
        .O(\rCurWriteAddress[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[8]_i_7 
       (.I0(\rCurWriteAddress_reg[31]_0 [4]),
        .I1(rCurWLength[2]),
        .O(\rCurWriteAddress[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[8]_i_8 
       (.I0(\rCurWriteAddress_reg[31]_0 [3]),
        .I1(rCurWLength[1]),
        .O(\rCurWriteAddress[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rCurWriteAddress[8]_i_9 
       (.I0(\rCurWriteAddress_reg[31]_0 [2]),
        .I1(rCurWLength[0]),
        .O(\rCurWriteAddress[8]_i_9_n_0 ));
  FDRE \rCurWriteAddress_reg[0] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rCurWriteAddress),
        .Q(\rCurWriteAddress_reg[31]_0 [0]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[10] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[9]),
        .Q(\rCurWriteAddress_reg[31]_0 [10]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[11] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[10]),
        .Q(\rCurWriteAddress_reg[31]_0 [11]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[12] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[11]),
        .Q(\rCurWriteAddress_reg[31]_0 [12]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[13] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[12]),
        .Q(\rCurWriteAddress_reg[31]_0 [13]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[14] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[13]),
        .Q(\rCurWriteAddress_reg[31]_0 [14]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[15] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[14]),
        .Q(\rCurWriteAddress_reg[31]_0 [15]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[16] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[15]),
        .Q(\rCurWriteAddress_reg[31]_0 [16]),
        .R(iReset));
  CARRY8 \rCurWriteAddress_reg[16]_i_2 
       (.CI(\rCurWriteAddress_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCurWriteAddress_reg[16]_i_2_n_0 ,\rCurWriteAddress_reg[16]_i_2_n_1 ,\rCurWriteAddress_reg[16]_i_2_n_2 ,\rCurWriteAddress_reg[16]_i_2_n_3 ,\rCurWriteAddress_reg[16]_i_2_n_4 ,\rCurWriteAddress_reg[16]_i_2_n_5 ,\rCurWriteAddress_reg[16]_i_2_n_6 ,\rCurWriteAddress_reg[16]_i_2_n_7 }),
        .DI(\rCurWriteAddress_reg[31]_0 [16:9]),
        .O(in10[15:8]),
        .S({\rCurWriteAddress[16]_i_3_n_0 ,\rCurWriteAddress[16]_i_4_n_0 ,\rCurWriteAddress[16]_i_5_n_0 ,\rCurWriteAddress[16]_i_6_n_0 ,\rCurWriteAddress[16]_i_7_n_0 ,\rCurWriteAddress[16]_i_8_n_0 ,\rCurWriteAddress[16]_i_9_n_0 ,\rCurWriteAddress[16]_i_10_n_0 }));
  FDRE \rCurWriteAddress_reg[17] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[16]),
        .Q(\rCurWriteAddress_reg[31]_0 [17]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[18] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[17]),
        .Q(\rCurWriteAddress_reg[31]_0 [18]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[19] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[18]),
        .Q(\rCurWriteAddress_reg[31]_0 [19]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[1] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[0]),
        .Q(\rCurWriteAddress_reg[31]_0 [1]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[20] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[19]),
        .Q(\rCurWriteAddress_reg[31]_0 [20]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[21] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[20]),
        .Q(\rCurWriteAddress_reg[31]_0 [21]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[22] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[21]),
        .Q(\rCurWriteAddress_reg[31]_0 [22]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[23] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[22]),
        .Q(\rCurWriteAddress_reg[31]_0 [23]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[24] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[23]),
        .Q(\rCurWriteAddress_reg[31]_0 [24]),
        .R(iReset));
  CARRY8 \rCurWriteAddress_reg[24]_i_2 
       (.CI(\rCurWriteAddress_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCurWriteAddress_reg[24]_i_2_n_0 ,\rCurWriteAddress_reg[24]_i_2_n_1 ,\rCurWriteAddress_reg[24]_i_2_n_2 ,\rCurWriteAddress_reg[24]_i_2_n_3 ,\rCurWriteAddress_reg[24]_i_2_n_4 ,\rCurWriteAddress_reg[24]_i_2_n_5 ,\rCurWriteAddress_reg[24]_i_2_n_6 ,\rCurWriteAddress_reg[24]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\rCurWriteAddress_reg[31]_0 [17]}),
        .O(in10[23:16]),
        .S({\rCurWriteAddress_reg[31]_0 [24:18],\rCurWriteAddress[24]_i_3_n_0 }));
  FDRE \rCurWriteAddress_reg[25] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[24]),
        .Q(\rCurWriteAddress_reg[31]_0 [25]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[26] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[25]),
        .Q(\rCurWriteAddress_reg[31]_0 [26]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[27] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[26]),
        .Q(\rCurWriteAddress_reg[31]_0 [27]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[28] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[27]),
        .Q(\rCurWriteAddress_reg[31]_0 [28]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[29] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[28]),
        .Q(\rCurWriteAddress_reg[31]_0 [29]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[2] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[1]),
        .Q(\rCurWriteAddress_reg[31]_0 [2]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[30] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[29]),
        .Q(\rCurWriteAddress_reg[31]_0 [30]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[31] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[30]),
        .Q(\rCurWriteAddress_reg[31]_0 [31]),
        .R(iReset));
  CARRY8 \rCurWriteAddress_reg[31]_i_3 
       (.CI(\rCurWriteAddress_reg[24]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCurWriteAddress_reg[31]_i_3_CO_UNCONNECTED [7:6],\rCurWriteAddress_reg[31]_i_3_n_2 ,\rCurWriteAddress_reg[31]_i_3_n_3 ,\rCurWriteAddress_reg[31]_i_3_n_4 ,\rCurWriteAddress_reg[31]_i_3_n_5 ,\rCurWriteAddress_reg[31]_i_3_n_6 ,\rCurWriteAddress_reg[31]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rCurWriteAddress_reg[31]_i_3_O_UNCONNECTED [7],in10[30:24]}),
        .S({1'b0,\rCurWriteAddress_reg[31]_0 [31:25]}));
  FDRE \rCurWriteAddress_reg[3] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[2]),
        .Q(\rCurWriteAddress_reg[31]_0 [3]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[4] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[3]),
        .Q(\rCurWriteAddress_reg[31]_0 [4]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[5] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[4]),
        .Q(\rCurWriteAddress_reg[31]_0 [5]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[6] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[5]),
        .Q(\rCurWriteAddress_reg[31]_0 [6]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[7] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[6]),
        .Q(\rCurWriteAddress_reg[31]_0 [7]),
        .R(iReset));
  FDRE \rCurWriteAddress_reg[8] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[7]),
        .Q(\rCurWriteAddress_reg[31]_0 [8]),
        .R(iReset));
  CARRY8 \rCurWriteAddress_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCurWriteAddress_reg[8]_i_2_n_0 ,\rCurWriteAddress_reg[8]_i_2_n_1 ,\rCurWriteAddress_reg[8]_i_2_n_2 ,\rCurWriteAddress_reg[8]_i_2_n_3 ,\rCurWriteAddress_reg[8]_i_2_n_4 ,\rCurWriteAddress_reg[8]_i_2_n_5 ,\rCurWriteAddress_reg[8]_i_2_n_6 ,\rCurWriteAddress_reg[8]_i_2_n_7 }),
        .DI({\rCurWriteAddress_reg[31]_0 [8:2],1'b0}),
        .O(in10[7:0]),
        .S({\rCurWriteAddress[8]_i_3_n_0 ,\rCurWriteAddress[8]_i_4_n_0 ,\rCurWriteAddress[8]_i_5_n_0 ,\rCurWriteAddress[8]_i_6_n_0 ,\rCurWriteAddress[8]_i_7_n_0 ,\rCurWriteAddress[8]_i_8_n_0 ,\rCurWriteAddress[8]_i_9_n_0 ,\rCurWriteAddress_reg[31]_0 [1]}));
  FDRE \rCurWriteAddress_reg[9] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(D[8]),
        .Q(\rCurWriteAddress_reg[31]_0 [9]),
        .R(iReset));
  CARRY8 rRemainingRBeats0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({rRemainingRBeats0_carry_n_0,rRemainingRBeats0_carry_n_1,rRemainingRBeats0_carry_n_2,rRemainingRBeats0_carry_n_3,rRemainingRBeats0_carry_n_4,rRemainingRBeats0_carry_n_5,rRemainingRBeats0_carry_n_6,rRemainingRBeats0_carry_n_7}),
        .DI({\rRemainingRBeats_reg_n_0_[7] ,\rRemainingRBeats_reg_n_0_[6] ,\rRemainingRBeats_reg_n_0_[5] ,\rRemainingRBeats_reg_n_0_[4] ,\rRemainingRBeats_reg_n_0_[3] ,\rRemainingRBeats_reg_n_0_[2] ,\rRemainingRBeats_reg_n_0_[1] ,\rRemainingRBeats_reg_n_0_[0] }),
        .O(in12[7:0]),
        .S({rRemainingRBeats0_carry_i_1_n_0,rRemainingRBeats0_carry_i_2_n_0,rRemainingRBeats0_carry_i_3_n_0,rRemainingRBeats0_carry_i_4_n_0,rRemainingRBeats0_carry_i_5_n_0,rRemainingRBeats0_carry_i_6_n_0,rRemainingRBeats0_carry_i_7_n_0,rRemainingRBeats0_carry_i_8_n_0}));
  CARRY8 rRemainingRBeats0_carry__0
       (.CI(rRemainingRBeats0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rRemainingRBeats0_carry__0_CO_UNCONNECTED[7],rRemainingRBeats0_carry__0_n_1,rRemainingRBeats0_carry__0_n_2,rRemainingRBeats0_carry__0_n_3,rRemainingRBeats0_carry__0_n_4,rRemainingRBeats0_carry__0_n_5,rRemainingRBeats0_carry__0_n_6,rRemainingRBeats0_carry__0_n_7}),
        .DI({1'b0,\rRemainingRBeats_reg_n_0_[14] ,\rRemainingRBeats_reg_n_0_[13] ,\rRemainingRBeats_reg_n_0_[12] ,\rRemainingRBeats_reg_n_0_[11] ,\rRemainingRBeats_reg_n_0_[10] ,\rRemainingRBeats_reg_n_0_[9] ,\rRemainingRBeats_reg_n_0_[8] }),
        .O(in12[15:8]),
        .S({rRemainingRBeats0_carry__0_i_1_n_0,rRemainingRBeats0_carry__0_i_2_n_0,rRemainingRBeats0_carry__0_i_3_n_0,rRemainingRBeats0_carry__0_i_4_n_0,rRemainingRBeats0_carry__0_i_5_n_0,rRemainingRBeats0_carry__0_i_6_n_0,rRemainingRBeats0_carry__0_i_7_n_0,rRemainingRBeats0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry__0_i_1
       (.I0(\rRemainingRBeats_reg_n_0_[15] ),
        .I1(rCurRLength[15]),
        .O(rRemainingRBeats0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry__0_i_2
       (.I0(\rRemainingRBeats_reg_n_0_[14] ),
        .I1(rCurRLength[14]),
        .O(rRemainingRBeats0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry__0_i_3
       (.I0(\rRemainingRBeats_reg_n_0_[13] ),
        .I1(rCurRLength[13]),
        .O(rRemainingRBeats0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry__0_i_4
       (.I0(\rRemainingRBeats_reg_n_0_[12] ),
        .I1(rCurRLength[12]),
        .O(rRemainingRBeats0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry__0_i_5
       (.I0(\rRemainingRBeats_reg_n_0_[11] ),
        .I1(rCurRLength[11]),
        .O(rRemainingRBeats0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry__0_i_6
       (.I0(\rRemainingRBeats_reg_n_0_[10] ),
        .I1(rCurRLength[10]),
        .O(rRemainingRBeats0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry__0_i_7
       (.I0(\rRemainingRBeats_reg_n_0_[9] ),
        .I1(rCurRLength[9]),
        .O(rRemainingRBeats0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry__0_i_8
       (.I0(\rRemainingRBeats_reg_n_0_[8] ),
        .I1(rCurRLength[8]),
        .O(rRemainingRBeats0_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry_i_1
       (.I0(\rRemainingRBeats_reg_n_0_[7] ),
        .I1(rCurRLength[7]),
        .O(rRemainingRBeats0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry_i_2
       (.I0(\rRemainingRBeats_reg_n_0_[6] ),
        .I1(rCurRLength[6]),
        .O(rRemainingRBeats0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry_i_3
       (.I0(\rRemainingRBeats_reg_n_0_[5] ),
        .I1(rCurRLength[5]),
        .O(rRemainingRBeats0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry_i_4
       (.I0(\rRemainingRBeats_reg_n_0_[4] ),
        .I1(rCurRLength[4]),
        .O(rRemainingRBeats0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry_i_5
       (.I0(\rRemainingRBeats_reg_n_0_[3] ),
        .I1(rCurRLength[3]),
        .O(rRemainingRBeats0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry_i_6
       (.I0(\rRemainingRBeats_reg_n_0_[2] ),
        .I1(rCurRLength[2]),
        .O(rRemainingRBeats0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry_i_7
       (.I0(\rRemainingRBeats_reg_n_0_[1] ),
        .I1(rCurRLength[1]),
        .O(rRemainingRBeats0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingRBeats0_carry_i_8
       (.I0(\rRemainingRBeats_reg_n_0_[0] ),
        .I1(rCurRLength[0]),
        .O(rRemainingRBeats0_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[0]_i_1 
       (.I0(ifromECCRLength[0]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[0]),
        .O(rRemainingRBeats[0]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[10]_i_1 
       (.I0(ifromECCRLength[10]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[10]),
        .O(rRemainingRBeats[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[11]_i_1 
       (.I0(ifromECCRLength[11]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[11]),
        .O(rRemainingRBeats[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[12]_i_1 
       (.I0(ifromECCRLength[12]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[12]),
        .O(rRemainingRBeats[12]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[13]_i_1 
       (.I0(ifromECCRLength[13]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[13]),
        .O(rRemainingRBeats[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[14]_i_1 
       (.I0(ifromECCRLength[14]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[14]),
        .O(rRemainingRBeats[14]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[15]_i_1 
       (.I0(ifromECCRLength[15]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[15]),
        .O(rRemainingRBeats[15]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[1]_i_1 
       (.I0(ifromECCRLength[1]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[1]),
        .O(rRemainingRBeats[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[2]_i_1 
       (.I0(ifromECCRLength[2]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[2]),
        .O(rRemainingRBeats[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[3]_i_1 
       (.I0(ifromECCRLength[3]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[3]),
        .O(rRemainingRBeats[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[4]_i_1 
       (.I0(ifromECCRLength[4]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[4]),
        .O(rRemainingRBeats[4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[5]_i_1 
       (.I0(ifromECCRLength[5]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[5]),
        .O(rRemainingRBeats[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[6]_i_1 
       (.I0(ifromECCRLength[6]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[6]),
        .O(rRemainingRBeats[6]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[7]_i_1 
       (.I0(ifromECCRLength[7]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[7]),
        .O(rRemainingRBeats[7]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[8]_i_1 
       (.I0(ifromECCRLength[8]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[8]),
        .O(rRemainingRBeats[8]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingRBeats[9]_i_1 
       (.I0(ifromECCRLength[9]),
        .I1(\FSM_onehot_rRCurState_reg[3]_0 [0]),
        .I2(in12[9]),
        .O(rRemainingRBeats[9]));
  FDRE \rRemainingRBeats_reg[0] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[0]),
        .Q(\rRemainingRBeats_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[10] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[10]),
        .Q(\rRemainingRBeats_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[11] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[11]),
        .Q(\rRemainingRBeats_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[12] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[12]),
        .Q(\rRemainingRBeats_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[13] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[13]),
        .Q(\rRemainingRBeats_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[14] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[14]),
        .Q(\rRemainingRBeats_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[15] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[15]),
        .Q(\rRemainingRBeats_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[1] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[1]),
        .Q(\rRemainingRBeats_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[2] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[2]),
        .Q(\rRemainingRBeats_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[3] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[3]),
        .Q(\rRemainingRBeats_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[4] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[4]),
        .Q(\rRemainingRBeats_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[5] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[5]),
        .Q(\rRemainingRBeats_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[6] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[6]),
        .Q(\rRemainingRBeats_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[7] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[7]),
        .Q(\rRemainingRBeats_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[8] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[8]),
        .Q(\rRemainingRBeats_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rRemainingRBeats_reg[9] 
       (.C(iClock),
        .CE(\rCurReadAddress[31]_i_1_n_0 ),
        .D(rRemainingRBeats[9]),
        .Q(\rRemainingRBeats_reg_n_0_[9] ),
        .R(iReset));
  CARRY8 rRemainingWBeats0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({rRemainingWBeats0_carry_n_0,rRemainingWBeats0_carry_n_1,rRemainingWBeats0_carry_n_2,rRemainingWBeats0_carry_n_3,rRemainingWBeats0_carry_n_4,rRemainingWBeats0_carry_n_5,rRemainingWBeats0_carry_n_6,rRemainingWBeats0_carry_n_7}),
        .DI(rRemainingWBeats[7:0]),
        .O(in13[7:0]),
        .S({rRemainingWBeats0_carry_i_1_n_0,rRemainingWBeats0_carry_i_2_n_0,rRemainingWBeats0_carry_i_3_n_0,rRemainingWBeats0_carry_i_4_n_0,rRemainingWBeats0_carry_i_5_n_0,rRemainingWBeats0_carry_i_6_n_0,rRemainingWBeats0_carry_i_7_n_0,rRemainingWBeats0_carry_i_8_n_0}));
  CARRY8 rRemainingWBeats0_carry__0
       (.CI(rRemainingWBeats0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rRemainingWBeats0_carry__0_CO_UNCONNECTED[7],rRemainingWBeats0_carry__0_n_1,rRemainingWBeats0_carry__0_n_2,rRemainingWBeats0_carry__0_n_3,rRemainingWBeats0_carry__0_n_4,rRemainingWBeats0_carry__0_n_5,rRemainingWBeats0_carry__0_n_6,rRemainingWBeats0_carry__0_n_7}),
        .DI({1'b0,rRemainingWBeats[14:8]}),
        .O(in13[15:8]),
        .S({rRemainingWBeats0_carry__0_i_1_n_0,rRemainingWBeats0_carry__0_i_2_n_0,rRemainingWBeats0_carry__0_i_3_n_0,rRemainingWBeats0_carry__0_i_4_n_0,rRemainingWBeats0_carry__0_i_5_n_0,rRemainingWBeats0_carry__0_i_6_n_0,rRemainingWBeats0_carry__0_i_7_n_0,rRemainingWBeats0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry__0_i_1
       (.I0(rRemainingWBeats[15]),
        .I1(rCurWLength[15]),
        .O(rRemainingWBeats0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry__0_i_2
       (.I0(rRemainingWBeats[14]),
        .I1(rCurWLength[14]),
        .O(rRemainingWBeats0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry__0_i_3
       (.I0(rRemainingWBeats[13]),
        .I1(rCurWLength[13]),
        .O(rRemainingWBeats0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry__0_i_4
       (.I0(rRemainingWBeats[12]),
        .I1(rCurWLength[12]),
        .O(rRemainingWBeats0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry__0_i_5
       (.I0(rRemainingWBeats[11]),
        .I1(rCurWLength[11]),
        .O(rRemainingWBeats0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry__0_i_6
       (.I0(rRemainingWBeats[10]),
        .I1(rCurWLength[10]),
        .O(rRemainingWBeats0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry__0_i_7
       (.I0(rRemainingWBeats[9]),
        .I1(rCurWLength[9]),
        .O(rRemainingWBeats0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry__0_i_8
       (.I0(rRemainingWBeats[8]),
        .I1(rCurWLength[8]),
        .O(rRemainingWBeats0_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry_i_1
       (.I0(rRemainingWBeats[7]),
        .I1(rCurWLength[7]),
        .O(rRemainingWBeats0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry_i_2
       (.I0(rRemainingWBeats[6]),
        .I1(rCurWLength[6]),
        .O(rRemainingWBeats0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry_i_3
       (.I0(rRemainingWBeats[5]),
        .I1(rCurWLength[5]),
        .O(rRemainingWBeats0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry_i_4
       (.I0(rRemainingWBeats[4]),
        .I1(rCurWLength[4]),
        .O(rRemainingWBeats0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry_i_5
       (.I0(rRemainingWBeats[3]),
        .I1(rCurWLength[3]),
        .O(rRemainingWBeats0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry_i_6
       (.I0(rRemainingWBeats[2]),
        .I1(rCurWLength[2]),
        .O(rRemainingWBeats0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry_i_7
       (.I0(rRemainingWBeats[1]),
        .I1(rCurWLength[1]),
        .O(rRemainingWBeats0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rRemainingWBeats0_carry_i_8
       (.I0(rRemainingWBeats[0]),
        .I1(rCurWLength[0]),
        .O(rRemainingWBeats0_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[0]_i_1 
       (.I0(wDWChCmpt2DMALength[0]),
        .I1(Q[0]),
        .I2(in13[0]),
        .O(rRemainingWBeats_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[10]_i_1 
       (.I0(wDWChCmpt2DMALength[10]),
        .I1(Q[0]),
        .I2(in13[10]),
        .O(rRemainingWBeats_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[11]_i_1 
       (.I0(wDWChCmpt2DMALength[11]),
        .I1(Q[0]),
        .I2(in13[11]),
        .O(rRemainingWBeats_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[12]_i_1 
       (.I0(wDWChCmpt2DMALength[12]),
        .I1(Q[0]),
        .I2(in13[12]),
        .O(rRemainingWBeats_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[13]_i_1 
       (.I0(wDWChCmpt2DMALength[13]),
        .I1(Q[0]),
        .I2(in13[13]),
        .O(rRemainingWBeats_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[14]_i_1 
       (.I0(wDWChCmpt2DMALength[14]),
        .I1(Q[0]),
        .I2(in13[14]),
        .O(rRemainingWBeats_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[15]_i_1 
       (.I0(wDWChCmpt2DMALength[15]),
        .I1(Q[0]),
        .I2(in13[15]),
        .O(rRemainingWBeats_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[1]_i_1 
       (.I0(wDWChCmpt2DMALength[1]),
        .I1(Q[0]),
        .I2(in13[1]),
        .O(rRemainingWBeats_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[2]_i_1 
       (.I0(wDWChCmpt2DMALength[2]),
        .I1(Q[0]),
        .I2(in13[2]),
        .O(rRemainingWBeats_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[3]_i_1 
       (.I0(wDWChCmpt2DMALength[3]),
        .I1(Q[0]),
        .I2(in13[3]),
        .O(rRemainingWBeats_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[4]_i_1 
       (.I0(wDWChCmpt2DMALength[4]),
        .I1(Q[0]),
        .I2(in13[4]),
        .O(rRemainingWBeats_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[5]_i_1 
       (.I0(wDWChCmpt2DMALength[5]),
        .I1(Q[0]),
        .I2(in13[5]),
        .O(rRemainingWBeats_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[6]_i_1 
       (.I0(wDWChCmpt2DMALength[6]),
        .I1(Q[0]),
        .I2(in13[6]),
        .O(rRemainingWBeats_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[7]_i_1 
       (.I0(wDWChCmpt2DMALength[7]),
        .I1(Q[0]),
        .I2(in13[7]),
        .O(rRemainingWBeats_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[8]_i_1 
       (.I0(wDWChCmpt2DMALength[8]),
        .I1(Q[0]),
        .I2(in13[8]),
        .O(rRemainingWBeats_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rRemainingWBeats[9]_i_1 
       (.I0(wDWChCmpt2DMALength[9]),
        .I1(Q[0]),
        .I2(in13[9]),
        .O(rRemainingWBeats_0[9]));
  FDRE \rRemainingWBeats_reg[0] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[0]),
        .Q(rRemainingWBeats[0]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[10] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[10]),
        .Q(rRemainingWBeats[10]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[11] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[11]),
        .Q(rRemainingWBeats[11]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[12] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[12]),
        .Q(rRemainingWBeats[12]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[13] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[13]),
        .Q(rRemainingWBeats[13]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[14] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[14]),
        .Q(rRemainingWBeats[14]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[15] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[15]),
        .Q(rRemainingWBeats[15]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[1] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[1]),
        .Q(rRemainingWBeats[1]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[2] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[2]),
        .Q(rRemainingWBeats[2]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[3] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[3]),
        .Q(rRemainingWBeats[3]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[4] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[4]),
        .Q(rRemainingWBeats[4]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[5] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[5]),
        .Q(rRemainingWBeats[5]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[6] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[6]),
        .Q(rRemainingWBeats[6]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[7] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[7]),
        .Q(rRemainingWBeats[7]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[8] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[8]),
        .Q(rRemainingWBeats[8]),
        .R(iReset));
  FDRE \rRemainingWBeats_reg[9] 
       (.C(iClock),
        .CE(\rCurWriteAddress[31]_i_1_n_0 ),
        .D(rRemainingWBeats_0[9]),
        .Q(rRemainingWBeats[9]),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "AutoFIFOPopControl" *) 
module sys_top_t4nfc_hlper_0_0_AutoFIFOPopControl
   (rValid_reg_0,
    iReset,
    rValid_reg_1,
    iClock);
  output rValid_reg_0;
  input iReset;
  input rValid_reg_1;
  input iClock;

  wire iClock;
  wire iReset;
  wire rValid_reg_0;
  wire rValid_reg_1;

  FDRE rValid_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rValid_reg_1),
        .Q(rValid_reg_0),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "AutoFIFOPopControl" *) 
module sys_top_t4nfc_hlper_0_0_AutoFIFOPopControl_17
   (wFLenQDValid,
    D,
    iReset,
    iClock,
    \FSM_sequential_rDataChCurState_reg[0] ,
    D_WREADY,
    Q,
    \FSM_sequential_rDataChCurState_reg[0]_0 ,
    empty);
  output wFLenQDValid;
  output [0:0]D;
  input iReset;
  input iClock;
  input [0:0]\FSM_sequential_rDataChCurState_reg[0] ;
  input D_WREADY;
  input [1:0]Q;
  input \FSM_sequential_rDataChCurState_reg[0]_0 ;
  input empty;

  wire [0:0]D;
  wire D_WREADY;
  wire [0:0]\FSM_sequential_rDataChCurState_reg[0] ;
  wire \FSM_sequential_rDataChCurState_reg[0]_0 ;
  wire [1:0]Q;
  wire empty;
  wire iClock;
  wire iReset;
  wire rValid_i_1__0_n_0;
  wire wFLenQDValid;

  LUT6 #(
    .INIT(64'h000077F000007700)) 
    \FSM_sequential_rDataChCurState[0]_i_1 
       (.I0(\FSM_sequential_rDataChCurState_reg[0] ),
        .I1(D_WREADY),
        .I2(wFLenQDValid),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\FSM_sequential_rDataChCurState_reg[0]_0 ),
        .O(D));
  LUT4 #(
    .INIT(16'hA8FF)) 
    rValid_i_1__0
       (.I0(wFLenQDValid),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(empty),
        .O(rValid_i_1__0_n_0));
  FDRE rValid_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rValid_i_1__0_n_0),
        .Q(wFLenQDValid),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "ComSPBRAMDPControl" *) 
module sys_top_t4nfc_hlper_0_0_ComSPBRAMDPControl
   (wSPadReadAck,
    iReset,
    rNextState,
    iClock);
  output wSPadReadAck;
  input iReset;
  input rNextState;
  input iClock;

  wire iClock;
  wire iReset;
  wire rNextState;
  wire wSPadReadAck;

  FDRE rCurState_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rNextState),
        .Q(wSPadReadAck),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "Completion" *) 
module sys_top_t4nfc_hlper_0_0_Completion
   (D_WDATA,
    Q,
    D_WVALID,
    ofromECCWReady,
    ofromECCWCmdReady,
    \FSM_sequential_rCmdChCurState_reg[0] ,
    wDWChCmpt2DMALength,
    D,
    \rAddress_reg[0] ,
    iReset,
    iClock,
    din,
    ifromECCWData,
    iReadyBusy,
    \FSM_sequential_rDataChCurState_reg[0] ,
    D_WREADY,
    ifromECCWValid,
    ifromECCWLast,
    ifromECCWCmdValid,
    in10,
    ifromECCWAddress);
  output [31:0]D_WDATA;
  output [1:0]Q;
  output D_WVALID;
  output ofromECCWReady;
  output ofromECCWCmdReady;
  output \FSM_sequential_rCmdChCurState_reg[0] ;
  output [15:0]wDWChCmpt2DMALength;
  output [30:0]D;
  output [0:0]\rAddress_reg[0] ;
  input iReset;
  input iClock;
  input [20:0]din;
  input [31:0]ifromECCWData;
  input [7:0]iReadyBusy;
  input [1:0]\FSM_sequential_rDataChCurState_reg[0] ;
  input D_WREADY;
  input ifromECCWValid;
  input ifromECCWLast;
  input ifromECCWCmdValid;
  input [30:0]in10;
  input [31:0]ifromECCWAddress;

  wire [30:0]D;
  wire [31:0]D_WDATA;
  wire D_WREADY;
  wire D_WVALID;
  wire \FSM_sequential_rCmdChCurState_reg[0] ;
  wire [1:0]\FSM_sequential_rDataChCurState_reg[0] ;
  wire Inst_CompletionDataChannel_n_37;
  wire [1:0]Q;
  wire [20:0]din;
  wire iClock;
  wire [7:0]iReadyBusy;
  wire iReset;
  wire [31:0]ifromECCWAddress;
  wire ifromECCWCmdValid;
  wire [31:0]ifromECCWData;
  wire ifromECCWLast;
  wire ifromECCWValid;
  wire [30:0]in10;
  wire ofromECCWCmdReady;
  wire ofromECCWReady;
  wire [0:0]\rAddress_reg[0] ;
  wire [15:0]wDWChCmpt2DMALength;
  wire wFLenQPushSig;
  wire wIsFLenQFull;

  sys_top_t4nfc_hlper_0_0_CompletionCommandChannel Inst_CompletionCommandChannel
       (.D(D),
        .\FSM_sequential_rCmdChCurState_reg[0]_0 (\FSM_sequential_rCmdChCurState_reg[0] ),
        .\FSM_sequential_rCmdChCurState_reg[1]_0 (Inst_CompletionDataChannel_n_37),
        .din(din),
        .full(wIsFLenQFull),
        .iClock(iClock),
        .iReset(iReset),
        .ifromECCWAddress(ifromECCWAddress),
        .ifromECCWCmdValid(ifromECCWCmdValid),
        .in10(in10),
        .ofromECCWCmdReady(ofromECCWCmdReady),
        .\rAddress_reg[0]_0 (\rAddress_reg[0] ),
        .\rCurWriteAddress_reg[1] (\FSM_sequential_rDataChCurState_reg[0] [0]),
        .wDWChCmpt2DMALength(wDWChCmpt2DMALength),
        .wr_en(wFLenQPushSig));
  sys_top_t4nfc_hlper_0_0_CompletionDataChannel Inst_CompletionDataChannel
       (.D_WDATA(D_WDATA),
        .D_WREADY(D_WREADY),
        .D_WVALID(D_WVALID),
        .\FSM_sequential_rDataChCurState_reg[0]_0 (\FSM_sequential_rDataChCurState_reg[0] [1]),
        .Q(Q),
        .din(din),
        .full(wIsFLenQFull),
        .iClock(iClock),
        .iReadyBusy(iReadyBusy),
        .iReset(iReset),
        .ifromECCWCmdValid(ifromECCWCmdValid),
        .ifromECCWCmdValid_0(Inst_CompletionDataChannel_n_37),
        .ifromECCWData(ifromECCWData),
        .ifromECCWLast(ifromECCWLast),
        .ifromECCWValid(ifromECCWValid),
        .ofromECCWReady(ofromECCWReady),
        .wr_en(wFLenQPushSig));
endmodule

(* ORIG_REF_NAME = "CompletionCommandChannel" *) 
module sys_top_t4nfc_hlper_0_0_CompletionCommandChannel
   (wr_en,
    ofromECCWCmdReady,
    \FSM_sequential_rCmdChCurState_reg[0]_0 ,
    wDWChCmpt2DMALength,
    D,
    \rAddress_reg[0]_0 ,
    ifromECCWCmdValid,
    full,
    \FSM_sequential_rCmdChCurState_reg[1]_0 ,
    \rCurWriteAddress_reg[1] ,
    din,
    in10,
    iReset,
    iClock,
    ifromECCWAddress);
  output wr_en;
  output ofromECCWCmdReady;
  output \FSM_sequential_rCmdChCurState_reg[0]_0 ;
  output [15:0]wDWChCmpt2DMALength;
  output [30:0]D;
  output [0:0]\rAddress_reg[0]_0 ;
  input ifromECCWCmdValid;
  input full;
  input \FSM_sequential_rCmdChCurState_reg[1]_0 ;
  input [0:0]\rCurWriteAddress_reg[1] ;
  input [20:0]din;
  input [30:0]in10;
  input iReset;
  input iClock;
  input [31:0]ifromECCWAddress;

  wire [30:0]D;
  wire \FSM_onehot_rWCurState[3]_i_4_n_0 ;
  wire \FSM_onehot_rWCurState[3]_i_5_n_0 ;
  wire \FSM_onehot_rWCurState[3]_i_6_n_0 ;
  wire \FSM_onehot_rWCurState[3]_i_7_n_0 ;
  wire \FSM_sequential_rCmdChCurState[1]_i_2_n_0 ;
  wire \FSM_sequential_rCmdChCurState[1]_i_3_n_0 ;
  wire \FSM_sequential_rCmdChCurState[1]_i_5_n_0 ;
  wire \FSM_sequential_rCmdChCurState[1]_i_6_n_0 ;
  wire \FSM_sequential_rCmdChCurState[1]_i_7_n_0 ;
  wire \FSM_sequential_rCmdChCurState_reg[0]_0 ;
  wire \FSM_sequential_rCmdChCurState_reg[1]_0 ;
  wire [20:0]din;
  wire full;
  wire iClock;
  wire iReset;
  wire [31:0]ifromECCWAddress;
  wire ifromECCWCmdValid;
  wire [30:0]in10;
  wire ofromECCWCmdReady;
  wire [31:1]rAddress;
  wire [0:0]\rAddress_reg[0]_0 ;
  wire [1:0]rCmdChCurState;
  wire [1:0]rCmdChNextState;
  wire [0:0]\rCurWriteAddress_reg[1] ;
  wire rLength;
  wire \rLength[0]_i_1_n_0 ;
  wire \rLength[15]_i_1_n_0 ;
  wire rOpcode0;
  wire [15:0]wDWChCmpt2DMALength;
  wire wr_en;

  LUT6 #(
    .INIT(64'h6666666666606666)) 
    \FSM_onehot_rWCurState[3]_i_3 
       (.I0(rCmdChCurState[0]),
        .I1(rCmdChCurState[1]),
        .I2(\FSM_onehot_rWCurState[3]_i_4_n_0 ),
        .I3(\FSM_onehot_rWCurState[3]_i_5_n_0 ),
        .I4(\FSM_onehot_rWCurState[3]_i_6_n_0 ),
        .I5(\FSM_onehot_rWCurState[3]_i_7_n_0 ),
        .O(\FSM_sequential_rCmdChCurState_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rWCurState[3]_i_4 
       (.I0(wDWChCmpt2DMALength[13]),
        .I1(wDWChCmpt2DMALength[2]),
        .I2(wDWChCmpt2DMALength[12]),
        .I3(wDWChCmpt2DMALength[5]),
        .O(\FSM_onehot_rWCurState[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rWCurState[3]_i_5 
       (.I0(wDWChCmpt2DMALength[10]),
        .I1(wDWChCmpt2DMALength[9]),
        .I2(wDWChCmpt2DMALength[14]),
        .I3(wDWChCmpt2DMALength[15]),
        .O(\FSM_onehot_rWCurState[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_rWCurState[3]_i_6 
       (.I0(wDWChCmpt2DMALength[6]),
        .I1(wDWChCmpt2DMALength[4]),
        .I2(wDWChCmpt2DMALength[7]),
        .I3(wDWChCmpt2DMALength[0]),
        .O(\FSM_onehot_rWCurState[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rWCurState[3]_i_7 
       (.I0(wDWChCmpt2DMALength[11]),
        .I1(wDWChCmpt2DMALength[8]),
        .I2(wDWChCmpt2DMALength[3]),
        .I3(wDWChCmpt2DMALength[1]),
        .O(\FSM_onehot_rWCurState[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000004055550040)) 
    \FSM_sequential_rCmdChCurState[0]_i_1 
       (.I0(rCmdChCurState[1]),
        .I1(\FSM_sequential_rCmdChCurState[1]_i_3_n_0 ),
        .I2(ifromECCWCmdValid),
        .I3(full),
        .I4(rCmdChCurState[0]),
        .I5(\rCurWriteAddress_reg[1] ),
        .O(rCmdChNextState[0]));
  LUT6 #(
    .INIT(64'h0000040055550400)) 
    \FSM_sequential_rCmdChCurState[1]_i_1 
       (.I0(rCmdChCurState[0]),
        .I1(\FSM_sequential_rCmdChCurState[1]_i_2_n_0 ),
        .I2(\FSM_sequential_rCmdChCurState[1]_i_3_n_0 ),
        .I3(\FSM_sequential_rCmdChCurState_reg[1]_0 ),
        .I4(rCmdChCurState[1]),
        .I5(\rCurWriteAddress_reg[1] ),
        .O(rCmdChNextState[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_rCmdChCurState[1]_i_2 
       (.I0(\FSM_sequential_rCmdChCurState[1]_i_5_n_0 ),
        .I1(din[19]),
        .I2(din[14]),
        .I3(din[15]),
        .I4(din[10]),
        .I5(\FSM_sequential_rCmdChCurState[1]_i_6_n_0 ),
        .O(\FSM_sequential_rCmdChCurState[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \FSM_sequential_rCmdChCurState[1]_i_3 
       (.I0(din[2]),
        .I1(din[1]),
        .I2(din[4]),
        .I3(din[0]),
        .I4(din[3]),
        .O(\FSM_sequential_rCmdChCurState[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_rCmdChCurState[1]_i_5 
       (.I0(din[11]),
        .I1(din[6]),
        .I2(din[18]),
        .I3(din[13]),
        .O(\FSM_sequential_rCmdChCurState[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_rCmdChCurState[1]_i_6 
       (.I0(din[16]),
        .I1(din[20]),
        .I2(din[9]),
        .I3(din[17]),
        .I4(\FSM_sequential_rCmdChCurState[1]_i_7_n_0 ),
        .O(\FSM_sequential_rCmdChCurState[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_rCmdChCurState[1]_i_7 
       (.I0(din[8]),
        .I1(din[7]),
        .I2(din[12]),
        .I3(din[5]),
        .O(\FSM_sequential_rCmdChCurState[1]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "State_ReportCmpltReq:01,State_ForwardReq:10,State_Idle:00" *) 
  FDRE \FSM_sequential_rCmdChCurState_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rCmdChNextState[0]),
        .Q(rCmdChCurState[0]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_ReportCmpltReq:01,State_ForwardReq:10,State_Idle:00" *) 
  FDRE \FSM_sequential_rCmdChCurState_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rCmdChNextState[1]),
        .Q(rCmdChCurState[1]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    Inst_DPBSCFIFO64x64WC_i_1
       (.I0(rCmdChCurState[1]),
        .I1(rCmdChCurState[0]),
        .I2(ifromECCWCmdValid),
        .I3(full),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ofromECCWCmdReady_INST_0
       (.I0(full),
        .I1(rCmdChCurState[0]),
        .I2(rCmdChCurState[1]),
        .O(ofromECCWCmdReady));
  LUT3 #(
    .INIT(8'h02)) 
    \rAddress[31]_i_1 
       (.I0(ifromECCWCmdValid),
        .I1(rCmdChCurState[0]),
        .I2(rCmdChCurState[1]),
        .O(rOpcode0));
  FDRE \rAddress_reg[0] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[0]),
        .Q(\rAddress_reg[0]_0 ),
        .R(iReset));
  FDRE \rAddress_reg[10] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[10]),
        .Q(rAddress[10]),
        .R(iReset));
  FDRE \rAddress_reg[11] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[11]),
        .Q(rAddress[11]),
        .R(iReset));
  FDRE \rAddress_reg[12] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[12]),
        .Q(rAddress[12]),
        .R(iReset));
  FDRE \rAddress_reg[13] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[13]),
        .Q(rAddress[13]),
        .R(iReset));
  FDRE \rAddress_reg[14] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[14]),
        .Q(rAddress[14]),
        .R(iReset));
  FDRE \rAddress_reg[15] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[15]),
        .Q(rAddress[15]),
        .R(iReset));
  FDRE \rAddress_reg[16] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[16]),
        .Q(rAddress[16]),
        .R(iReset));
  FDRE \rAddress_reg[17] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[17]),
        .Q(rAddress[17]),
        .R(iReset));
  FDRE \rAddress_reg[18] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[18]),
        .Q(rAddress[18]),
        .R(iReset));
  FDRE \rAddress_reg[19] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[19]),
        .Q(rAddress[19]),
        .R(iReset));
  FDRE \rAddress_reg[1] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[1]),
        .Q(rAddress[1]),
        .R(iReset));
  FDRE \rAddress_reg[20] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[20]),
        .Q(rAddress[20]),
        .R(iReset));
  FDRE \rAddress_reg[21] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[21]),
        .Q(rAddress[21]),
        .R(iReset));
  FDRE \rAddress_reg[22] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[22]),
        .Q(rAddress[22]),
        .R(iReset));
  FDRE \rAddress_reg[23] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[23]),
        .Q(rAddress[23]),
        .R(iReset));
  FDRE \rAddress_reg[24] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[24]),
        .Q(rAddress[24]),
        .R(iReset));
  FDRE \rAddress_reg[25] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[25]),
        .Q(rAddress[25]),
        .R(iReset));
  FDRE \rAddress_reg[26] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[26]),
        .Q(rAddress[26]),
        .R(iReset));
  FDRE \rAddress_reg[27] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[27]),
        .Q(rAddress[27]),
        .R(iReset));
  FDRE \rAddress_reg[28] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[28]),
        .Q(rAddress[28]),
        .R(iReset));
  FDRE \rAddress_reg[29] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[29]),
        .Q(rAddress[29]),
        .R(iReset));
  FDRE \rAddress_reg[2] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[2]),
        .Q(rAddress[2]),
        .R(iReset));
  FDRE \rAddress_reg[30] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[30]),
        .Q(rAddress[30]),
        .R(iReset));
  FDRE \rAddress_reg[31] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[31]),
        .Q(rAddress[31]),
        .R(iReset));
  FDRE \rAddress_reg[3] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[3]),
        .Q(rAddress[3]),
        .R(iReset));
  FDRE \rAddress_reg[4] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[4]),
        .Q(rAddress[4]),
        .R(iReset));
  FDRE \rAddress_reg[5] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[5]),
        .Q(rAddress[5]),
        .R(iReset));
  FDRE \rAddress_reg[6] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[6]),
        .Q(rAddress[6]),
        .R(iReset));
  FDRE \rAddress_reg[7] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[7]),
        .Q(rAddress[7]),
        .R(iReset));
  FDRE \rAddress_reg[8] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[8]),
        .Q(rAddress[8]),
        .R(iReset));
  FDRE \rAddress_reg[9] 
       (.C(iClock),
        .CE(rOpcode0),
        .D(ifromECCWAddress[9]),
        .Q(rAddress[9]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[10]_i_1 
       (.I0(rAddress[10]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[11]_i_1 
       (.I0(rAddress[11]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[12]_i_1 
       (.I0(rAddress[12]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[13]_i_1 
       (.I0(rAddress[13]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[14]_i_1 
       (.I0(rAddress[14]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[15]_i_1 
       (.I0(rAddress[15]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[16]_i_1 
       (.I0(rAddress[16]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[17]_i_1 
       (.I0(rAddress[17]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[18]_i_1 
       (.I0(rAddress[18]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[19]_i_1 
       (.I0(rAddress[19]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[18]),
        .O(D[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[1]_i_1 
       (.I0(rAddress[1]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[20]_i_1 
       (.I0(rAddress[20]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[21]_i_1 
       (.I0(rAddress[21]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[22]_i_1 
       (.I0(rAddress[22]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[23]_i_1 
       (.I0(rAddress[23]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[24]_i_1 
       (.I0(rAddress[24]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[25]_i_1 
       (.I0(rAddress[25]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[26]_i_1 
       (.I0(rAddress[26]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[27]_i_1 
       (.I0(rAddress[27]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[28]_i_1 
       (.I0(rAddress[28]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[29]_i_1 
       (.I0(rAddress[29]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[2]_i_1 
       (.I0(rAddress[2]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[30]_i_1 
       (.I0(rAddress[30]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[31]_i_2 
       (.I0(rAddress[31]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[3]_i_1 
       (.I0(rAddress[3]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[4]_i_1 
       (.I0(rAddress[4]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[5]_i_1 
       (.I0(rAddress[5]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[6]_i_1 
       (.I0(rAddress[6]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[7]_i_1 
       (.I0(rAddress[7]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[8]_i_1 
       (.I0(rAddress[8]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rCurWriteAddress[9]_i_1 
       (.I0(rAddress[9]),
        .I1(\rCurWriteAddress_reg[1] ),
        .I2(in10[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00FC00AA)) 
    \rLength[0]_i_1 
       (.I0(wDWChCmpt2DMALength[0]),
        .I1(\FSM_sequential_rCmdChCurState[1]_i_3_n_0 ),
        .I2(din[5]),
        .I3(iReset),
        .I4(rOpcode0),
        .O(\rLength[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    \rLength[15]_i_1 
       (.I0(\FSM_sequential_rCmdChCurState[1]_i_3_n_0 ),
        .I1(ifromECCWCmdValid),
        .I2(rCmdChCurState[0]),
        .I3(rCmdChCurState[1]),
        .I4(iReset),
        .O(\rLength[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rLength[15]_i_2 
       (.I0(rCmdChCurState[1]),
        .I1(rCmdChCurState[0]),
        .I2(ifromECCWCmdValid),
        .O(rLength));
  FDRE \rLength_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(\rLength[0]_i_1_n_0 ),
        .Q(wDWChCmpt2DMALength[0]),
        .R(1'b0));
  FDRE \rLength_reg[10] 
       (.C(iClock),
        .CE(rLength),
        .D(din[15]),
        .Q(wDWChCmpt2DMALength[10]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[11] 
       (.C(iClock),
        .CE(rLength),
        .D(din[16]),
        .Q(wDWChCmpt2DMALength[11]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[12] 
       (.C(iClock),
        .CE(rLength),
        .D(din[17]),
        .Q(wDWChCmpt2DMALength[12]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[13] 
       (.C(iClock),
        .CE(rLength),
        .D(din[18]),
        .Q(wDWChCmpt2DMALength[13]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[14] 
       (.C(iClock),
        .CE(rLength),
        .D(din[19]),
        .Q(wDWChCmpt2DMALength[14]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[15] 
       (.C(iClock),
        .CE(rLength),
        .D(din[20]),
        .Q(wDWChCmpt2DMALength[15]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[1] 
       (.C(iClock),
        .CE(rLength),
        .D(din[6]),
        .Q(wDWChCmpt2DMALength[1]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[2] 
       (.C(iClock),
        .CE(rLength),
        .D(din[7]),
        .Q(wDWChCmpt2DMALength[2]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[3] 
       (.C(iClock),
        .CE(rLength),
        .D(din[8]),
        .Q(wDWChCmpt2DMALength[3]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[4] 
       (.C(iClock),
        .CE(rLength),
        .D(din[9]),
        .Q(wDWChCmpt2DMALength[4]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[5] 
       (.C(iClock),
        .CE(rLength),
        .D(din[10]),
        .Q(wDWChCmpt2DMALength[5]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[6] 
       (.C(iClock),
        .CE(rLength),
        .D(din[11]),
        .Q(wDWChCmpt2DMALength[6]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[7] 
       (.C(iClock),
        .CE(rLength),
        .D(din[12]),
        .Q(wDWChCmpt2DMALength[7]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[8] 
       (.C(iClock),
        .CE(rLength),
        .D(din[13]),
        .Q(wDWChCmpt2DMALength[8]),
        .R(\rLength[15]_i_1_n_0 ));
  FDRE \rLength_reg[9] 
       (.C(iClock),
        .CE(rLength),
        .D(din[14]),
        .Q(wDWChCmpt2DMALength[9]),
        .R(\rLength[15]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "CompletionDataChannel" *) 
module sys_top_t4nfc_hlper_0_0_CompletionDataChannel
   (full,
    D_WDATA,
    Q,
    D_WVALID,
    ofromECCWReady,
    ifromECCWCmdValid_0,
    iReset,
    iClock,
    wr_en,
    din,
    ifromECCWData,
    iReadyBusy,
    \FSM_sequential_rDataChCurState_reg[0]_0 ,
    D_WREADY,
    ifromECCWValid,
    ifromECCWLast,
    ifromECCWCmdValid);
  output full;
  output [31:0]D_WDATA;
  output [1:0]Q;
  output D_WVALID;
  output ofromECCWReady;
  output ifromECCWCmdValid_0;
  input iReset;
  input iClock;
  input wr_en;
  input [20:0]din;
  input [31:0]ifromECCWData;
  input [7:0]iReadyBusy;
  input [0:0]\FSM_sequential_rDataChCurState_reg[0]_0 ;
  input D_WREADY;
  input ifromECCWValid;
  input ifromECCWLast;
  input ifromECCWCmdValid;

  wire [31:0]D_WDATA;
  wire D_WREADY;
  wire D_WVALID;
  wire \FSM_sequential_rDataChCurState[1]_i_4_n_0 ;
  wire [0:0]\FSM_sequential_rDataChCurState_reg[0]_0 ;
  wire Inst_ForwardedDataQ_n_3;
  wire [1:0]Q;
  wire [20:0]din;
  wire full;
  wire iClock;
  wire [7:0]iReadyBusy;
  wire iReset;
  wire ifromECCWCmdValid;
  wire ifromECCWCmdValid_0;
  wire [31:0]ifromECCWData;
  wire ifromECCWLast;
  wire ifromECCWValid;
  wire ofromECCWReady;
  wire [1:0]rDataChNextState;
  wire wFLenQDValid;
  wire wIsFLenQEmpty;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h64)) 
    \D_WDATA[0]_INST_0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ifromECCWData[0]),
        .O(D_WDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h64)) 
    \D_WDATA[10]_INST_0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ifromECCWData[10]),
        .O(D_WDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[11]_INST_0 
       (.I0(ifromECCWData[11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[12]_INST_0 
       (.I0(ifromECCWData[12]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h64)) 
    \D_WDATA[13]_INST_0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ifromECCWData[13]),
        .O(D_WDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[14]_INST_0 
       (.I0(ifromECCWData[14]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h64)) 
    \D_WDATA[15]_INST_0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ifromECCWData[15]),
        .O(D_WDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h2C20)) 
    \D_WDATA[16]_INST_0 
       (.I0(ifromECCWData[16]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(iReadyBusy[0]),
        .O(D_WDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h2C20)) 
    \D_WDATA[17]_INST_0 
       (.I0(ifromECCWData[17]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(iReadyBusy[1]),
        .O(D_WDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h2C20)) 
    \D_WDATA[18]_INST_0 
       (.I0(ifromECCWData[18]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(iReadyBusy[2]),
        .O(D_WDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h2C20)) 
    \D_WDATA[19]_INST_0 
       (.I0(ifromECCWData[19]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(iReadyBusy[3]),
        .O(D_WDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[1]_INST_0 
       (.I0(ifromECCWData[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h2C20)) 
    \D_WDATA[20]_INST_0 
       (.I0(ifromECCWData[20]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(iReadyBusy[4]),
        .O(D_WDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h2C20)) 
    \D_WDATA[21]_INST_0 
       (.I0(ifromECCWData[21]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(iReadyBusy[5]),
        .O(D_WDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h2C20)) 
    \D_WDATA[22]_INST_0 
       (.I0(ifromECCWData[22]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(iReadyBusy[6]),
        .O(D_WDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h2C20)) 
    \D_WDATA[23]_INST_0 
       (.I0(ifromECCWData[23]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(iReadyBusy[7]),
        .O(D_WDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[24]_INST_0 
       (.I0(ifromECCWData[24]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[25]_INST_0 
       (.I0(ifromECCWData[25]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[26]_INST_0 
       (.I0(ifromECCWData[26]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[27]_INST_0 
       (.I0(ifromECCWData[27]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[28]_INST_0 
       (.I0(ifromECCWData[28]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[29]_INST_0 
       (.I0(ifromECCWData[29]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[2]_INST_0 
       (.I0(ifromECCWData[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[30]_INST_0 
       (.I0(ifromECCWData[30]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[31]_INST_0 
       (.I0(ifromECCWData[31]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[3]_INST_0 
       (.I0(ifromECCWData[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[4]_INST_0 
       (.I0(ifromECCWData[4]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[5]_INST_0 
       (.I0(ifromECCWData[5]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[6]_INST_0 
       (.I0(ifromECCWData[6]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[7]_INST_0 
       (.I0(ifromECCWData[7]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h64)) 
    \D_WDATA[8]_INST_0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ifromECCWData[8]),
        .O(D_WDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \D_WDATA[9]_INST_0 
       (.I0(ifromECCWData[9]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(D_WDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h2808)) 
    D_WVALID_INST_0
       (.I0(\FSM_sequential_rDataChCurState_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ifromECCWValid),
        .O(D_WVALID));
  LUT6 #(
    .INIT(64'h0444444444444444)) 
    \FSM_sequential_rDataChCurState[1]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ifromECCWValid),
        .I3(ifromECCWLast),
        .I4(\FSM_sequential_rDataChCurState_reg[0]_0 ),
        .I5(D_WREADY),
        .O(\FSM_sequential_rDataChCurState[1]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "State_ReportCmplt:01,State_Forward:10,State_Idle:00" *) 
  FDRE \FSM_sequential_rDataChCurState_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rDataChNextState[0]),
        .Q(Q[0]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_ReportCmplt:01,State_Forward:10,State_Idle:00" *) 
  FDRE \FSM_sequential_rDataChCurState_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rDataChNextState[1]),
        .Q(Q[1]),
        .R(iReset));
  sys_top_t4nfc_hlper_0_0_SCFIFO_64x64_withCount Inst_ForwardedDataQ
       (.D(rDataChNextState[1]),
        .\FSM_sequential_rDataChCurState_reg[1] (\FSM_sequential_rDataChCurState[1]_i_4_n_0 ),
        .Q(Q),
        .din(din),
        .empty(wIsFLenQEmpty),
        .full(full),
        .\gen_rd_b.doutb_reg_reg[2] (Inst_ForwardedDataQ_n_3),
        .iClock(iClock),
        .iReset(iReset),
        .ifromECCWCmdValid(ifromECCWCmdValid),
        .ifromECCWCmdValid_0(ifromECCWCmdValid_0),
        .wFLenQDValid(wFLenQDValid),
        .wr_en(wr_en));
  sys_top_t4nfc_hlper_0_0_AutoFIFOPopControl_17 Inst_ForwardedDataQPopControl
       (.D(rDataChNextState[0]),
        .D_WREADY(D_WREADY),
        .\FSM_sequential_rDataChCurState_reg[0] (\FSM_sequential_rDataChCurState_reg[0]_0 ),
        .\FSM_sequential_rDataChCurState_reg[0]_0 (Inst_ForwardedDataQ_n_3),
        .Q(Q),
        .empty(wIsFLenQEmpty),
        .iClock(iClock),
        .iReset(iReset),
        .wFLenQDValid(wFLenQDValid));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    ofromECCWReady_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(D_WREADY),
        .I3(\FSM_sequential_rDataChCurState_reg[0]_0 ),
        .O(ofromECCWReady));
endmodule

(* ORIG_REF_NAME = "DispALU" *) 
module sys_top_t4nfc_hlper_0_0_DispALU
   (rZero_reg_0,
    iROMRData_0_sp_1,
    \FSM_onehot_rCurState_reg[4] ,
    \iROMRData[28] ,
    iROMRData_18_sp_1,
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0 ,
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ,
    D,
    \rResult_reg[31]_0 ,
    \rResult_reg[31]_1 ,
    \rResult_reg[15]_0 ,
    iROMRData,
    iReset,
    rZero_reg_1,
    iClock,
    Q,
    rCmpResult0_carry__2_i_1_0,
    rCmpResult0_carry__2_i_1_1,
    rBufHalfWordWriteValid_reg,
    rBufHalfWordWriteValid_reg_0,
    \FSM_onehot_rCurState_reg[3] ,
    rBufHalfWordWriteValid_reg_1,
    rCmpResult0_carry__2_i_1_2,
    rCmpResult0_carry__2_i_1_3,
    rCmpResult0_carry__2_i_1_4,
    rCmpResult0_carry__2_i_1_5,
    doutb,
    \FSM_onehot_rCurState_reg[3]_0 ,
    \FSM_onehot_rCurState_reg[2] ,
    \rOutLength_reg[0] );
  output [0:0]rZero_reg_0;
  output iROMRData_0_sp_1;
  output \FSM_onehot_rCurState_reg[4] ;
  output [0:0]\iROMRData[28] ;
  output iROMRData_18_sp_1;
  output \gen_wr_b.gen_word_narrow.mem_reg_bram_0 ;
  output \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ;
  output [1:0]D;
  output [15:0]\rResult_reg[31]_0 ;
  output [31:0]\rResult_reg[31]_1 ;
  output [31:0]\rResult_reg[15]_0 ;
  input [28:0]iROMRData;
  input iReset;
  input rZero_reg_1;
  input iClock;
  input [31:0]Q;
  input [31:0]rCmpResult0_carry__2_i_1_0;
  input [31:0]rCmpResult0_carry__2_i_1_1;
  input rBufHalfWordWriteValid_reg;
  input rBufHalfWordWriteValid_reg_0;
  input [4:0]\FSM_onehot_rCurState_reg[3] ;
  input rBufHalfWordWriteValid_reg_1;
  input [31:0]rCmpResult0_carry__2_i_1_2;
  input [31:0]rCmpResult0_carry__2_i_1_3;
  input [31:0]rCmpResult0_carry__2_i_1_4;
  input [31:0]rCmpResult0_carry__2_i_1_5;
  input [31:0]doutb;
  input \FSM_onehot_rCurState_reg[3]_0 ;
  input \FSM_onehot_rCurState_reg[2] ;
  input \rOutLength_reg[0] ;

  wire [1:0]D;
  wire \FSM_onehot_rCurState_reg[2] ;
  wire [4:0]\FSM_onehot_rCurState_reg[3] ;
  wire \FSM_onehot_rCurState_reg[3]_0 ;
  wire \FSM_onehot_rCurState_reg[4] ;
  wire [31:0]Q;
  wire \_inferred__0/i__carry__0_n_0 ;
  wire \_inferred__0/i__carry__0_n_1 ;
  wire \_inferred__0/i__carry__0_n_2 ;
  wire \_inferred__0/i__carry__0_n_3 ;
  wire \_inferred__0/i__carry__0_n_4 ;
  wire \_inferred__0/i__carry__0_n_5 ;
  wire \_inferred__0/i__carry__0_n_6 ;
  wire \_inferred__0/i__carry__0_n_7 ;
  wire \_inferred__0/i__carry__1_n_0 ;
  wire \_inferred__0/i__carry__1_n_1 ;
  wire \_inferred__0/i__carry__1_n_2 ;
  wire \_inferred__0/i__carry__1_n_3 ;
  wire \_inferred__0/i__carry__1_n_4 ;
  wire \_inferred__0/i__carry__1_n_5 ;
  wire \_inferred__0/i__carry__1_n_6 ;
  wire \_inferred__0/i__carry__1_n_7 ;
  wire \_inferred__0/i__carry__2_n_1 ;
  wire \_inferred__0/i__carry__2_n_2 ;
  wire \_inferred__0/i__carry__2_n_3 ;
  wire \_inferred__0/i__carry__2_n_4 ;
  wire \_inferred__0/i__carry__2_n_5 ;
  wire \_inferred__0/i__carry__2_n_6 ;
  wire \_inferred__0/i__carry__2_n_7 ;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire \_inferred__0/i__carry_n_4 ;
  wire \_inferred__0/i__carry_n_5 ;
  wire \_inferred__0/i__carry_n_6 ;
  wire \_inferred__0/i__carry_n_7 ;
  wire [31:0]data0;
  wire [31:0]doutb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_bram_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ;
  wire iClock;
  wire [28:0]iROMRData;
  wire [0:0]\iROMRData[28] ;
  wire iROMRData_0_sn_1;
  wire iROMRData_18_sn_1;
  wire iReset;
  wire i__carry__0_i_10_n_0;
  wire i__carry__0_i_11_n_0;
  wire i__carry__0_i_12_n_0;
  wire i__carry__0_i_13_n_0;
  wire i__carry__0_i_14_n_0;
  wire i__carry__0_i_15_n_0;
  wire i__carry__0_i_16_n_0;
  wire i__carry__0_i_17_n_0;
  wire i__carry__0_i_18_n_0;
  wire i__carry__0_i_19_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_20_n_0;
  wire i__carry__0_i_21_n_0;
  wire i__carry__0_i_22_n_0;
  wire i__carry__0_i_23_n_0;
  wire i__carry__0_i_24_n_0;
  wire i__carry__0_i_25_n_0;
  wire i__carry__0_i_26_n_0;
  wire i__carry__0_i_27_n_0;
  wire i__carry__0_i_28_n_0;
  wire i__carry__0_i_29_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_30_n_0;
  wire i__carry__0_i_31_n_0;
  wire i__carry__0_i_32_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_41_n_0;
  wire i__carry__0_i_42_n_0;
  wire i__carry__0_i_43_n_0;
  wire i__carry__0_i_44_n_0;
  wire i__carry__0_i_45_n_0;
  wire i__carry__0_i_46_n_0;
  wire i__carry__0_i_47_n_0;
  wire i__carry__0_i_48_n_0;
  wire i__carry__0_i_49_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_50_n_0;
  wire i__carry__0_i_51_n_0;
  wire i__carry__0_i_52_n_0;
  wire i__carry__0_i_53_n_0;
  wire i__carry__0_i_54_n_0;
  wire i__carry__0_i_55_n_0;
  wire i__carry__0_i_56_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry__1_i_10_n_0;
  wire i__carry__1_i_11_n_0;
  wire i__carry__1_i_12_n_0;
  wire i__carry__1_i_13_n_0;
  wire i__carry__1_i_14_n_0;
  wire i__carry__1_i_15_n_0;
  wire i__carry__1_i_16_n_0;
  wire i__carry__1_i_17_n_0;
  wire i__carry__1_i_18_n_0;
  wire i__carry__1_i_19_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_20_n_0;
  wire i__carry__1_i_21_n_0;
  wire i__carry__1_i_22_n_0;
  wire i__carry__1_i_23_n_0;
  wire i__carry__1_i_24_n_0;
  wire i__carry__1_i_25_n_0;
  wire i__carry__1_i_26_n_0;
  wire i__carry__1_i_27_n_0;
  wire i__carry__1_i_28_n_0;
  wire i__carry__1_i_29_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_30_n_0;
  wire i__carry__1_i_31_n_0;
  wire i__carry__1_i_32_n_0;
  wire i__carry__1_i_33_n_0;
  wire i__carry__1_i_34_n_0;
  wire i__carry__1_i_35_n_0;
  wire i__carry__1_i_36_n_0;
  wire i__carry__1_i_37_n_0;
  wire i__carry__1_i_38_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_40_n_0;
  wire i__carry__1_i_41_n_0;
  wire i__carry__1_i_42_n_0;
  wire i__carry__1_i_43_n_0;
  wire i__carry__1_i_44_n_0;
  wire i__carry__1_i_45_n_0;
  wire i__carry__1_i_46_n_0;
  wire i__carry__1_i_47_n_0;
  wire i__carry__1_i_48_n_0;
  wire i__carry__1_i_49_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_50_n_0;
  wire i__carry__1_i_51_n_0;
  wire i__carry__1_i_52_n_0;
  wire i__carry__1_i_53_n_0;
  wire i__carry__1_i_54_n_0;
  wire i__carry__1_i_55_n_0;
  wire i__carry__1_i_56_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__1_i_9_n_0;
  wire i__carry__2_i_10_n_0;
  wire i__carry__2_i_11_n_0;
  wire i__carry__2_i_12_n_0;
  wire i__carry__2_i_13_n_0;
  wire i__carry__2_i_14_n_0;
  wire i__carry__2_i_15_n_0;
  wire i__carry__2_i_16_n_0;
  wire i__carry__2_i_17_n_0;
  wire i__carry__2_i_18_n_0;
  wire i__carry__2_i_19_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_20_n_0;
  wire i__carry__2_i_21_n_0;
  wire i__carry__2_i_22_n_0;
  wire i__carry__2_i_23_n_0;
  wire i__carry__2_i_24_n_0;
  wire i__carry__2_i_25_n_0;
  wire i__carry__2_i_26_n_0;
  wire i__carry__2_i_27_n_0;
  wire i__carry__2_i_28_n_0;
  wire i__carry__2_i_29_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_30_n_0;
  wire i__carry__2_i_31_n_0;
  wire i__carry__2_i_32_n_0;
  wire i__carry__2_i_33_n_0;
  wire i__carry__2_i_34_n_0;
  wire i__carry__2_i_35_n_0;
  wire i__carry__2_i_36_n_0;
  wire i__carry__2_i_37_n_0;
  wire i__carry__2_i_38_n_0;
  wire i__carry__2_i_39_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_40_n_0;
  wire i__carry__2_i_41_n_0;
  wire i__carry__2_i_42_n_0;
  wire i__carry__2_i_43_n_0;
  wire i__carry__2_i_44_n_0;
  wire i__carry__2_i_45_n_0;
  wire i__carry__2_i_46_n_0;
  wire i__carry__2_i_47_n_0;
  wire i__carry__2_i_48_n_0;
  wire i__carry__2_i_49_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_50_n_0;
  wire i__carry__2_i_51_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__2_i_9_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_13_n_0;
  wire i__carry_i_14_n_0;
  wire i__carry_i_15_n_0;
  wire i__carry_i_16_n_0;
  wire i__carry_i_17_n_0;
  wire i__carry_i_18_n_0;
  wire i__carry_i_19_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire i__carry_i_23_n_0;
  wire i__carry_i_24_n_0;
  wire i__carry_i_25_n_0;
  wire i__carry_i_26_n_0;
  wire i__carry_i_27_n_0;
  wire i__carry_i_28_n_0;
  wire i__carry_i_29_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_30_n_0;
  wire i__carry_i_31_n_0;
  wire i__carry_i_32_n_0;
  wire i__carry_i_33_n_0;
  wire i__carry_i_34_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_42_n_0;
  wire i__carry_i_43_n_0;
  wire i__carry_i_44_n_0;
  wire i__carry_i_45_n_0;
  wire i__carry_i_46_n_0;
  wire i__carry_i_47_n_0;
  wire i__carry_i_48_n_0;
  wire i__carry_i_49_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_50_n_0;
  wire i__carry_i_51_n_0;
  wire i__carry_i_52_n_0;
  wire i__carry_i_53_n_0;
  wire i__carry_i_54_n_0;
  wire i__carry_i_55_n_0;
  wire i__carry_i_56_n_0;
  wire i__carry_i_57_n_0;
  wire i__carry_i_58_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire [17:1]p_1_out;
  wire rBufHalfWordWriteValid_reg;
  wire rBufHalfWordWriteValid_reg_0;
  wire rBufHalfWordWriteValid_reg_1;
  wire rBufWordWriteValid_i_4_n_0;
  wire [32:31]rCmpResult0;
  wire rCmpResult0_carry__0_i_1_n_0;
  wire rCmpResult0_carry__0_i_2_n_0;
  wire rCmpResult0_carry__0_i_3_n_0;
  wire rCmpResult0_carry__0_i_4_n_0;
  wire rCmpResult0_carry__0_i_5_n_0;
  wire rCmpResult0_carry__0_i_6_n_0;
  wire rCmpResult0_carry__0_i_7_n_0;
  wire rCmpResult0_carry__0_i_8_n_0;
  wire rCmpResult0_carry__0_n_0;
  wire rCmpResult0_carry__0_n_1;
  wire rCmpResult0_carry__0_n_2;
  wire rCmpResult0_carry__0_n_3;
  wire rCmpResult0_carry__0_n_4;
  wire rCmpResult0_carry__0_n_5;
  wire rCmpResult0_carry__0_n_6;
  wire rCmpResult0_carry__0_n_7;
  wire rCmpResult0_carry__1_i_1_n_0;
  wire rCmpResult0_carry__1_i_2_n_0;
  wire rCmpResult0_carry__1_i_3_n_0;
  wire rCmpResult0_carry__1_i_4_n_0;
  wire rCmpResult0_carry__1_i_5_n_0;
  wire rCmpResult0_carry__1_i_6_n_0;
  wire rCmpResult0_carry__1_i_7_n_0;
  wire rCmpResult0_carry__1_i_8_n_0;
  wire rCmpResult0_carry__1_n_0;
  wire rCmpResult0_carry__1_n_1;
  wire rCmpResult0_carry__1_n_2;
  wire rCmpResult0_carry__1_n_3;
  wire rCmpResult0_carry__1_n_4;
  wire rCmpResult0_carry__1_n_5;
  wire rCmpResult0_carry__1_n_6;
  wire rCmpResult0_carry__1_n_7;
  wire rCmpResult0_carry__2_i_10_n_0;
  wire rCmpResult0_carry__2_i_11_n_0;
  wire [31:0]rCmpResult0_carry__2_i_1_0;
  wire [31:0]rCmpResult0_carry__2_i_1_1;
  wire [31:0]rCmpResult0_carry__2_i_1_2;
  wire [31:0]rCmpResult0_carry__2_i_1_3;
  wire [31:0]rCmpResult0_carry__2_i_1_4;
  wire [31:0]rCmpResult0_carry__2_i_1_5;
  wire rCmpResult0_carry__2_i_1_n_0;
  wire rCmpResult0_carry__2_i_2_n_0;
  wire rCmpResult0_carry__2_i_3_n_0;
  wire rCmpResult0_carry__2_i_4_n_0;
  wire rCmpResult0_carry__2_i_5_n_0;
  wire rCmpResult0_carry__2_i_6_n_0;
  wire rCmpResult0_carry__2_i_7_n_0;
  wire rCmpResult0_carry__2_i_8_n_0;
  wire rCmpResult0_carry__2_i_9_n_0;
  wire rCmpResult0_carry__2_n_0;
  wire rCmpResult0_carry__2_n_1;
  wire rCmpResult0_carry__2_n_2;
  wire rCmpResult0_carry__2_n_3;
  wire rCmpResult0_carry__2_n_4;
  wire rCmpResult0_carry__2_n_5;
  wire rCmpResult0_carry__2_n_6;
  wire rCmpResult0_carry__2_n_7;
  wire rCmpResult0_carry_i_1_n_0;
  wire rCmpResult0_carry_i_2_n_0;
  wire rCmpResult0_carry_i_3_n_0;
  wire rCmpResult0_carry_i_4_n_0;
  wire rCmpResult0_carry_i_5_n_0;
  wire rCmpResult0_carry_i_6_n_0;
  wire rCmpResult0_carry_i_7_n_0;
  wire rCmpResult0_carry_i_8_n_0;
  wire rCmpResult0_carry_n_0;
  wire rCmpResult0_carry_n_1;
  wire rCmpResult0_carry_n_2;
  wire rCmpResult0_carry_n_3;
  wire rCmpResult0_carry_n_4;
  wire rCmpResult0_carry_n_5;
  wire rCmpResult0_carry_n_6;
  wire rCmpResult0_carry_n_7;
  wire \rOutLength_reg[0] ;
  wire \rProgramCounter[31]_i_3_n_0 ;
  wire \rProgramCounter[31]_i_5_n_0 ;
  wire \rProgramCounter[31]_i_6_n_0 ;
  wire [31:0]rResult;
  wire \rResult[0]_i_2_n_0 ;
  wire \rResult[0]_i_3_n_0 ;
  wire \rResult[0]_i_4_n_0 ;
  wire \rResult[0]_i_5_n_0 ;
  wire \rResult[0]_i_6_n_0 ;
  wire \rResult[10]_i_2_n_0 ;
  wire \rResult[10]_i_3_n_0 ;
  wire \rResult[10]_i_4_n_0 ;
  wire \rResult[10]_i_5_n_0 ;
  wire \rResult[10]_i_6_n_0 ;
  wire \rResult[10]_i_7_n_0 ;
  wire \rResult[10]_i_8_n_0 ;
  wire \rResult[11]_i_2_n_0 ;
  wire \rResult[11]_i_3_n_0 ;
  wire \rResult[11]_i_4_n_0 ;
  wire \rResult[11]_i_5_n_0 ;
  wire \rResult[11]_i_6_n_0 ;
  wire \rResult[11]_i_7_n_0 ;
  wire \rResult[11]_i_8_n_0 ;
  wire \rResult[12]_i_2_n_0 ;
  wire \rResult[12]_i_3_n_0 ;
  wire \rResult[12]_i_4_n_0 ;
  wire \rResult[12]_i_5_n_0 ;
  wire \rResult[12]_i_6_n_0 ;
  wire \rResult[12]_i_7_n_0 ;
  wire \rResult[12]_i_8_n_0 ;
  wire \rResult[13]_i_2_n_0 ;
  wire \rResult[13]_i_3_n_0 ;
  wire \rResult[13]_i_4_n_0 ;
  wire \rResult[13]_i_5_n_0 ;
  wire \rResult[13]_i_6_n_0 ;
  wire \rResult[13]_i_7_n_0 ;
  wire \rResult[13]_i_8_n_0 ;
  wire \rResult[14]_i_2_n_0 ;
  wire \rResult[14]_i_3_n_0 ;
  wire \rResult[14]_i_4_n_0 ;
  wire \rResult[14]_i_5_n_0 ;
  wire \rResult[14]_i_6_n_0 ;
  wire \rResult[14]_i_7_n_0 ;
  wire \rResult[14]_i_8_n_0 ;
  wire \rResult[15]_i_10_n_0 ;
  wire \rResult[15]_i_11_n_0 ;
  wire \rResult[15]_i_12_n_0 ;
  wire \rResult[15]_i_2_n_0 ;
  wire \rResult[15]_i_3_n_0 ;
  wire \rResult[15]_i_4_n_0 ;
  wire \rResult[15]_i_5_n_0 ;
  wire \rResult[15]_i_6_n_0 ;
  wire \rResult[15]_i_7_n_0 ;
  wire \rResult[15]_i_8_n_0 ;
  wire \rResult[15]_i_9_n_0 ;
  wire \rResult[16]_i_10_n_0 ;
  wire \rResult[16]_i_11_n_0 ;
  wire \rResult[16]_i_12_n_0 ;
  wire \rResult[16]_i_13_n_0 ;
  wire \rResult[16]_i_2_n_0 ;
  wire \rResult[16]_i_3_n_0 ;
  wire \rResult[16]_i_4_n_0 ;
  wire \rResult[16]_i_5_n_0 ;
  wire \rResult[16]_i_6_n_0 ;
  wire \rResult[16]_i_7_n_0 ;
  wire \rResult[16]_i_8_n_0 ;
  wire \rResult[16]_i_9_n_0 ;
  wire \rResult[17]_i_2_n_0 ;
  wire \rResult[17]_i_3_n_0 ;
  wire \rResult[17]_i_4_n_0 ;
  wire \rResult[17]_i_5_n_0 ;
  wire \rResult[17]_i_6_n_0 ;
  wire \rResult[18]_i_10_n_0 ;
  wire \rResult[18]_i_2_n_0 ;
  wire \rResult[18]_i_3_n_0 ;
  wire \rResult[18]_i_4_n_0 ;
  wire \rResult[18]_i_5_n_0 ;
  wire \rResult[18]_i_6_n_0 ;
  wire \rResult[18]_i_7_n_0 ;
  wire \rResult[18]_i_8_n_0 ;
  wire \rResult[18]_i_9_n_0 ;
  wire \rResult[19]_i_2_n_0 ;
  wire \rResult[19]_i_3_n_0 ;
  wire \rResult[19]_i_4_n_0 ;
  wire \rResult[19]_i_5_n_0 ;
  wire \rResult[19]_i_6_n_0 ;
  wire \rResult[19]_i_7_n_0 ;
  wire \rResult[19]_i_8_n_0 ;
  wire \rResult[1]_i_2_n_0 ;
  wire \rResult[1]_i_3_n_0 ;
  wire \rResult[1]_i_4_n_0 ;
  wire \rResult[1]_i_5_n_0 ;
  wire \rResult[1]_i_6_n_0 ;
  wire \rResult[1]_i_7_n_0 ;
  wire \rResult[20]_i_2_n_0 ;
  wire \rResult[20]_i_3_n_0 ;
  wire \rResult[20]_i_4_n_0 ;
  wire \rResult[20]_i_5_n_0 ;
  wire \rResult[20]_i_6_n_0 ;
  wire \rResult[20]_i_7_n_0 ;
  wire \rResult[20]_i_8_n_0 ;
  wire \rResult[20]_i_9_n_0 ;
  wire \rResult[21]_i_2_n_0 ;
  wire \rResult[21]_i_3_n_0 ;
  wire \rResult[21]_i_4_n_0 ;
  wire \rResult[21]_i_5_n_0 ;
  wire \rResult[21]_i_6_n_0 ;
  wire \rResult[21]_i_7_n_0 ;
  wire \rResult[21]_i_8_n_0 ;
  wire \rResult[22]_i_2_n_0 ;
  wire \rResult[22]_i_3_n_0 ;
  wire \rResult[22]_i_4_n_0 ;
  wire \rResult[22]_i_5_n_0 ;
  wire \rResult[22]_i_6_n_0 ;
  wire \rResult[22]_i_7_n_0 ;
  wire \rResult[22]_i_8_n_0 ;
  wire \rResult[22]_i_9_n_0 ;
  wire \rResult[23]_i_2_n_0 ;
  wire \rResult[23]_i_3_n_0 ;
  wire \rResult[23]_i_4_n_0 ;
  wire \rResult[23]_i_5_n_0 ;
  wire \rResult[23]_i_6_n_0 ;
  wire \rResult[23]_i_7_n_0 ;
  wire \rResult[23]_i_8_n_0 ;
  wire \rResult[23]_i_9_n_0 ;
  wire \rResult[24]_i_2_n_0 ;
  wire \rResult[24]_i_3_n_0 ;
  wire \rResult[24]_i_4_n_0 ;
  wire \rResult[24]_i_5_n_0 ;
  wire \rResult[24]_i_6_n_0 ;
  wire \rResult[24]_i_7_n_0 ;
  wire \rResult[24]_i_8_n_0 ;
  wire \rResult[25]_i_10_n_0 ;
  wire \rResult[25]_i_11_n_0 ;
  wire \rResult[25]_i_12_n_0 ;
  wire \rResult[25]_i_2_n_0 ;
  wire \rResult[25]_i_3_n_0 ;
  wire \rResult[25]_i_4_n_0 ;
  wire \rResult[25]_i_5_n_0 ;
  wire \rResult[25]_i_6_n_0 ;
  wire \rResult[25]_i_7_n_0 ;
  wire \rResult[25]_i_8_n_0 ;
  wire \rResult[25]_i_9_n_0 ;
  wire \rResult[26]_i_2_n_0 ;
  wire \rResult[26]_i_3_n_0 ;
  wire \rResult[26]_i_4_n_0 ;
  wire \rResult[26]_i_5_n_0 ;
  wire \rResult[26]_i_6_n_0 ;
  wire \rResult[27]_i_2_n_0 ;
  wire \rResult[27]_i_3_n_0 ;
  wire \rResult[27]_i_4_n_0 ;
  wire \rResult[27]_i_5_n_0 ;
  wire \rResult[27]_i_6_n_0 ;
  wire \rResult[27]_i_7_n_0 ;
  wire \rResult[27]_i_8_n_0 ;
  wire \rResult[28]_i_2_n_0 ;
  wire \rResult[28]_i_3_n_0 ;
  wire \rResult[28]_i_4_n_0 ;
  wire \rResult[28]_i_5_n_0 ;
  wire \rResult[28]_i_6_n_0 ;
  wire \rResult[28]_i_7_n_0 ;
  wire \rResult[29]_i_10_n_0 ;
  wire \rResult[29]_i_11_n_0 ;
  wire \rResult[29]_i_12_n_0 ;
  wire \rResult[29]_i_2_n_0 ;
  wire \rResult[29]_i_3_n_0 ;
  wire \rResult[29]_i_4_n_0 ;
  wire \rResult[29]_i_5_n_0 ;
  wire \rResult[29]_i_6_n_0 ;
  wire \rResult[29]_i_7_n_0 ;
  wire \rResult[29]_i_8_n_0 ;
  wire \rResult[29]_i_9_n_0 ;
  wire \rResult[2]_i_2_n_0 ;
  wire \rResult[2]_i_3_n_0 ;
  wire \rResult[2]_i_4_n_0 ;
  wire \rResult[2]_i_5_n_0 ;
  wire \rResult[2]_i_6_n_0 ;
  wire \rResult[2]_i_7_n_0 ;
  wire \rResult[2]_i_8_n_0 ;
  wire \rResult[30]_i_10_n_0 ;
  wire \rResult[30]_i_11_n_0 ;
  wire \rResult[30]_i_12_n_0 ;
  wire \rResult[30]_i_13_n_0 ;
  wire \rResult[30]_i_14_n_0 ;
  wire \rResult[30]_i_2_n_0 ;
  wire \rResult[30]_i_3_n_0 ;
  wire \rResult[30]_i_4_n_0 ;
  wire \rResult[30]_i_5_n_0 ;
  wire \rResult[30]_i_6_n_0 ;
  wire \rResult[30]_i_7_n_0 ;
  wire \rResult[30]_i_8_n_0 ;
  wire \rResult[30]_i_9_n_0 ;
  wire \rResult[31]_i_10_n_0 ;
  wire \rResult[31]_i_11_n_0 ;
  wire \rResult[31]_i_12_n_0 ;
  wire \rResult[31]_i_13_n_0 ;
  wire \rResult[31]_i_14_n_0 ;
  wire \rResult[31]_i_15_n_0 ;
  wire \rResult[31]_i_16_n_0 ;
  wire \rResult[31]_i_17_n_0 ;
  wire \rResult[31]_i_18_n_0 ;
  wire \rResult[31]_i_19_n_0 ;
  wire \rResult[31]_i_1_n_0 ;
  wire \rResult[31]_i_20_n_0 ;
  wire \rResult[31]_i_21_n_0 ;
  wire \rResult[31]_i_22_n_0 ;
  wire \rResult[31]_i_23_n_0 ;
  wire \rResult[31]_i_24_n_0 ;
  wire \rResult[31]_i_25_n_0 ;
  wire \rResult[31]_i_3_n_0 ;
  wire \rResult[31]_i_4_n_0 ;
  wire \rResult[31]_i_5_n_0 ;
  wire \rResult[31]_i_6_n_0 ;
  wire \rResult[31]_i_7_n_0 ;
  wire \rResult[31]_i_8_n_0 ;
  wire \rResult[31]_i_9_n_0 ;
  wire \rResult[3]_i_2_n_0 ;
  wire \rResult[3]_i_3_n_0 ;
  wire \rResult[3]_i_4_n_0 ;
  wire \rResult[3]_i_5_n_0 ;
  wire \rResult[3]_i_6_n_0 ;
  wire \rResult[3]_i_7_n_0 ;
  wire \rResult[3]_i_8_n_0 ;
  wire \rResult[3]_i_9_n_0 ;
  wire \rResult[4]_i_2_n_0 ;
  wire \rResult[4]_i_3_n_0 ;
  wire \rResult[4]_i_4_n_0 ;
  wire \rResult[4]_i_5_n_0 ;
  wire \rResult[4]_i_6_n_0 ;
  wire \rResult[4]_i_7_n_0 ;
  wire \rResult[5]_i_2_n_0 ;
  wire \rResult[5]_i_3_n_0 ;
  wire \rResult[5]_i_4_n_0 ;
  wire \rResult[5]_i_5_n_0 ;
  wire \rResult[5]_i_6_n_0 ;
  wire \rResult[5]_i_7_n_0 ;
  wire \rResult[6]_i_10_n_0 ;
  wire \rResult[6]_i_2_n_0 ;
  wire \rResult[6]_i_3_n_0 ;
  wire \rResult[6]_i_4_n_0 ;
  wire \rResult[6]_i_5_n_0 ;
  wire \rResult[6]_i_6_n_0 ;
  wire \rResult[6]_i_7_n_0 ;
  wire \rResult[6]_i_8_n_0 ;
  wire \rResult[6]_i_9_n_0 ;
  wire \rResult[7]_i_2_n_0 ;
  wire \rResult[7]_i_3_n_0 ;
  wire \rResult[7]_i_4_n_0 ;
  wire \rResult[7]_i_5_n_0 ;
  wire \rResult[7]_i_6_n_0 ;
  wire \rResult[7]_i_7_n_0 ;
  wire \rResult[8]_i_10_n_0 ;
  wire \rResult[8]_i_11_n_0 ;
  wire \rResult[8]_i_2_n_0 ;
  wire \rResult[8]_i_3_n_0 ;
  wire \rResult[8]_i_4_n_0 ;
  wire \rResult[8]_i_5_n_0 ;
  wire \rResult[8]_i_6_n_0 ;
  wire \rResult[8]_i_7_n_0 ;
  wire \rResult[8]_i_8_n_0 ;
  wire \rResult[8]_i_9_n_0 ;
  wire \rResult[9]_i_2_n_0 ;
  wire \rResult[9]_i_3_n_0 ;
  wire \rResult[9]_i_4_n_0 ;
  wire \rResult[9]_i_5_n_0 ;
  wire \rResult[9]_i_6_n_0 ;
  wire \rResult[9]_i_7_n_0 ;
  wire \rResult[9]_i_8_n_0 ;
  wire [31:0]\rResult_reg[15]_0 ;
  wire [15:0]\rResult_reg[31]_0 ;
  wire [31:0]\rResult_reg[31]_1 ;
  wire rZero_i_10_n_0;
  wire rZero_i_11_n_0;
  wire rZero_i_12_n_0;
  wire rZero_i_13_n_0;
  wire rZero_i_14_n_0;
  wire rZero_i_15_n_0;
  wire rZero_i_16_n_0;
  wire rZero_i_17_n_0;
  wire rZero_i_18_n_0;
  wire rZero_i_19_n_0;
  wire rZero_i_6_n_0;
  wire rZero_i_7_n_0;
  wire rZero_i_8_n_0;
  wire rZero_i_9_n_0;
  wire [0:0]rZero_reg_0;
  wire rZero_reg_1;
  wire [3:2]wALUFlags;
  wire [7:7]\NLW__inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [7:0]NLW_rCmpResult0_carry_O_UNCONNECTED;
  wire [7:0]NLW_rCmpResult0_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_rCmpResult0_carry__1_O_UNCONNECTED;
  wire [6:0]NLW_rCmpResult0_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_rCmpResult0_carry__3_CO_UNCONNECTED;
  wire [7:1]NLW_rCmpResult0_carry__3_O_UNCONNECTED;

  assign iROMRData_0_sp_1 = iROMRData_0_sn_1;
  assign iROMRData_18_sp_1 = iROMRData_18_sn_1;
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \FSM_onehot_rCurState[2]_i_1 
       (.I0(\FSM_onehot_rCurState_reg[2] ),
        .I1(iROMRData[27]),
        .I2(iROMRData[28]),
        .I3(\FSM_onehot_rCurState_reg[3] [2]),
        .I4(\rProgramCounter[31]_i_3_n_0 ),
        .O(D[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__0/i__carry 
       (.CI(i__carry_i_1_n_0),
        .CI_TOP(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 ,\_inferred__0/i__carry_n_4 ,\_inferred__0/i__carry_n_5 ,\_inferred__0/i__carry_n_6 ,\_inferred__0/i__carry_n_7 }),
        .DI({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0,iROMRData[23]}),
        .O(data0[7:0]),
        .S({i__carry_i_9_n_0,i__carry_i_10_n_0,i__carry_i_11_n_0,i__carry_i_12_n_0,i__carry_i_13_n_0,i__carry_i_14_n_0,i__carry_i_15_n_0,i__carry_i_16_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\_inferred__0/i__carry__0_n_0 ,\_inferred__0/i__carry__0_n_1 ,\_inferred__0/i__carry__0_n_2 ,\_inferred__0/i__carry__0_n_3 ,\_inferred__0/i__carry__0_n_4 ,\_inferred__0/i__carry__0_n_5 ,\_inferred__0/i__carry__0_n_6 ,\_inferred__0/i__carry__0_n_7 }),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}),
        .O(data0[15:8]),
        .S({i__carry__0_i_9_n_0,i__carry__0_i_10_n_0,i__carry__0_i_11_n_0,i__carry__0_i_12_n_0,i__carry__0_i_13_n_0,i__carry__0_i_14_n_0,i__carry__0_i_15_n_0,i__carry__0_i_16_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__0/i__carry__1 
       (.CI(\_inferred__0/i__carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\_inferred__0/i__carry__1_n_0 ,\_inferred__0/i__carry__1_n_1 ,\_inferred__0/i__carry__1_n_2 ,\_inferred__0/i__carry__1_n_3 ,\_inferred__0/i__carry__1_n_4 ,\_inferred__0/i__carry__1_n_5 ,\_inferred__0/i__carry__1_n_6 ,\_inferred__0/i__carry__1_n_7 }),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0,i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}),
        .O(data0[23:16]),
        .S({i__carry__1_i_9_n_0,i__carry__1_i_10_n_0,i__carry__1_i_11_n_0,i__carry__1_i_12_n_0,i__carry__1_i_13_n_0,i__carry__1_i_14_n_0,i__carry__1_i_15_n_0,i__carry__1_i_16_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__0/i__carry__2 
       (.CI(\_inferred__0/i__carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW__inferred__0/i__carry__2_CO_UNCONNECTED [7],\_inferred__0/i__carry__2_n_1 ,\_inferred__0/i__carry__2_n_2 ,\_inferred__0/i__carry__2_n_3 ,\_inferred__0/i__carry__2_n_4 ,\_inferred__0/i__carry__2_n_5 ,\_inferred__0/i__carry__2_n_6 ,\_inferred__0/i__carry__2_n_7 }),
        .DI({1'b0,i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0,i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0}),
        .O(data0[31:24]),
        .S({i__carry__2_i_8_n_0,i__carry__2_i_9_n_0,i__carry__2_i_10_n_0,i__carry__2_i_11_n_0,i__carry__2_i_12_n_0,i__carry__2_i_13_n_0,i__carry__2_i_14_n_0,i__carry__2_i_15_n_0}));
  LUT6 #(
    .INIT(64'h1011FFFF10111011)) 
    i__carry__0_i_1
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry__0_i_17_n_0),
        .I2(i__carry__0_i_18_n_0),
        .I3(iROMRData[18]),
        .I4(i__carry_i_17_n_0),
        .I5(doutb[15]),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_10
       (.I0(p_1_out[14]),
        .I1(iROMRData[23]),
        .I2(i__carry__0_i_2_n_0),
        .O(i__carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_11
       (.I0(p_1_out[13]),
        .I1(iROMRData[23]),
        .I2(i__carry__0_i_3_n_0),
        .O(i__carry__0_i_11_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_12
       (.I0(p_1_out[12]),
        .I1(iROMRData[23]),
        .I2(i__carry__0_i_4_n_0),
        .O(i__carry__0_i_12_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_13
       (.I0(p_1_out[11]),
        .I1(iROMRData[23]),
        .I2(i__carry__0_i_5_n_0),
        .O(i__carry__0_i_13_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_14
       (.I0(p_1_out[10]),
        .I1(iROMRData[23]),
        .I2(i__carry__0_i_6_n_0),
        .O(i__carry__0_i_14_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_15
       (.I0(p_1_out[9]),
        .I1(iROMRData[23]),
        .I2(i__carry__0_i_7_n_0),
        .O(i__carry__0_i_15_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_16
       (.I0(p_1_out[8]),
        .I1(iROMRData[23]),
        .I2(i__carry__0_i_8_n_0),
        .O(i__carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_17
       (.I0(iROMRData[18]),
        .I1(Q[15]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[15]),
        .I5(rCmpResult0_carry__2_i_1_1[15]),
        .O(i__carry__0_i_17_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__0_i_18
       (.I0(rCmpResult0_carry__2_i_1_2[15]),
        .I1(rCmpResult0_carry__2_i_1_3[15]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[15]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[15]),
        .O(i__carry__0_i_18_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_19
       (.I0(iROMRData[18]),
        .I1(Q[14]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[14]),
        .I5(rCmpResult0_carry__2_i_1_1[14]),
        .O(i__carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__0_i_2
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[14]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__0_i_19_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__0_i_20_n_0),
        .O(i__carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__0_i_20
       (.I0(rCmpResult0_carry__2_i_1_2[14]),
        .I1(rCmpResult0_carry__2_i_1_3[14]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[14]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[14]),
        .O(i__carry__0_i_20_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_21
       (.I0(iROMRData[18]),
        .I1(Q[13]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[13]),
        .I5(rCmpResult0_carry__2_i_1_1[13]),
        .O(i__carry__0_i_21_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__0_i_22
       (.I0(rCmpResult0_carry__2_i_1_2[13]),
        .I1(rCmpResult0_carry__2_i_1_3[13]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[13]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[13]),
        .O(i__carry__0_i_22_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_23
       (.I0(iROMRData[18]),
        .I1(Q[12]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[12]),
        .I5(rCmpResult0_carry__2_i_1_1[12]),
        .O(i__carry__0_i_23_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__0_i_24
       (.I0(rCmpResult0_carry__2_i_1_2[12]),
        .I1(rCmpResult0_carry__2_i_1_3[12]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[12]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[12]),
        .O(i__carry__0_i_24_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_25
       (.I0(iROMRData[18]),
        .I1(Q[11]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[11]),
        .I5(rCmpResult0_carry__2_i_1_1[11]),
        .O(i__carry__0_i_25_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__0_i_26
       (.I0(rCmpResult0_carry__2_i_1_2[11]),
        .I1(rCmpResult0_carry__2_i_1_3[11]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[11]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[11]),
        .O(i__carry__0_i_26_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_27
       (.I0(iROMRData[18]),
        .I1(Q[10]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[10]),
        .I5(rCmpResult0_carry__2_i_1_1[10]),
        .O(i__carry__0_i_27_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__0_i_28
       (.I0(rCmpResult0_carry__2_i_1_2[10]),
        .I1(rCmpResult0_carry__2_i_1_3[10]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[10]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[10]),
        .O(i__carry__0_i_28_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_29
       (.I0(iROMRData[18]),
        .I1(Q[9]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[9]),
        .I5(rCmpResult0_carry__2_i_1_1[9]),
        .O(i__carry__0_i_29_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__0_i_3
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[13]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__0_i_21_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__0_i_22_n_0),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__0_i_30
       (.I0(rCmpResult0_carry__2_i_1_2[9]),
        .I1(rCmpResult0_carry__2_i_1_3[9]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[9]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[9]),
        .O(i__carry__0_i_30_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_31
       (.I0(iROMRData[18]),
        .I1(Q[8]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[8]),
        .I5(rCmpResult0_carry__2_i_1_1[8]),
        .O(i__carry__0_i_31_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__0_i_32
       (.I0(rCmpResult0_carry__2_i_1_2[8]),
        .I1(rCmpResult0_carry__2_i_1_3[8]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[8]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[8]),
        .O(i__carry__0_i_32_n_0));
  LUT6 #(
    .INIT(64'hFF30FF30FF305555)) 
    i__carry__0_i_33
       (.I0(iROMRData[15]),
        .I1(i__carry__0_i_41_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry__0_i_42_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[15]));
  LUT6 #(
    .INIT(64'hFF30FF30FF305555)) 
    i__carry__0_i_34
       (.I0(iROMRData[14]),
        .I1(i__carry__0_i_43_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry__0_i_44_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[14]));
  LUT6 #(
    .INIT(64'hFF30FF30FF305555)) 
    i__carry__0_i_35
       (.I0(iROMRData[13]),
        .I1(i__carry__0_i_45_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry__0_i_46_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[13]));
  LUT6 #(
    .INIT(64'hFF30FF30FF305555)) 
    i__carry__0_i_36
       (.I0(iROMRData[12]),
        .I1(i__carry__0_i_47_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry__0_i_48_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[12]));
  LUT6 #(
    .INIT(64'hFF30FF30FF305555)) 
    i__carry__0_i_37
       (.I0(iROMRData[11]),
        .I1(i__carry__0_i_49_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry__0_i_50_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[11]));
  LUT6 #(
    .INIT(64'hCFC0CFC0CFC05555)) 
    i__carry__0_i_38
       (.I0(iROMRData[10]),
        .I1(i__carry__0_i_51_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry__0_i_52_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[10]));
  LUT6 #(
    .INIT(64'hFF30FF30FF305555)) 
    i__carry__0_i_39
       (.I0(iROMRData[9]),
        .I1(i__carry__0_i_53_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry__0_i_54_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[9]));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__0_i_4
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[12]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__0_i_23_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__0_i_24_n_0),
        .O(i__carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF30FF30FF305555)) 
    i__carry__0_i_40
       (.I0(iROMRData[8]),
        .I1(i__carry__0_i_55_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry__0_i_56_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__0_i_41
       (.I0(rCmpResult0_carry__2_i_1_2[15]),
        .I1(rCmpResult0_carry__2_i_1_3[15]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[15]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[15]),
        .O(i__carry__0_i_41_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_42
       (.I0(iROMRData[21]),
        .I1(Q[15]),
        .I2(iROMRData[19]),
        .I3(iROMRData[20]),
        .I4(rCmpResult0_carry__2_i_1_0[15]),
        .I5(rCmpResult0_carry__2_i_1_1[15]),
        .O(i__carry__0_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__0_i_43
       (.I0(rCmpResult0_carry__2_i_1_2[14]),
        .I1(rCmpResult0_carry__2_i_1_3[14]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[14]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[14]),
        .O(i__carry__0_i_43_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_44
       (.I0(iROMRData[21]),
        .I1(Q[14]),
        .I2(iROMRData[19]),
        .I3(iROMRData[20]),
        .I4(rCmpResult0_carry__2_i_1_0[14]),
        .I5(rCmpResult0_carry__2_i_1_1[14]),
        .O(i__carry__0_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__0_i_45
       (.I0(rCmpResult0_carry__2_i_1_2[13]),
        .I1(rCmpResult0_carry__2_i_1_3[13]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[13]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[13]),
        .O(i__carry__0_i_45_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_46
       (.I0(iROMRData[21]),
        .I1(Q[13]),
        .I2(iROMRData[19]),
        .I3(iROMRData[20]),
        .I4(rCmpResult0_carry__2_i_1_0[13]),
        .I5(rCmpResult0_carry__2_i_1_1[13]),
        .O(i__carry__0_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__0_i_47
       (.I0(rCmpResult0_carry__2_i_1_2[12]),
        .I1(rCmpResult0_carry__2_i_1_3[12]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[12]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[12]),
        .O(i__carry__0_i_47_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_48
       (.I0(iROMRData[21]),
        .I1(Q[12]),
        .I2(iROMRData[19]),
        .I3(iROMRData[20]),
        .I4(rCmpResult0_carry__2_i_1_0[12]),
        .I5(rCmpResult0_carry__2_i_1_1[12]),
        .O(i__carry__0_i_48_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__0_i_49
       (.I0(rCmpResult0_carry__2_i_1_2[11]),
        .I1(rCmpResult0_carry__2_i_1_3[11]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[11]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[11]),
        .O(i__carry__0_i_49_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__0_i_5
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[11]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__0_i_25_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__0_i_26_n_0),
        .O(i__carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_50
       (.I0(iROMRData[21]),
        .I1(Q[11]),
        .I2(iROMRData[19]),
        .I3(iROMRData[20]),
        .I4(rCmpResult0_carry__2_i_1_0[11]),
        .I5(rCmpResult0_carry__2_i_1_1[11]),
        .O(i__carry__0_i_50_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__0_i_51
       (.I0(rCmpResult0_carry__2_i_1_2[10]),
        .I1(rCmpResult0_carry__2_i_1_3[10]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[10]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[10]),
        .O(i__carry__0_i_51_n_0));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    i__carry__0_i_52
       (.I0(rCmpResult0_carry__2_i_1_1[10]),
        .I1(rCmpResult0_carry__2_i_1_0[10]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[10]),
        .O(i__carry__0_i_52_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__0_i_53
       (.I0(rCmpResult0_carry__2_i_1_2[9]),
        .I1(rCmpResult0_carry__2_i_1_3[9]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[9]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[9]),
        .O(i__carry__0_i_53_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_54
       (.I0(iROMRData[21]),
        .I1(Q[9]),
        .I2(iROMRData[19]),
        .I3(iROMRData[20]),
        .I4(rCmpResult0_carry__2_i_1_0[9]),
        .I5(rCmpResult0_carry__2_i_1_1[9]),
        .O(i__carry__0_i_54_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__0_i_55
       (.I0(rCmpResult0_carry__2_i_1_2[8]),
        .I1(rCmpResult0_carry__2_i_1_3[8]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[8]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[8]),
        .O(i__carry__0_i_55_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__0_i_56
       (.I0(iROMRData[21]),
        .I1(Q[8]),
        .I2(iROMRData[19]),
        .I3(iROMRData[20]),
        .I4(rCmpResult0_carry__2_i_1_0[8]),
        .I5(rCmpResult0_carry__2_i_1_1[8]),
        .O(i__carry__0_i_56_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__0_i_6
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[10]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__0_i_27_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__0_i_28_n_0),
        .O(i__carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__0_i_7
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[9]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__0_i_29_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__0_i_30_n_0),
        .O(i__carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__0_i_8
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[8]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__0_i_31_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__0_i_32_n_0),
        .O(i__carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__0_i_9
       (.I0(p_1_out[15]),
        .I1(iROMRData[23]),
        .I2(i__carry__0_i_1_n_0),
        .O(i__carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h01110111FFFF0111)) 
    i__carry__1_i_1
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry__1_i_17_n_0),
        .I2(iROMRData[18]),
        .I3(i__carry__1_i_18_n_0),
        .I4(doutb[23]),
        .I5(i__carry_i_17_n_0),
        .O(i__carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_10
       (.I0(i__carry__1_i_34_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__1_i_2_n_0),
        .O(i__carry__1_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_11
       (.I0(i__carry__1_i_35_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__1_i_3_n_0),
        .O(i__carry__1_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_12
       (.I0(i__carry__1_i_36_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__1_i_4_n_0),
        .O(i__carry__1_i_12_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_13
       (.I0(i__carry__1_i_37_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__1_i_5_n_0),
        .O(i__carry__1_i_13_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_14
       (.I0(i__carry__1_i_38_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__1_i_6_n_0),
        .O(i__carry__1_i_14_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry__1_i_15
       (.I0(p_1_out[17]),
        .I1(iROMRData[23]),
        .I2(i__carry__1_i_7_n_0),
        .O(i__carry__1_i_15_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_16
       (.I0(i__carry__1_i_40_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__1_i_8_n_0),
        .O(i__carry__1_i_16_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__1_i_17
       (.I0(iROMRData[18]),
        .I1(Q[23]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[23]),
        .I5(rCmpResult0_carry__2_i_1_1[23]),
        .O(i__carry__1_i_17_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__1_i_18
       (.I0(rCmpResult0_carry__2_i_1_2[23]),
        .I1(rCmpResult0_carry__2_i_1_3[23]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[23]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[23]),
        .O(i__carry__1_i_18_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__1_i_19
       (.I0(iROMRData[18]),
        .I1(Q[22]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[22]),
        .I5(rCmpResult0_carry__2_i_1_1[22]),
        .O(i__carry__1_i_19_n_0));
  LUT6 #(
    .INIT(64'h01110111FFFF0111)) 
    i__carry__1_i_2
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry__1_i_19_n_0),
        .I2(iROMRData[18]),
        .I3(i__carry__1_i_20_n_0),
        .I4(doutb[22]),
        .I5(i__carry_i_17_n_0),
        .O(i__carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__1_i_20
       (.I0(rCmpResult0_carry__2_i_1_2[22]),
        .I1(rCmpResult0_carry__2_i_1_3[22]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[22]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[22]),
        .O(i__carry__1_i_20_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_21
       (.I0(rCmpResult0_carry__2_i_1_2[21]),
        .I1(rCmpResult0_carry__2_i_1_3[21]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[21]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[21]),
        .O(i__carry__1_i_21_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__1_i_22
       (.I0(iROMRData[18]),
        .I1(Q[21]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[21]),
        .I5(rCmpResult0_carry__2_i_1_1[21]),
        .O(i__carry__1_i_22_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__1_i_23
       (.I0(iROMRData[18]),
        .I1(Q[20]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[20]),
        .I5(rCmpResult0_carry__2_i_1_1[20]),
        .O(i__carry__1_i_23_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__1_i_24
       (.I0(rCmpResult0_carry__2_i_1_2[20]),
        .I1(rCmpResult0_carry__2_i_1_3[20]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[20]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[20]),
        .O(i__carry__1_i_24_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_25
       (.I0(rCmpResult0_carry__2_i_1_2[19]),
        .I1(rCmpResult0_carry__2_i_1_3[19]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[19]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[19]),
        .O(i__carry__1_i_25_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__1_i_26
       (.I0(iROMRData[18]),
        .I1(Q[19]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[19]),
        .I5(rCmpResult0_carry__2_i_1_1[19]),
        .O(i__carry__1_i_26_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__1_i_27
       (.I0(iROMRData[18]),
        .I1(Q[18]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[18]),
        .I5(rCmpResult0_carry__2_i_1_1[18]),
        .O(i__carry__1_i_27_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__1_i_28
       (.I0(rCmpResult0_carry__2_i_1_2[18]),
        .I1(rCmpResult0_carry__2_i_1_3[18]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[18]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[18]),
        .O(i__carry__1_i_28_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__1_i_29
       (.I0(iROMRData[18]),
        .I1(Q[17]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[17]),
        .I5(rCmpResult0_carry__2_i_1_1[17]),
        .O(i__carry__1_i_29_n_0));
  LUT6 #(
    .INIT(64'h444444444444F4FF)) 
    i__carry__1_i_3
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[21]),
        .I2(i__carry__1_i_21_n_0),
        .I3(iROMRData[18]),
        .I4(i__carry_i_18_n_0),
        .I5(i__carry__1_i_22_n_0),
        .O(i__carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__1_i_30
       (.I0(rCmpResult0_carry__2_i_1_2[17]),
        .I1(rCmpResult0_carry__2_i_1_3[17]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[17]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[17]),
        .O(i__carry__1_i_30_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__1_i_31
       (.I0(iROMRData[18]),
        .I1(Q[16]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[16]),
        .I5(rCmpResult0_carry__2_i_1_1[16]),
        .O(i__carry__1_i_31_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__1_i_32
       (.I0(rCmpResult0_carry__2_i_1_2[16]),
        .I1(rCmpResult0_carry__2_i_1_3[16]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[16]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[16]),
        .O(i__carry__1_i_32_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__1_i_33
       (.I0(i__carry__1_i_41_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__1_i_42_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__1_i_33_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__1_i_34
       (.I0(i__carry__1_i_43_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__1_i_44_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__1_i_34_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__1_i_35
       (.I0(i__carry__1_i_45_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__1_i_46_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__1_i_35_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__1_i_36
       (.I0(i__carry__1_i_47_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__1_i_48_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__1_i_36_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__1_i_37
       (.I0(i__carry__1_i_49_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__1_i_50_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__1_i_37_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__1_i_38
       (.I0(i__carry__1_i_51_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__1_i_52_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__1_i_38_n_0));
  LUT5 #(
    .INIT(32'h111FFF1F)) 
    i__carry__1_i_39
       (.I0(iROMRData[27]),
        .I1(iROMRData[28]),
        .I2(i__carry__1_i_53_n_0),
        .I3(iROMRData[21]),
        .I4(i__carry__1_i_54_n_0),
        .O(p_1_out[17]));
  LUT6 #(
    .INIT(64'h01110111FFFF0111)) 
    i__carry__1_i_4
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry__1_i_23_n_0),
        .I2(iROMRData[18]),
        .I3(i__carry__1_i_24_n_0),
        .I4(doutb[20]),
        .I5(i__carry_i_17_n_0),
        .O(i__carry__1_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__1_i_40
       (.I0(i__carry__1_i_55_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__1_i_56_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__1_i_40_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__1_i_41
       (.I0(rCmpResult0_carry__2_i_1_1[23]),
        .I1(rCmpResult0_carry__2_i_1_0[23]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[23]),
        .O(i__carry__1_i_41_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_42
       (.I0(rCmpResult0_carry__2_i_1_2[23]),
        .I1(rCmpResult0_carry__2_i_1_3[23]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[23]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[23]),
        .O(i__carry__1_i_42_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__1_i_43
       (.I0(rCmpResult0_carry__2_i_1_1[22]),
        .I1(rCmpResult0_carry__2_i_1_0[22]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[22]),
        .O(i__carry__1_i_43_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_44
       (.I0(rCmpResult0_carry__2_i_1_2[22]),
        .I1(rCmpResult0_carry__2_i_1_3[22]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[22]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[22]),
        .O(i__carry__1_i_44_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__1_i_45
       (.I0(rCmpResult0_carry__2_i_1_1[21]),
        .I1(rCmpResult0_carry__2_i_1_0[21]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[21]),
        .O(i__carry__1_i_45_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_46
       (.I0(rCmpResult0_carry__2_i_1_2[21]),
        .I1(rCmpResult0_carry__2_i_1_3[21]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[21]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[21]),
        .O(i__carry__1_i_46_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__1_i_47
       (.I0(rCmpResult0_carry__2_i_1_1[20]),
        .I1(rCmpResult0_carry__2_i_1_0[20]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[20]),
        .O(i__carry__1_i_47_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_48
       (.I0(rCmpResult0_carry__2_i_1_2[20]),
        .I1(rCmpResult0_carry__2_i_1_3[20]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[20]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[20]),
        .O(i__carry__1_i_48_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__1_i_49
       (.I0(rCmpResult0_carry__2_i_1_1[19]),
        .I1(rCmpResult0_carry__2_i_1_0[19]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[19]),
        .O(i__carry__1_i_49_n_0));
  LUT6 #(
    .INIT(64'h444444444444F4FF)) 
    i__carry__1_i_5
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[19]),
        .I2(i__carry__1_i_25_n_0),
        .I3(iROMRData[18]),
        .I4(i__carry_i_18_n_0),
        .I5(i__carry__1_i_26_n_0),
        .O(i__carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_50
       (.I0(rCmpResult0_carry__2_i_1_2[19]),
        .I1(rCmpResult0_carry__2_i_1_3[19]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[19]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[19]),
        .O(i__carry__1_i_50_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__1_i_51
       (.I0(rCmpResult0_carry__2_i_1_1[18]),
        .I1(rCmpResult0_carry__2_i_1_0[18]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[18]),
        .O(i__carry__1_i_51_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_52
       (.I0(rCmpResult0_carry__2_i_1_2[18]),
        .I1(rCmpResult0_carry__2_i_1_3[18]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[18]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[18]),
        .O(i__carry__1_i_52_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__1_i_53
       (.I0(rCmpResult0_carry__2_i_1_1[17]),
        .I1(rCmpResult0_carry__2_i_1_0[17]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[17]),
        .O(i__carry__1_i_53_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_54
       (.I0(rCmpResult0_carry__2_i_1_2[17]),
        .I1(rCmpResult0_carry__2_i_1_3[17]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[17]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[17]),
        .O(i__carry__1_i_54_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__1_i_55
       (.I0(rCmpResult0_carry__2_i_1_1[16]),
        .I1(rCmpResult0_carry__2_i_1_0[16]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[16]),
        .O(i__carry__1_i_55_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__1_i_56
       (.I0(rCmpResult0_carry__2_i_1_2[16]),
        .I1(rCmpResult0_carry__2_i_1_3[16]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[16]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[16]),
        .O(i__carry__1_i_56_n_0));
  LUT6 #(
    .INIT(64'h01110111FFFF0111)) 
    i__carry__1_i_6
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry__1_i_27_n_0),
        .I2(iROMRData[18]),
        .I3(i__carry__1_i_28_n_0),
        .I4(doutb[18]),
        .I5(i__carry_i_17_n_0),
        .O(i__carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h01110111FFFF0111)) 
    i__carry__1_i_7
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry__1_i_29_n_0),
        .I2(iROMRData[18]),
        .I3(i__carry__1_i_30_n_0),
        .I4(doutb[17]),
        .I5(i__carry_i_17_n_0),
        .O(i__carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h01110111FFFF0111)) 
    i__carry__1_i_8
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry__1_i_31_n_0),
        .I2(iROMRData[18]),
        .I3(i__carry__1_i_32_n_0),
        .I4(doutb[16]),
        .I5(i__carry_i_17_n_0),
        .O(i__carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__1_i_9
       (.I0(i__carry__1_i_33_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__1_i_1_n_0),
        .O(i__carry__1_i_9_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__2_i_1
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[30]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__2_i_16_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__2_i_17_n_0),
        .O(i__carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_10
       (.I0(i__carry__2_i_32_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__2_i_2_n_0),
        .O(i__carry__2_i_10_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_11
       (.I0(i__carry__2_i_33_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__2_i_3_n_0),
        .O(i__carry__2_i_11_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_12
       (.I0(i__carry__2_i_34_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__2_i_4_n_0),
        .O(i__carry__2_i_12_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_13
       (.I0(i__carry__2_i_35_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__2_i_5_n_0),
        .O(i__carry__2_i_13_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_14
       (.I0(i__carry__2_i_36_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__2_i_6_n_0),
        .O(i__carry__2_i_14_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_15
       (.I0(i__carry__2_i_37_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__2_i_7_n_0),
        .O(i__carry__2_i_15_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__2_i_16
       (.I0(iROMRData[18]),
        .I1(Q[30]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[30]),
        .I5(rCmpResult0_carry__2_i_1_1[30]),
        .O(i__carry__2_i_16_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__2_i_17
       (.I0(rCmpResult0_carry__2_i_1_2[30]),
        .I1(rCmpResult0_carry__2_i_1_3[30]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[30]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[30]),
        .O(i__carry__2_i_17_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__2_i_18
       (.I0(iROMRData[18]),
        .I1(Q[29]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[29]),
        .I5(rCmpResult0_carry__2_i_1_1[29]),
        .O(i__carry__2_i_18_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__2_i_19
       (.I0(rCmpResult0_carry__2_i_1_2[29]),
        .I1(rCmpResult0_carry__2_i_1_3[29]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[29]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[29]),
        .O(i__carry__2_i_19_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__2_i_2
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[29]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__2_i_18_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__2_i_19_n_0),
        .O(i__carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__2_i_20
       (.I0(iROMRData[18]),
        .I1(Q[28]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[28]),
        .I5(rCmpResult0_carry__2_i_1_1[28]),
        .O(i__carry__2_i_20_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__2_i_21
       (.I0(rCmpResult0_carry__2_i_1_2[28]),
        .I1(rCmpResult0_carry__2_i_1_3[28]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[28]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[28]),
        .O(i__carry__2_i_21_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__2_i_22
       (.I0(iROMRData[18]),
        .I1(Q[27]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[27]),
        .I5(rCmpResult0_carry__2_i_1_1[27]),
        .O(i__carry__2_i_22_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__2_i_23
       (.I0(rCmpResult0_carry__2_i_1_2[27]),
        .I1(rCmpResult0_carry__2_i_1_3[27]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[27]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[27]),
        .O(i__carry__2_i_23_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__2_i_24
       (.I0(iROMRData[18]),
        .I1(Q[26]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[26]),
        .I5(rCmpResult0_carry__2_i_1_1[26]),
        .O(i__carry__2_i_24_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__2_i_25
       (.I0(rCmpResult0_carry__2_i_1_2[26]),
        .I1(rCmpResult0_carry__2_i_1_3[26]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[26]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[26]),
        .O(i__carry__2_i_25_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__2_i_26
       (.I0(iROMRData[18]),
        .I1(Q[25]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[25]),
        .I5(rCmpResult0_carry__2_i_1_1[25]),
        .O(i__carry__2_i_26_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__2_i_27
       (.I0(rCmpResult0_carry__2_i_1_2[25]),
        .I1(rCmpResult0_carry__2_i_1_3[25]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[25]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[25]),
        .O(i__carry__2_i_27_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry__2_i_28
       (.I0(iROMRData[18]),
        .I1(Q[24]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[24]),
        .I5(rCmpResult0_carry__2_i_1_1[24]),
        .O(i__carry__2_i_28_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry__2_i_29
       (.I0(rCmpResult0_carry__2_i_1_2[24]),
        .I1(rCmpResult0_carry__2_i_1_3[24]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[24]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[24]),
        .O(i__carry__2_i_29_n_0));
  LUT6 #(
    .INIT(64'h01110111FFFF0111)) 
    i__carry__2_i_3
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry__2_i_20_n_0),
        .I2(iROMRData[18]),
        .I3(i__carry__2_i_21_n_0),
        .I4(doutb[28]),
        .I5(i__carry_i_17_n_0),
        .O(i__carry__2_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_30
       (.I0(rCmpResult0_carry__2_i_1_n_0),
        .I1(\rResult[31]_i_10_n_0 ),
        .O(i__carry__2_i_30_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__2_i_31
       (.I0(i__carry__2_i_38_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__2_i_39_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__2_i_31_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__2_i_32
       (.I0(i__carry__2_i_40_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__2_i_41_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__2_i_32_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__2_i_33
       (.I0(i__carry__2_i_42_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__2_i_43_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__2_i_33_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__2_i_34
       (.I0(i__carry__2_i_44_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__2_i_45_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__2_i_34_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__2_i_35
       (.I0(i__carry__2_i_46_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__2_i_47_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__2_i_35_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__2_i_36
       (.I0(i__carry__2_i_48_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__2_i_49_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__2_i_36_n_0));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    i__carry__2_i_37
       (.I0(i__carry__2_i_50_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry__2_i_51_n_0),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(i__carry__2_i_37_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__2_i_38
       (.I0(rCmpResult0_carry__2_i_1_1[30]),
        .I1(rCmpResult0_carry__2_i_1_0[30]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[30]),
        .O(i__carry__2_i_38_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__2_i_39
       (.I0(rCmpResult0_carry__2_i_1_2[30]),
        .I1(rCmpResult0_carry__2_i_1_3[30]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[30]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[30]),
        .O(i__carry__2_i_39_n_0));
  LUT6 #(
    .INIT(64'h1011FFFF10111011)) 
    i__carry__2_i_4
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry__2_i_22_n_0),
        .I2(i__carry__2_i_23_n_0),
        .I3(iROMRData[18]),
        .I4(i__carry_i_17_n_0),
        .I5(doutb[27]),
        .O(i__carry__2_i_4_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__2_i_40
       (.I0(rCmpResult0_carry__2_i_1_1[29]),
        .I1(rCmpResult0_carry__2_i_1_0[29]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[29]),
        .O(i__carry__2_i_40_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__2_i_41
       (.I0(rCmpResult0_carry__2_i_1_2[29]),
        .I1(rCmpResult0_carry__2_i_1_3[29]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[29]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[29]),
        .O(i__carry__2_i_41_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__2_i_42
       (.I0(rCmpResult0_carry__2_i_1_1[28]),
        .I1(rCmpResult0_carry__2_i_1_0[28]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[28]),
        .O(i__carry__2_i_42_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__2_i_43
       (.I0(rCmpResult0_carry__2_i_1_2[28]),
        .I1(rCmpResult0_carry__2_i_1_3[28]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[28]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[28]),
        .O(i__carry__2_i_43_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__2_i_44
       (.I0(rCmpResult0_carry__2_i_1_1[27]),
        .I1(rCmpResult0_carry__2_i_1_0[27]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[27]),
        .O(i__carry__2_i_44_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__2_i_45
       (.I0(rCmpResult0_carry__2_i_1_2[27]),
        .I1(rCmpResult0_carry__2_i_1_3[27]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[27]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[27]),
        .O(i__carry__2_i_45_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__2_i_46
       (.I0(rCmpResult0_carry__2_i_1_1[26]),
        .I1(rCmpResult0_carry__2_i_1_0[26]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[26]),
        .O(i__carry__2_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__2_i_47
       (.I0(rCmpResult0_carry__2_i_1_2[26]),
        .I1(rCmpResult0_carry__2_i_1_3[26]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[26]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[26]),
        .O(i__carry__2_i_47_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__2_i_48
       (.I0(rCmpResult0_carry__2_i_1_1[25]),
        .I1(rCmpResult0_carry__2_i_1_0[25]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[25]),
        .O(i__carry__2_i_48_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__2_i_49
       (.I0(rCmpResult0_carry__2_i_1_2[25]),
        .I1(rCmpResult0_carry__2_i_1_3[25]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[25]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[25]),
        .O(i__carry__2_i_49_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__2_i_5
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[26]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__2_i_24_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__2_i_25_n_0),
        .O(i__carry__2_i_5_n_0));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    i__carry__2_i_50
       (.I0(rCmpResult0_carry__2_i_1_1[24]),
        .I1(rCmpResult0_carry__2_i_1_0[24]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[24]),
        .O(i__carry__2_i_50_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry__2_i_51
       (.I0(rCmpResult0_carry__2_i_1_2[24]),
        .I1(rCmpResult0_carry__2_i_1_3[24]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[24]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[24]),
        .O(i__carry__2_i_51_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__2_i_6
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[25]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__2_i_26_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__2_i_27_n_0),
        .O(i__carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry__2_i_7
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[24]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry__2_i_28_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry__2_i_29_n_0),
        .O(i__carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_8
       (.I0(iROMRData[23]),
        .I1(i__carry__2_i_30_n_0),
        .O(i__carry__2_i_8_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i__carry__2_i_9
       (.I0(i__carry__2_i_31_n_0),
        .I1(iROMRData[23]),
        .I2(i__carry__2_i_1_n_0),
        .O(i__carry__2_i_9_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry_i_1
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[0]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry_i_19_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry_i_20_n_0),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_10
       (.I0(p_1_out[6]),
        .I1(iROMRData[23]),
        .I2(i__carry_i_3_n_0),
        .O(i__carry_i_10_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_11
       (.I0(p_1_out[5]),
        .I1(iROMRData[23]),
        .I2(i__carry_i_4_n_0),
        .O(i__carry_i_11_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_12
       (.I0(p_1_out[4]),
        .I1(iROMRData[23]),
        .I2(i__carry_i_5_n_0),
        .O(i__carry_i_12_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_13
       (.I0(p_1_out[3]),
        .I1(iROMRData[23]),
        .I2(i__carry_i_6_n_0),
        .O(i__carry_i_13_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_14
       (.I0(p_1_out[2]),
        .I1(iROMRData[23]),
        .I2(i__carry_i_7_n_0),
        .O(i__carry_i_14_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_15
       (.I0(p_1_out[1]),
        .I1(iROMRData[23]),
        .I2(i__carry_i_8_n_0),
        .O(i__carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_16
       (.I0(i__carry_i_42_n_0),
        .O(i__carry_i_16_n_0));
  LUT3 #(
    .INIT(8'hEF)) 
    i__carry_i_17
       (.I0(iROMRData[27]),
        .I1(iROMRData[28]),
        .I2(iROMRData[21]),
        .O(i__carry_i_17_n_0));
  LUT5 #(
    .INIT(32'h03030302)) 
    i__carry_i_18
       (.I0(iROMRData[20]),
        .I1(iROMRData[27]),
        .I2(iROMRData[28]),
        .I3(iROMRData[21]),
        .I4(iROMRData[19]),
        .O(i__carry_i_18_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_19
       (.I0(iROMRData[18]),
        .I1(Q[0]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[0]),
        .I5(rCmpResult0_carry__2_i_1_1[0]),
        .O(i__carry_i_19_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry_i_2
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[7]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry_i_21_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry_i_22_n_0),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_20
       (.I0(rCmpResult0_carry__2_i_1_2[0]),
        .I1(rCmpResult0_carry__2_i_1_3[0]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[0]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[0]),
        .O(i__carry_i_20_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_21
       (.I0(iROMRData[18]),
        .I1(Q[7]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[7]),
        .I5(rCmpResult0_carry__2_i_1_1[7]),
        .O(i__carry_i_21_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_22
       (.I0(rCmpResult0_carry__2_i_1_2[7]),
        .I1(rCmpResult0_carry__2_i_1_3[7]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[7]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[7]),
        .O(i__carry_i_22_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_23
       (.I0(iROMRData[18]),
        .I1(Q[6]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[6]),
        .I5(rCmpResult0_carry__2_i_1_1[6]),
        .O(i__carry_i_23_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_24
       (.I0(rCmpResult0_carry__2_i_1_2[6]),
        .I1(rCmpResult0_carry__2_i_1_3[6]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[6]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[6]),
        .O(i__carry_i_24_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_25
       (.I0(iROMRData[18]),
        .I1(Q[5]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[5]),
        .I5(rCmpResult0_carry__2_i_1_1[5]),
        .O(i__carry_i_25_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry_i_26
       (.I0(rCmpResult0_carry__2_i_1_2[5]),
        .I1(rCmpResult0_carry__2_i_1_3[5]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[5]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[5]),
        .O(i__carry_i_26_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_27
       (.I0(iROMRData[18]),
        .I1(Q[4]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[4]),
        .I5(rCmpResult0_carry__2_i_1_1[4]),
        .O(i__carry_i_27_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_28
       (.I0(rCmpResult0_carry__2_i_1_2[4]),
        .I1(rCmpResult0_carry__2_i_1_3[4]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[4]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[4]),
        .O(i__carry_i_28_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_29
       (.I0(iROMRData[18]),
        .I1(Q[3]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[3]),
        .I5(rCmpResult0_carry__2_i_1_1[3]),
        .O(i__carry_i_29_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry_i_3
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[6]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry_i_23_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry_i_24_n_0),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_30
       (.I0(rCmpResult0_carry__2_i_1_2[3]),
        .I1(rCmpResult0_carry__2_i_1_3[3]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[3]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[3]),
        .O(i__carry_i_30_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_31
       (.I0(iROMRData[18]),
        .I1(Q[2]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[2]),
        .I5(rCmpResult0_carry__2_i_1_1[2]),
        .O(i__carry_i_31_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_32
       (.I0(rCmpResult0_carry__2_i_1_2[2]),
        .I1(rCmpResult0_carry__2_i_1_3[2]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[2]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[2]),
        .O(i__carry_i_32_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_33
       (.I0(iROMRData[18]),
        .I1(Q[1]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[1]),
        .I5(rCmpResult0_carry__2_i_1_1[1]),
        .O(i__carry_i_33_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_34
       (.I0(rCmpResult0_carry__2_i_1_2[1]),
        .I1(rCmpResult0_carry__2_i_1_3[1]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[1]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[1]),
        .O(i__carry_i_34_n_0));
  LUT6 #(
    .INIT(64'hCFC0CFC0CFC05555)) 
    i__carry_i_35
       (.I0(iROMRData[7]),
        .I1(i__carry_i_43_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry_i_44_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[7]));
  LUT6 #(
    .INIT(64'hCFC0CFC0CFC05555)) 
    i__carry_i_36
       (.I0(iROMRData[6]),
        .I1(i__carry_i_45_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry_i_46_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[6]));
  LUT6 #(
    .INIT(64'hFF30FF30FF305555)) 
    i__carry_i_37
       (.I0(iROMRData[5]),
        .I1(i__carry_i_47_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry_i_48_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[5]));
  LUT6 #(
    .INIT(64'hB8B8B800B8B8B8FF)) 
    i__carry_i_38
       (.I0(i__carry_i_49_n_0),
        .I1(iROMRData[21]),
        .I2(i__carry_i_50_n_0),
        .I3(iROMRData[28]),
        .I4(iROMRData[27]),
        .I5(iROMRData[4]),
        .O(p_1_out[4]));
  LUT6 #(
    .INIT(64'hCFC0CFC0CFC05555)) 
    i__carry_i_39
       (.I0(iROMRData[3]),
        .I1(i__carry_i_51_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry_i_52_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h1011FFFF10111011)) 
    i__carry_i_4
       (.I0(i__carry_i_18_n_0),
        .I1(i__carry_i_25_n_0),
        .I2(i__carry_i_26_n_0),
        .I3(iROMRData[18]),
        .I4(i__carry_i_17_n_0),
        .I5(doutb[5]),
        .O(i__carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFF30FF30FF305555)) 
    i__carry_i_40
       (.I0(iROMRData[2]),
        .I1(i__carry_i_53_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry_i_54_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[2]));
  LUT6 #(
    .INIT(64'hCFC0CFC0CFC05555)) 
    i__carry_i_41
       (.I0(iROMRData[1]),
        .I1(i__carry_i_55_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry_i_56_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(p_1_out[1]));
  LUT6 #(
    .INIT(64'h303F303F303FAAAA)) 
    i__carry_i_42
       (.I0(iROMRData[0]),
        .I1(i__carry_i_57_n_0),
        .I2(iROMRData[21]),
        .I3(i__carry_i_58_n_0),
        .I4(iROMRData[28]),
        .I5(iROMRData[27]),
        .O(i__carry_i_42_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_43
       (.I0(rCmpResult0_carry__2_i_1_2[7]),
        .I1(rCmpResult0_carry__2_i_1_3[7]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[7]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[7]),
        .O(i__carry_i_43_n_0));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    i__carry_i_44
       (.I0(rCmpResult0_carry__2_i_1_1[7]),
        .I1(rCmpResult0_carry__2_i_1_0[7]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[7]),
        .O(i__carry_i_44_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_45
       (.I0(rCmpResult0_carry__2_i_1_2[6]),
        .I1(rCmpResult0_carry__2_i_1_3[6]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[6]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[6]),
        .O(i__carry_i_45_n_0));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    i__carry_i_46
       (.I0(rCmpResult0_carry__2_i_1_1[6]),
        .I1(rCmpResult0_carry__2_i_1_0[6]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[6]),
        .O(i__carry_i_46_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry_i_47
       (.I0(rCmpResult0_carry__2_i_1_2[5]),
        .I1(rCmpResult0_carry__2_i_1_3[5]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[5]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[5]),
        .O(i__carry_i_47_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_48
       (.I0(iROMRData[21]),
        .I1(Q[5]),
        .I2(iROMRData[19]),
        .I3(iROMRData[20]),
        .I4(rCmpResult0_carry__2_i_1_0[5]),
        .I5(rCmpResult0_carry__2_i_1_1[5]),
        .O(i__carry_i_48_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_49
       (.I0(rCmpResult0_carry__2_i_1_2[4]),
        .I1(rCmpResult0_carry__2_i_1_3[4]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[4]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[4]),
        .O(i__carry_i_49_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry_i_5
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[4]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry_i_27_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry_i_28_n_0),
        .O(i__carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    i__carry_i_50
       (.I0(rCmpResult0_carry__2_i_1_1[4]),
        .I1(rCmpResult0_carry__2_i_1_0[4]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[4]),
        .O(i__carry_i_50_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_51
       (.I0(rCmpResult0_carry__2_i_1_2[3]),
        .I1(rCmpResult0_carry__2_i_1_3[3]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[3]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[3]),
        .O(i__carry_i_51_n_0));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    i__carry_i_52
       (.I0(rCmpResult0_carry__2_i_1_1[3]),
        .I1(rCmpResult0_carry__2_i_1_0[3]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[3]),
        .O(i__carry_i_52_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    i__carry_i_53
       (.I0(rCmpResult0_carry__2_i_1_2[2]),
        .I1(rCmpResult0_carry__2_i_1_3[2]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[2]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[2]),
        .O(i__carry_i_53_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    i__carry_i_54
       (.I0(iROMRData[21]),
        .I1(Q[2]),
        .I2(iROMRData[19]),
        .I3(iROMRData[20]),
        .I4(rCmpResult0_carry__2_i_1_0[2]),
        .I5(rCmpResult0_carry__2_i_1_1[2]),
        .O(i__carry_i_54_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_55
       (.I0(rCmpResult0_carry__2_i_1_2[1]),
        .I1(rCmpResult0_carry__2_i_1_3[1]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[1]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[1]),
        .O(i__carry_i_55_n_0));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    i__carry_i_56
       (.I0(rCmpResult0_carry__2_i_1_1[1]),
        .I1(rCmpResult0_carry__2_i_1_0[1]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[1]),
        .O(i__carry_i_56_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    i__carry_i_57
       (.I0(rCmpResult0_carry__2_i_1_2[0]),
        .I1(rCmpResult0_carry__2_i_1_3[0]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[0]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[0]),
        .O(i__carry_i_57_n_0));
  LUT5 #(
    .INIT(32'h503F5F3F)) 
    i__carry_i_58
       (.I0(rCmpResult0_carry__2_i_1_1[0]),
        .I1(rCmpResult0_carry__2_i_1_0[0]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[0]),
        .O(i__carry_i_58_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry_i_6
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[3]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry_i_29_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry_i_30_n_0),
        .O(i__carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry_i_7
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[2]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry_i_31_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry_i_32_n_0),
        .O(i__carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    i__carry_i_8
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[1]),
        .I2(i__carry_i_18_n_0),
        .I3(i__carry_i_33_n_0),
        .I4(iROMRData[18]),
        .I5(i__carry_i_34_n_0),
        .O(i__carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i__carry_i_9
       (.I0(p_1_out[7]),
        .I1(iROMRData[23]),
        .I2(i__carry_i_2_n_0),
        .O(i__carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hEEEFEEEEEEEFEEEF)) 
    rBufWordWriteValid_i_2
       (.I0(rBufHalfWordWriteValid_reg),
        .I1(rBufWordWriteValid_i_4_n_0),
        .I2(rBufHalfWordWriteValid_reg_0),
        .I3(\FSM_onehot_rCurState_reg[3] [2]),
        .I4(rBufHalfWordWriteValid_reg_1),
        .I5(\FSM_onehot_rCurState_reg[3] [0]),
        .O(\FSM_onehot_rCurState_reg[4] ));
  LUT4 #(
    .INIT(16'h0007)) 
    rBufWordWriteValid_i_4
       (.I0(\rProgramCounter[31]_i_3_n_0 ),
        .I1(\FSM_onehot_rCurState_reg[3] [2]),
        .I2(\FSM_onehot_rCurState_reg[3] [3]),
        .I3(\FSM_onehot_rCurState_reg[2] ),
        .O(rBufWordWriteValid_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rCmpResult0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({rCmpResult0_carry_n_0,rCmpResult0_carry_n_1,rCmpResult0_carry_n_2,rCmpResult0_carry_n_3,rCmpResult0_carry_n_4,rCmpResult0_carry_n_5,rCmpResult0_carry_n_6,rCmpResult0_carry_n_7}),
        .DI({i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0,i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0,i__carry_i_1_n_0}),
        .O(NLW_rCmpResult0_carry_O_UNCONNECTED[7:0]),
        .S({rCmpResult0_carry_i_1_n_0,rCmpResult0_carry_i_2_n_0,rCmpResult0_carry_i_3_n_0,rCmpResult0_carry_i_4_n_0,rCmpResult0_carry_i_5_n_0,rCmpResult0_carry_i_6_n_0,rCmpResult0_carry_i_7_n_0,rCmpResult0_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rCmpResult0_carry__0
       (.CI(rCmpResult0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rCmpResult0_carry__0_n_0,rCmpResult0_carry__0_n_1,rCmpResult0_carry__0_n_2,rCmpResult0_carry__0_n_3,rCmpResult0_carry__0_n_4,rCmpResult0_carry__0_n_5,rCmpResult0_carry__0_n_6,rCmpResult0_carry__0_n_7}),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}),
        .O(NLW_rCmpResult0_carry__0_O_UNCONNECTED[7:0]),
        .S({rCmpResult0_carry__0_i_1_n_0,rCmpResult0_carry__0_i_2_n_0,rCmpResult0_carry__0_i_3_n_0,rCmpResult0_carry__0_i_4_n_0,rCmpResult0_carry__0_i_5_n_0,rCmpResult0_carry__0_i_6_n_0,rCmpResult0_carry__0_i_7_n_0,rCmpResult0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry__0_i_1
       (.I0(i__carry__0_i_1_n_0),
        .I1(p_1_out[15]),
        .O(rCmpResult0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry__0_i_2
       (.I0(i__carry__0_i_2_n_0),
        .I1(p_1_out[14]),
        .O(rCmpResult0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry__0_i_3
       (.I0(i__carry__0_i_3_n_0),
        .I1(p_1_out[13]),
        .O(rCmpResult0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry__0_i_4
       (.I0(i__carry__0_i_4_n_0),
        .I1(p_1_out[12]),
        .O(rCmpResult0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry__0_i_5
       (.I0(i__carry__0_i_5_n_0),
        .I1(p_1_out[11]),
        .O(rCmpResult0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry__0_i_6
       (.I0(i__carry__0_i_6_n_0),
        .I1(p_1_out[10]),
        .O(rCmpResult0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry__0_i_7
       (.I0(i__carry__0_i_7_n_0),
        .I1(p_1_out[9]),
        .O(rCmpResult0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry__0_i_8
       (.I0(i__carry__0_i_8_n_0),
        .I1(p_1_out[8]),
        .O(rCmpResult0_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rCmpResult0_carry__1
       (.CI(rCmpResult0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rCmpResult0_carry__1_n_0,rCmpResult0_carry__1_n_1,rCmpResult0_carry__1_n_2,rCmpResult0_carry__1_n_3,rCmpResult0_carry__1_n_4,rCmpResult0_carry__1_n_5,rCmpResult0_carry__1_n_6,rCmpResult0_carry__1_n_7}),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0,i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}),
        .O(NLW_rCmpResult0_carry__1_O_UNCONNECTED[7:0]),
        .S({rCmpResult0_carry__1_i_1_n_0,rCmpResult0_carry__1_i_2_n_0,rCmpResult0_carry__1_i_3_n_0,rCmpResult0_carry__1_i_4_n_0,rCmpResult0_carry__1_i_5_n_0,rCmpResult0_carry__1_i_6_n_0,rCmpResult0_carry__1_i_7_n_0,rCmpResult0_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__1_i_1
       (.I0(i__carry__1_i_1_n_0),
        .I1(i__carry__1_i_33_n_0),
        .O(rCmpResult0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__1_i_2
       (.I0(i__carry__1_i_2_n_0),
        .I1(i__carry__1_i_34_n_0),
        .O(rCmpResult0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__1_i_3
       (.I0(i__carry__1_i_3_n_0),
        .I1(i__carry__1_i_35_n_0),
        .O(rCmpResult0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__1_i_4
       (.I0(i__carry__1_i_4_n_0),
        .I1(i__carry__1_i_36_n_0),
        .O(rCmpResult0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__1_i_5
       (.I0(i__carry__1_i_5_n_0),
        .I1(i__carry__1_i_37_n_0),
        .O(rCmpResult0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__1_i_6
       (.I0(i__carry__1_i_6_n_0),
        .I1(i__carry__1_i_38_n_0),
        .O(rCmpResult0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry__1_i_7
       (.I0(i__carry__1_i_7_n_0),
        .I1(p_1_out[17]),
        .O(rCmpResult0_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__1_i_8
       (.I0(i__carry__1_i_8_n_0),
        .I1(i__carry__1_i_40_n_0),
        .O(rCmpResult0_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rCmpResult0_carry__2
       (.CI(rCmpResult0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({rCmpResult0_carry__2_n_0,rCmpResult0_carry__2_n_1,rCmpResult0_carry__2_n_2,rCmpResult0_carry__2_n_3,rCmpResult0_carry__2_n_4,rCmpResult0_carry__2_n_5,rCmpResult0_carry__2_n_6,rCmpResult0_carry__2_n_7}),
        .DI({rCmpResult0_carry__2_i_1_n_0,i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0,i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0}),
        .O({rCmpResult0[31],NLW_rCmpResult0_carry__2_O_UNCONNECTED[6:0]}),
        .S({rCmpResult0_carry__2_i_2_n_0,rCmpResult0_carry__2_i_3_n_0,rCmpResult0_carry__2_i_4_n_0,rCmpResult0_carry__2_i_5_n_0,rCmpResult0_carry__2_i_6_n_0,rCmpResult0_carry__2_i_7_n_0,rCmpResult0_carry__2_i_8_n_0,rCmpResult0_carry__2_i_9_n_0}));
  LUT6 #(
    .INIT(64'h4444444F444F444F)) 
    rCmpResult0_carry__2_i_1
       (.I0(i__carry_i_17_n_0),
        .I1(doutb[31]),
        .I2(rCmpResult0_carry__2_i_10_n_0),
        .I3(i__carry_i_18_n_0),
        .I4(iROMRData[18]),
        .I5(rCmpResult0_carry__2_i_11_n_0),
        .O(rCmpResult0_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h0015051550155515)) 
    rCmpResult0_carry__2_i_10
       (.I0(iROMRData[18]),
        .I1(Q[31]),
        .I2(iROMRData[16]),
        .I3(iROMRData[17]),
        .I4(rCmpResult0_carry__2_i_1_0[31]),
        .I5(rCmpResult0_carry__2_i_1_1[31]),
        .O(rCmpResult0_carry__2_i_10_n_0));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    rCmpResult0_carry__2_i_11
       (.I0(rCmpResult0_carry__2_i_1_2[31]),
        .I1(rCmpResult0_carry__2_i_1_3[31]),
        .I2(iROMRData[17]),
        .I3(rCmpResult0_carry__2_i_1_4[31]),
        .I4(iROMRData[16]),
        .I5(rCmpResult0_carry__2_i_1_5[31]),
        .O(rCmpResult0_carry__2_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rCmpResult0_carry__2_i_2
       (.I0(i__carry__2_i_30_n_0),
        .O(rCmpResult0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__2_i_3
       (.I0(i__carry__2_i_1_n_0),
        .I1(i__carry__2_i_31_n_0),
        .O(rCmpResult0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__2_i_4
       (.I0(i__carry__2_i_2_n_0),
        .I1(i__carry__2_i_32_n_0),
        .O(rCmpResult0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__2_i_5
       (.I0(i__carry__2_i_3_n_0),
        .I1(i__carry__2_i_33_n_0),
        .O(rCmpResult0_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__2_i_6
       (.I0(i__carry__2_i_4_n_0),
        .I1(i__carry__2_i_34_n_0),
        .O(rCmpResult0_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__2_i_7
       (.I0(i__carry__2_i_5_n_0),
        .I1(i__carry__2_i_35_n_0),
        .O(rCmpResult0_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__2_i_8
       (.I0(i__carry__2_i_6_n_0),
        .I1(i__carry__2_i_36_n_0),
        .O(rCmpResult0_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry__2_i_9
       (.I0(i__carry__2_i_7_n_0),
        .I1(i__carry__2_i_37_n_0),
        .O(rCmpResult0_carry__2_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rCmpResult0_carry__3
       (.CI(rCmpResult0_carry__2_n_0),
        .CI_TOP(1'b0),
        .CO(NLW_rCmpResult0_carry__3_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_rCmpResult0_carry__3_O_UNCONNECTED[7:1],rCmpResult0[32]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry_i_1
       (.I0(i__carry_i_2_n_0),
        .I1(p_1_out[7]),
        .O(rCmpResult0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry_i_2
       (.I0(i__carry_i_3_n_0),
        .I1(p_1_out[6]),
        .O(rCmpResult0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry_i_3
       (.I0(i__carry_i_4_n_0),
        .I1(p_1_out[5]),
        .O(rCmpResult0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry_i_4
       (.I0(i__carry_i_5_n_0),
        .I1(p_1_out[4]),
        .O(rCmpResult0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry_i_5
       (.I0(i__carry_i_6_n_0),
        .I1(p_1_out[3]),
        .O(rCmpResult0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry_i_6
       (.I0(i__carry_i_7_n_0),
        .I1(p_1_out[2]),
        .O(rCmpResult0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rCmpResult0_carry_i_7
       (.I0(i__carry_i_8_n_0),
        .I1(p_1_out[1]),
        .O(rCmpResult0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rCmpResult0_carry_i_8
       (.I0(i__carry_i_42_n_0),
        .I1(i__carry_i_1_n_0),
        .O(rCmpResult0_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h00000400)) 
    \rCmpResult[32]_i_1 
       (.I0(iROMRData[25]),
        .I1(iROMRData[24]),
        .I2(iROMRData[23]),
        .I3(\FSM_onehot_rCurState_reg[3] [2]),
        .I4(iROMRData[28]),
        .O(\iROMRData[28] ));
  FDRE \rCmpResult_reg[31] 
       (.C(iClock),
        .CE(\iROMRData[28] ),
        .D(rCmpResult0[31]),
        .Q(wALUFlags[2]),
        .R(iReset));
  FDRE \rCmpResult_reg[32] 
       (.C(iClock),
        .CE(\iROMRData[28] ),
        .D(rCmpResult0[32]),
        .Q(wALUFlags[3]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[0]_i_1 
       (.I0(\rResult_reg[31]_1 [16]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [0]),
        .O(\rResult_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[10]_i_1 
       (.I0(\rResult_reg[31]_1 [26]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [10]),
        .O(\rResult_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[11]_i_1 
       (.I0(\rResult_reg[31]_1 [27]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [11]),
        .O(\rResult_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[12]_i_1 
       (.I0(\rResult_reg[31]_1 [28]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [12]),
        .O(\rResult_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[13]_i_1 
       (.I0(\rResult_reg[31]_1 [29]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [13]),
        .O(\rResult_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[14]_i_1 
       (.I0(\rResult_reg[31]_1 [30]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [14]),
        .O(\rResult_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[15]_i_2 
       (.I0(\rResult_reg[31]_1 [31]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [15]),
        .O(\rResult_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[16]_i_1 
       (.I0(\rResult_reg[31]_1 [0]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [16]),
        .O(\rResult_reg[15]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[17]_i_1 
       (.I0(\rResult_reg[31]_1 [1]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [17]),
        .O(\rResult_reg[15]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[18]_i_1 
       (.I0(\rResult_reg[31]_1 [2]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [18]),
        .O(\rResult_reg[15]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[19]_i_1 
       (.I0(\rResult_reg[31]_1 [3]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [19]),
        .O(\rResult_reg[15]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[1]_i_1 
       (.I0(\rResult_reg[31]_1 [17]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [1]),
        .O(\rResult_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[20]_i_1 
       (.I0(\rResult_reg[31]_1 [4]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [20]),
        .O(\rResult_reg[15]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[21]_i_1 
       (.I0(\rResult_reg[31]_1 [5]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [21]),
        .O(\rResult_reg[15]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[22]_i_1 
       (.I0(\rResult_reg[31]_1 [6]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [22]),
        .O(\rResult_reg[15]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[23]_i_1 
       (.I0(\rResult_reg[31]_1 [7]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [23]),
        .O(\rResult_reg[15]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[24]_i_1 
       (.I0(\rResult_reg[31]_1 [8]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [24]),
        .O(\rResult_reg[15]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[25]_i_1 
       (.I0(\rResult_reg[31]_1 [9]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [25]),
        .O(\rResult_reg[15]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[26]_i_1 
       (.I0(\rResult_reg[31]_1 [10]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [26]),
        .O(\rResult_reg[15]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[27]_i_1 
       (.I0(\rResult_reg[31]_1 [11]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [27]),
        .O(\rResult_reg[15]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[28]_i_1 
       (.I0(\rResult_reg[31]_1 [12]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [28]),
        .O(\rResult_reg[15]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[29]_i_1 
       (.I0(\rResult_reg[31]_1 [13]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [29]),
        .O(\rResult_reg[15]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[2]_i_1 
       (.I0(\rResult_reg[31]_1 [18]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [2]),
        .O(\rResult_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[30]_i_1 
       (.I0(\rResult_reg[31]_1 [14]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [30]),
        .O(\rResult_reg[15]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rOutAddress[31]_i_2 
       (.I0(\rResult_reg[31]_1 [15]),
        .I1(\rOutLength_reg[0] ),
        .I2(\rResult_reg[31]_1 [31]),
        .O(\rResult_reg[15]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[3]_i_1 
       (.I0(\rResult_reg[31]_1 [19]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [3]),
        .O(\rResult_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[4]_i_1 
       (.I0(\rResult_reg[31]_1 [20]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [4]),
        .O(\rResult_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[5]_i_1 
       (.I0(\rResult_reg[31]_1 [21]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [5]),
        .O(\rResult_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[6]_i_1 
       (.I0(\rResult_reg[31]_1 [22]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [6]),
        .O(\rResult_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[7]_i_1 
       (.I0(\rResult_reg[31]_1 [23]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [7]),
        .O(\rResult_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[8]_i_1 
       (.I0(\rResult_reg[31]_1 [24]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [8]),
        .O(\rResult_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \rOutAddress[9]_i_1 
       (.I0(\rResult_reg[31]_1 [25]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [9]),
        .O(\rResult_reg[15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[0]_i_1 
       (.I0(\rResult_reg[31]_1 [16]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [0]),
        .O(\rResult_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[10]_i_1 
       (.I0(\rResult_reg[31]_1 [26]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [10]),
        .O(\rResult_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[11]_i_1 
       (.I0(\rResult_reg[31]_1 [27]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [11]),
        .O(\rResult_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[12]_i_1 
       (.I0(\rResult_reg[31]_1 [28]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [12]),
        .O(\rResult_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[13]_i_1 
       (.I0(\rResult_reg[31]_1 [29]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [13]),
        .O(\rResult_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[14]_i_1 
       (.I0(\rResult_reg[31]_1 [30]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [14]),
        .O(\rResult_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[15]_i_2 
       (.I0(\rResult_reg[31]_1 [31]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [15]),
        .O(\rResult_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[1]_i_1 
       (.I0(\rResult_reg[31]_1 [17]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [1]),
        .O(\rResult_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[2]_i_1 
       (.I0(\rResult_reg[31]_1 [18]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [2]),
        .O(\rResult_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[3]_i_1 
       (.I0(\rResult_reg[31]_1 [19]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [3]),
        .O(\rResult_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[4]_i_1 
       (.I0(\rResult_reg[31]_1 [20]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [4]),
        .O(\rResult_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[5]_i_1 
       (.I0(\rResult_reg[31]_1 [21]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [5]),
        .O(\rResult_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[6]_i_1 
       (.I0(\rResult_reg[31]_1 [22]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [6]),
        .O(\rResult_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[7]_i_1 
       (.I0(\rResult_reg[31]_1 [23]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [7]),
        .O(\rResult_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[8]_i_1 
       (.I0(\rResult_reg[31]_1 [24]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [8]),
        .O(\rResult_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFE02)) 
    \rOutLength[9]_i_1 
       (.I0(\rResult_reg[31]_1 [25]),
        .I1(iROMRData[22]),
        .I2(\rOutLength_reg[0] ),
        .I3(\rResult_reg[31]_1 [9]),
        .O(\rResult_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \rProgramCounter[31]_i_1 
       (.I0(\rProgramCounter[31]_i_3_n_0 ),
        .I1(\FSM_onehot_rCurState_reg[3] [2]),
        .I2(\FSM_onehot_rCurState_reg[3] [1]),
        .I3(\FSM_onehot_rCurState_reg[3]_0 ),
        .I4(\FSM_onehot_rCurState_reg[3] [4]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFFF90)) 
    \rProgramCounter[31]_i_3 
       (.I0(wALUFlags[3]),
        .I1(wALUFlags[2]),
        .I2(iROMRData[24]),
        .I3(\rProgramCounter[31]_i_5_n_0 ),
        .I4(\rProgramCounter[31]_i_6_n_0 ),
        .O(\rProgramCounter[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rProgramCounter[31]_i_5 
       (.I0(rZero_reg_0),
        .I1(iROMRData[23]),
        .I2(wALUFlags[2]),
        .I3(iROMRData[25]),
        .O(\rProgramCounter[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \rProgramCounter[31]_i_6 
       (.I0(iROMRData[28]),
        .I1(iROMRData[27]),
        .I2(wALUFlags[3]),
        .I3(iROMRData[26]),
        .O(\rProgramCounter[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBA00)) 
    \rResult[0]_i_1 
       (.I0(\rResult[0]_i_2_n_0 ),
        .I1(\rResult[0]_i_3_n_0 ),
        .I2(\rResult[0]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[0]_i_5_n_0 ),
        .O(rResult[0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0F06)) 
    \rResult[0]_i_2 
       (.I0(i__carry_i_42_n_0),
        .I1(i__carry_i_1_n_0),
        .I2(iROMRData[24]),
        .I3(\rResult[29]_i_5_n_0 ),
        .O(\rResult[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hCFCCFFEE)) 
    \rResult[0]_i_3 
       (.I0(\rResult[1]_i_6_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[1]_i_5_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .O(\rResult[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3B3B3BFBFBFB3BFB)) 
    \rResult[0]_i_4 
       (.I0(\rResult[2]_i_7_n_0 ),
        .I1(\rResult[15]_i_4_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[3]_i_8_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[0]_i_6_n_0 ),
        .O(\rResult[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[0]_i_5 
       (.I0(i__carry_i_42_n_0),
        .I1(i__carry_i_1_n_0),
        .I2(iROMRData[24]),
        .I3(data0[0]),
        .O(\rResult[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \rResult[0]_i_6 
       (.I0(i__carry__0_i_8_n_0),
        .I1(i__carry__2_i_7_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry_i_1_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry__1_i_8_n_0),
        .O(\rResult[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[10]_i_1 
       (.I0(\rResult[10]_i_2_n_0 ),
        .I1(\rResult[10]_i_3_n_0 ),
        .I2(\rResult[10]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[10]_i_5_n_0 ),
        .O(rResult[10]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[10]_i_2 
       (.I0(\rResult[10]_i_6_n_0 ),
        .I1(\rResult[15]_i_4_n_0 ),
        .I2(\rResult[11]_i_6_n_0 ),
        .I3(\rResult[7]_i_3_n_0 ),
        .O(\rResult[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[10]_i_3 
       (.I0(\rResult[28]_i_4_n_0 ),
        .I1(\rResult[11]_i_7_n_0 ),
        .I2(\rResult[29]_i_5_n_0 ),
        .I3(\rResult[10]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[10]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[10]),
        .I2(i__carry__0_i_6_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[10]_i_5 
       (.I0(i__carry__0_i_6_n_0),
        .I1(p_1_out[10]),
        .I2(iROMRData[24]),
        .I3(data0[10]),
        .O(\rResult[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[10]_i_6 
       (.I0(\rResult[8]_i_9_n_0 ),
        .I1(\rResult[8]_i_10_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[8]_i_8_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[16]_i_11_n_0 ),
        .O(\rResult[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[10]_i_7 
       (.I0(\rResult[12]_i_8_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[10]_i_8_n_0 ),
        .O(\rResult[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \rResult[10]_i_8 
       (.I0(i__carry_i_2_n_0),
        .I1(p_1_out[2]),
        .I2(p_1_out[3]),
        .I3(i__carry_i_6_n_0),
        .I4(p_1_out[4]),
        .O(\rResult[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[11]_i_1 
       (.I0(\rResult[11]_i_2_n_0 ),
        .I1(\rResult[11]_i_3_n_0 ),
        .I2(\rResult[11]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[11]_i_5_n_0 ),
        .O(rResult[11]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[11]_i_2 
       (.I0(\rResult[11]_i_6_n_0 ),
        .I1(\rResult[15]_i_4_n_0 ),
        .I2(\rResult[12]_i_6_n_0 ),
        .I3(\rResult[7]_i_3_n_0 ),
        .O(\rResult[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[11]_i_3 
       (.I0(\rResult[29]_i_5_n_0 ),
        .I1(\rResult[11]_i_7_n_0 ),
        .I2(\rResult[28]_i_4_n_0 ),
        .I3(\rResult[12]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[11]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[11]),
        .I2(i__carry__0_i_5_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[11]_i_5 
       (.I0(i__carry__0_i_5_n_0),
        .I1(p_1_out[11]),
        .I2(iROMRData[24]),
        .I3(data0[11]),
        .O(\rResult[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[11]_i_6 
       (.I0(\rResult[6]_i_8_n_0 ),
        .I1(\rResult[15]_i_8_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[6]_i_10_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[15]_i_10_n_0 ),
        .O(\rResult[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[11]_i_7 
       (.I0(\rResult[13]_i_8_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[11]_i_8_n_0 ),
        .O(\rResult[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \rResult[11]_i_8 
       (.I0(i__carry__0_i_8_n_0),
        .I1(i__carry_i_1_n_0),
        .I2(p_1_out[2]),
        .I3(p_1_out[3]),
        .I4(i__carry_i_5_n_0),
        .I5(p_1_out[4]),
        .O(\rResult[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[12]_i_1 
       (.I0(\rResult[12]_i_2_n_0 ),
        .I1(\rResult[12]_i_3_n_0 ),
        .I2(\rResult[12]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[12]_i_5_n_0 ),
        .O(rResult[12]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[12]_i_2 
       (.I0(\rResult[12]_i_6_n_0 ),
        .I1(\rResult[15]_i_4_n_0 ),
        .I2(\rResult[13]_i_6_n_0 ),
        .I3(\rResult[7]_i_3_n_0 ),
        .O(\rResult[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[12]_i_3 
       (.I0(\rResult[28]_i_4_n_0 ),
        .I1(\rResult[13]_i_7_n_0 ),
        .I2(\rResult[29]_i_5_n_0 ),
        .I3(\rResult[12]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[12]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[12]),
        .I2(i__carry__0_i_4_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[12]_i_5 
       (.I0(i__carry__0_i_4_n_0),
        .I1(p_1_out[12]),
        .I2(iROMRData[24]),
        .I3(data0[12]),
        .O(\rResult[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[12]_i_6 
       (.I0(\rResult[8]_i_8_n_0 ),
        .I1(\rResult[16]_i_11_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[8]_i_10_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[18]_i_9_n_0 ),
        .O(\rResult[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[12]_i_7 
       (.I0(\rResult[14]_i_8_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[12]_i_8_n_0 ),
        .O(\rResult[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \rResult[12]_i_8 
       (.I0(i__carry__0_i_7_n_0),
        .I1(i__carry_i_8_n_0),
        .I2(p_1_out[2]),
        .I3(p_1_out[3]),
        .I4(i__carry_i_4_n_0),
        .I5(p_1_out[4]),
        .O(\rResult[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[13]_i_1 
       (.I0(\rResult[13]_i_2_n_0 ),
        .I1(\rResult[13]_i_3_n_0 ),
        .I2(\rResult[13]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[13]_i_5_n_0 ),
        .O(rResult[13]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[13]_i_2 
       (.I0(\rResult[13]_i_6_n_0 ),
        .I1(\rResult[15]_i_4_n_0 ),
        .I2(\rResult[14]_i_6_n_0 ),
        .I3(\rResult[7]_i_3_n_0 ),
        .O(\rResult[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[13]_i_3 
       (.I0(\rResult[28]_i_4_n_0 ),
        .I1(\rResult[14]_i_7_n_0 ),
        .I2(\rResult[29]_i_5_n_0 ),
        .I3(\rResult[13]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[13]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[13]),
        .I2(i__carry__0_i_3_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[13]_i_5 
       (.I0(i__carry__0_i_3_n_0),
        .I1(p_1_out[13]),
        .I2(iROMRData[24]),
        .I3(data0[13]),
        .O(\rResult[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[13]_i_6 
       (.I0(\rResult[6]_i_10_n_0 ),
        .I1(\rResult[15]_i_10_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[15]_i_8_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[15]_i_9_n_0 ),
        .O(\rResult[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rResult[13]_i_7 
       (.I0(\rResult[16]_i_8_n_0 ),
        .I1(p_1_out[2]),
        .I2(\rResult[15]_i_12_n_0 ),
        .I3(p_1_out[1]),
        .I4(\rResult[13]_i_8_n_0 ),
        .O(\rResult[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \rResult[13]_i_8 
       (.I0(i__carry__0_i_6_n_0),
        .I1(i__carry_i_7_n_0),
        .I2(p_1_out[2]),
        .I3(p_1_out[3]),
        .I4(i__carry_i_3_n_0),
        .I5(p_1_out[4]),
        .O(\rResult[13]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[14]_i_1 
       (.I0(\rResult[14]_i_2_n_0 ),
        .I1(\rResult[14]_i_3_n_0 ),
        .I2(\rResult[14]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[14]_i_5_n_0 ),
        .O(rResult[14]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[14]_i_2 
       (.I0(\rResult[14]_i_6_n_0 ),
        .I1(\rResult[15]_i_4_n_0 ),
        .I2(\rResult[15]_i_3_n_0 ),
        .I3(\rResult[7]_i_3_n_0 ),
        .O(\rResult[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[14]_i_3 
       (.I0(\rResult[28]_i_4_n_0 ),
        .I1(\rResult[15]_i_7_n_0 ),
        .I2(\rResult[29]_i_5_n_0 ),
        .I3(\rResult[14]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[14]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[14]),
        .I2(i__carry__0_i_2_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[14]_i_5 
       (.I0(i__carry__0_i_2_n_0),
        .I1(p_1_out[14]),
        .I2(iROMRData[24]),
        .I3(data0[14]),
        .O(\rResult[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[14]_i_6 
       (.I0(\rResult[8]_i_10_n_0 ),
        .I1(\rResult[18]_i_9_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[16]_i_11_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[16]_i_12_n_0 ),
        .O(\rResult[14]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rResult[14]_i_7 
       (.I0(\rResult[20]_i_8_n_0 ),
        .I1(p_1_out[2]),
        .I2(\rResult[16]_i_13_n_0 ),
        .I3(p_1_out[1]),
        .I4(\rResult[14]_i_8_n_0 ),
        .O(\rResult[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \rResult[14]_i_8 
       (.I0(i__carry__0_i_5_n_0),
        .I1(i__carry_i_6_n_0),
        .I2(p_1_out[2]),
        .I3(p_1_out[3]),
        .I4(i__carry_i_2_n_0),
        .I5(p_1_out[4]),
        .O(\rResult[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[15]_i_1 
       (.I0(\rResult[15]_i_2_n_0 ),
        .I1(\rResult[15]_i_3_n_0 ),
        .I2(\rResult[15]_i_4_n_0 ),
        .I3(\rResult[15]_i_5_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[15]_i_6_n_0 ),
        .O(rResult[15]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[15]_i_10 
       (.I0(i__carry__1_i_7_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry__2_i_6_n_0),
        .O(\rResult[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[15]_i_11 
       (.I0(i__carry__1_i_3_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry__2_i_2_n_0),
        .O(\rResult[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[15]_i_12 
       (.I0(i__carry__0_i_8_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_1_n_0),
        .O(\rResult[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCCCDCFCDFCCDFFCD)) 
    \rResult[15]_i_2 
       (.I0(\rResult[16]_i_7_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(iROMRData[23]),
        .I3(i__carry_i_42_n_0),
        .I4(\rResult[15]_i_7_n_0 ),
        .I5(\rResult[16]_i_6_n_0 ),
        .O(\rResult[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[15]_i_3 
       (.I0(\rResult[15]_i_8_n_0 ),
        .I1(\rResult[15]_i_9_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[15]_i_10_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[15]_i_11_n_0 ),
        .O(\rResult[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rResult[15]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry_i_42_n_0),
        .O(\rResult[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[15]_i_5 
       (.I0(iROMRData[23]),
        .I1(p_1_out[15]),
        .I2(i__carry__0_i_1_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[15]_i_6 
       (.I0(i__carry__0_i_1_n_0),
        .I1(p_1_out[15]),
        .I2(iROMRData[24]),
        .I3(data0[15]),
        .O(\rResult[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[15]_i_7 
       (.I0(\rResult[16]_i_9_n_0 ),
        .I1(\rResult[16]_i_10_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[16]_i_8_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[15]_i_12_n_0 ),
        .O(\rResult[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[15]_i_8 
       (.I0(i__carry__0_i_1_n_0),
        .I1(rCmpResult0_carry__2_i_1_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__1_i_1_n_0),
        .O(\rResult[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[15]_i_9 
       (.I0(i__carry__1_i_5_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry__2_i_4_n_0),
        .O(\rResult[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBABBFFFFBABB0000)) 
    \rResult[16]_i_1 
       (.I0(\rResult[16]_i_2_n_0 ),
        .I1(\rResult[16]_i_3_n_0 ),
        .I2(\rResult[16]_i_4_n_0 ),
        .I3(\rResult[28]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[16]_i_5_n_0 ),
        .O(rResult[16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[16]_i_10 
       (.I0(i__carry__0_i_6_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_7_n_0),
        .O(\rResult[16]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[16]_i_11 
       (.I0(i__carry__1_i_8_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry__2_i_7_n_0),
        .O(\rResult[16]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[16]_i_12 
       (.I0(i__carry__1_i_4_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry__2_i_3_n_0),
        .O(\rResult[16]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[16]_i_13 
       (.I0(i__carry__0_i_7_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_8_n_0),
        .O(\rResult[16]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[16]_i_2 
       (.I0(iROMRData[23]),
        .I1(i__carry__1_i_8_n_0),
        .I2(i__carry__1_i_40_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDCCCDFCCDCFCDFFC)) 
    \rResult[16]_i_3 
       (.I0(\rResult[17]_i_6_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(i__carry_i_42_n_0),
        .I3(iROMRData[23]),
        .I4(\rResult[16]_i_6_n_0 ),
        .I5(\rResult[16]_i_7_n_0 ),
        .O(\rResult[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[16]_i_4 
       (.I0(\rResult[23]_i_8_n_0 ),
        .I1(\rResult[16]_i_8_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[16]_i_9_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[16]_i_10_n_0 ),
        .O(\rResult[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[16]_i_5 
       (.I0(i__carry__1_i_40_n_0),
        .I1(i__carry__1_i_8_n_0),
        .I2(iROMRData[24]),
        .I3(data0[16]),
        .O(\rResult[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[16]_i_6 
       (.I0(\rResult[16]_i_11_n_0 ),
        .I1(\rResult[16]_i_12_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[18]_i_9_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[18]_i_10_n_0 ),
        .O(\rResult[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[16]_i_7 
       (.I0(\rResult[22]_i_8_n_0 ),
        .I1(\rResult[18]_i_8_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[20]_i_8_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[16]_i_13_n_0 ),
        .O(\rResult[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[16]_i_8 
       (.I0(i__carry__0_i_4_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_5_n_0),
        .O(\rResult[16]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[16]_i_9 
       (.I0(i__carry__0_i_2_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_3_n_0),
        .O(\rResult[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[17]_i_1 
       (.I0(\rResult[17]_i_2_n_0 ),
        .I1(\rResult[17]_i_3_n_0 ),
        .I2(\rResult[17]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[17]_i_5_n_0 ),
        .O(rResult[17]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[17]_i_2 
       (.I0(\rResult[16]_i_4_n_0 ),
        .I1(\rResult[29]_i_5_n_0 ),
        .I2(\rResult[18]_i_6_n_0 ),
        .I3(\rResult[28]_i_4_n_0 ),
        .O(\rResult[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[17]_i_3 
       (.I0(\rResult[7]_i_3_n_0 ),
        .I1(\rResult[18]_i_7_n_0 ),
        .I2(\rResult[15]_i_4_n_0 ),
        .I3(\rResult[17]_i_6_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[17]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[17]),
        .I2(i__carry__1_i_7_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[17]_i_5 
       (.I0(i__carry__1_i_7_n_0),
        .I1(p_1_out[17]),
        .I2(iROMRData[24]),
        .I3(data0[17]),
        .O(\rResult[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[17]_i_6 
       (.I0(\rResult[15]_i_10_n_0 ),
        .I1(\rResult[15]_i_11_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[15]_i_9_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[19]_i_8_n_0 ),
        .O(\rResult[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[18]_i_1 
       (.I0(\rResult[18]_i_2_n_0 ),
        .I1(\rResult[18]_i_3_n_0 ),
        .I2(\rResult[18]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[18]_i_5_n_0 ),
        .O(rResult[18]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[18]_i_10 
       (.I0(i__carry__1_i_2_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry__2_i_1_n_0),
        .O(\rResult[18]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[18]_i_2 
       (.I0(\rResult[18]_i_6_n_0 ),
        .I1(\rResult[29]_i_5_n_0 ),
        .I2(\rResult[19]_i_6_n_0 ),
        .I3(\rResult[28]_i_4_n_0 ),
        .O(\rResult[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[18]_i_3 
       (.I0(\rResult[7]_i_3_n_0 ),
        .I1(\rResult[19]_i_7_n_0 ),
        .I2(\rResult[15]_i_4_n_0 ),
        .I3(\rResult[18]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[18]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry__1_i_6_n_0),
        .I2(i__carry__1_i_38_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[18]_i_5 
       (.I0(i__carry__1_i_38_n_0),
        .I1(i__carry__1_i_6_n_0),
        .I2(iROMRData[24]),
        .I3(data0[18]),
        .O(\rResult[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[18]_i_6 
       (.I0(\rResult[24]_i_7_n_0 ),
        .I1(\rResult[20]_i_8_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[22]_i_8_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[18]_i_8_n_0 ),
        .O(\rResult[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rResult[18]_i_7 
       (.I0(\rResult[18]_i_9_n_0 ),
        .I1(p_1_out[2]),
        .I2(\rResult[18]_i_10_n_0 ),
        .I3(p_1_out[1]),
        .I4(\rResult[20]_i_9_n_0 ),
        .O(\rResult[18]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[18]_i_8 
       (.I0(i__carry__0_i_5_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_6_n_0),
        .O(\rResult[18]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[18]_i_9 
       (.I0(i__carry__1_i_6_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry__2_i_5_n_0),
        .O(\rResult[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[19]_i_1 
       (.I0(\rResult[19]_i_2_n_0 ),
        .I1(\rResult[19]_i_3_n_0 ),
        .I2(\rResult[19]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[19]_i_5_n_0 ),
        .O(rResult[19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[19]_i_2 
       (.I0(\rResult[20]_i_6_n_0 ),
        .I1(\rResult[28]_i_4_n_0 ),
        .I2(\rResult[19]_i_6_n_0 ),
        .I3(\rResult[29]_i_5_n_0 ),
        .O(\rResult[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[19]_i_3 
       (.I0(\rResult[7]_i_3_n_0 ),
        .I1(\rResult[20]_i_7_n_0 ),
        .I2(\rResult[15]_i_4_n_0 ),
        .I3(\rResult[19]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[19]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry__1_i_37_n_0),
        .I2(i__carry__1_i_5_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[19]_i_5 
       (.I0(i__carry__1_i_37_n_0),
        .I1(i__carry__1_i_5_n_0),
        .I2(iROMRData[24]),
        .I3(data0[19]),
        .O(\rResult[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[19]_i_6 
       (.I0(\rResult[23]_i_7_n_0 ),
        .I1(\rResult[16]_i_9_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[23]_i_8_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[16]_i_8_n_0 ),
        .O(\rResult[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rResult[19]_i_7 
       (.I0(\rResult[15]_i_9_n_0 ),
        .I1(p_1_out[2]),
        .I2(\rResult[19]_i_8_n_0 ),
        .I3(p_1_out[1]),
        .I4(\rResult[21]_i_8_n_0 ),
        .O(\rResult[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hB800)) 
    \rResult[19]_i_8 
       (.I0(i__carry__1_i_1_n_0),
        .I1(p_1_out[3]),
        .I2(rCmpResult0_carry__2_i_1_n_0),
        .I3(p_1_out[4]),
        .O(\rResult[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[1]_i_1 
       (.I0(\rResult[1]_i_2_n_0 ),
        .I1(\rResult[2]_i_3_n_0 ),
        .I2(\rResult[7]_i_3_n_0 ),
        .I3(\rResult[1]_i_3_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[1]_i_4_n_0 ),
        .O(rResult[1]));
  LUT6 #(
    .INIT(64'hCDFCCDCCCDFFCDCF)) 
    \rResult[1]_i_2 
       (.I0(\rResult[1]_i_5_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(i__carry_i_42_n_0),
        .I3(iROMRData[23]),
        .I4(\rResult[1]_i_6_n_0 ),
        .I5(\rResult[2]_i_6_n_0 ),
        .O(\rResult[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[1]_i_3 
       (.I0(iROMRData[23]),
        .I1(p_1_out[1]),
        .I2(i__carry_i_8_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[1]_i_4 
       (.I0(i__carry_i_8_n_0),
        .I1(p_1_out[1]),
        .I2(iROMRData[24]),
        .I3(data0[1]),
        .O(\rResult[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[1]_i_5 
       (.I0(\rResult[1]_i_7_n_0 ),
        .I1(\rResult[4]_i_7_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[3]_i_9_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[6]_i_7_n_0 ),
        .O(\rResult[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rResult[1]_i_6 
       (.I0(p_1_out[1]),
        .I1(p_1_out[3]),
        .I2(i__carry_i_1_n_0),
        .I3(p_1_out[4]),
        .I4(p_1_out[2]),
        .O(\rResult[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[1]_i_7 
       (.I0(i__carry_i_8_n_0),
        .I1(i__carry__1_i_7_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__0_i_7_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry__2_i_6_n_0),
        .O(\rResult[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[20]_i_1 
       (.I0(\rResult[20]_i_2_n_0 ),
        .I1(\rResult[20]_i_3_n_0 ),
        .I2(\rResult[20]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[20]_i_5_n_0 ),
        .O(rResult[20]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[20]_i_2 
       (.I0(\rResult[20]_i_6_n_0 ),
        .I1(\rResult[29]_i_5_n_0 ),
        .I2(\rResult[21]_i_6_n_0 ),
        .I3(\rResult[28]_i_4_n_0 ),
        .O(\rResult[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[20]_i_3 
       (.I0(\rResult[15]_i_4_n_0 ),
        .I1(\rResult[20]_i_7_n_0 ),
        .I2(\rResult[7]_i_3_n_0 ),
        .I3(\rResult[21]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[20]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[20]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry__1_i_4_n_0),
        .I2(i__carry__1_i_36_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[20]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[20]_i_5 
       (.I0(i__carry__1_i_36_n_0),
        .I1(i__carry__1_i_4_n_0),
        .I2(iROMRData[24]),
        .I3(data0[20]),
        .O(\rResult[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[20]_i_6 
       (.I0(\rResult[25]_i_11_n_0 ),
        .I1(\rResult[22]_i_8_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[24]_i_7_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[20]_i_8_n_0 ),
        .O(\rResult[20]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[20]_i_7 
       (.I0(\rResult[20]_i_9_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[22]_i_9_n_0 ),
        .O(\rResult[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[20]_i_8 
       (.I0(i__carry__0_i_3_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_4_n_0),
        .O(\rResult[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \rResult[20]_i_9 
       (.I0(i__carry__1_i_4_n_0),
        .I1(i__carry__2_i_3_n_0),
        .I2(p_1_out[2]),
        .I3(i__carry__2_i_7_n_0),
        .I4(p_1_out[4]),
        .I5(p_1_out[3]),
        .O(\rResult[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[21]_i_1 
       (.I0(\rResult[21]_i_2_n_0 ),
        .I1(\rResult[21]_i_3_n_0 ),
        .I2(\rResult[21]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[21]_i_5_n_0 ),
        .O(rResult[21]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[21]_i_2 
       (.I0(\rResult[21]_i_6_n_0 ),
        .I1(\rResult[29]_i_5_n_0 ),
        .I2(\rResult[22]_i_6_n_0 ),
        .I3(\rResult[28]_i_4_n_0 ),
        .O(\rResult[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[21]_i_3 
       (.I0(\rResult[7]_i_3_n_0 ),
        .I1(\rResult[22]_i_7_n_0 ),
        .I2(\rResult[15]_i_4_n_0 ),
        .I3(\rResult[21]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[21]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[21]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry__1_i_35_n_0),
        .I2(i__carry__1_i_3_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[21]_i_5 
       (.I0(i__carry__1_i_35_n_0),
        .I1(i__carry__1_i_3_n_0),
        .I2(iROMRData[24]),
        .I3(data0[21]),
        .O(\rResult[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[21]_i_6 
       (.I0(\rResult[27]_i_7_n_0 ),
        .I1(\rResult[23]_i_8_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[23]_i_7_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[16]_i_9_n_0 ),
        .O(\rResult[21]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[21]_i_7 
       (.I0(\rResult[21]_i_8_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[23]_i_9_n_0 ),
        .O(\rResult[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \rResult[21]_i_8 
       (.I0(i__carry__1_i_3_n_0),
        .I1(i__carry__2_i_2_n_0),
        .I2(p_1_out[2]),
        .I3(p_1_out[3]),
        .I4(i__carry__2_i_6_n_0),
        .I5(p_1_out[4]),
        .O(\rResult[21]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[22]_i_1 
       (.I0(\rResult[22]_i_2_n_0 ),
        .I1(\rResult[22]_i_3_n_0 ),
        .I2(\rResult[22]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[22]_i_5_n_0 ),
        .O(rResult[22]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[22]_i_2 
       (.I0(\rResult[22]_i_6_n_0 ),
        .I1(\rResult[29]_i_5_n_0 ),
        .I2(\rResult[23]_i_4_n_0 ),
        .I3(\rResult[28]_i_4_n_0 ),
        .O(\rResult[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[22]_i_3 
       (.I0(\rResult[7]_i_3_n_0 ),
        .I1(\rResult[23]_i_6_n_0 ),
        .I2(\rResult[15]_i_4_n_0 ),
        .I3(\rResult[22]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[22]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry__1_i_34_n_0),
        .I2(i__carry__1_i_2_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[22]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[22]_i_5 
       (.I0(i__carry__1_i_34_n_0),
        .I1(i__carry__1_i_2_n_0),
        .I2(iROMRData[24]),
        .I3(data0[22]),
        .O(\rResult[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[22]_i_6 
       (.I0(\rResult[25]_i_9_n_0 ),
        .I1(\rResult[24]_i_7_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[25]_i_11_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[22]_i_8_n_0 ),
        .O(\rResult[22]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[22]_i_7 
       (.I0(\rResult[22]_i_9_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[24]_i_8_n_0 ),
        .O(\rResult[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \rResult[22]_i_8 
       (.I0(i__carry__0_i_1_n_0),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_2_n_0),
        .O(\rResult[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA00000C0C00000)) 
    \rResult[22]_i_9 
       (.I0(i__carry__1_i_2_n_0),
        .I1(i__carry__2_i_1_n_0),
        .I2(p_1_out[2]),
        .I3(i__carry__2_i_5_n_0),
        .I4(p_1_out[4]),
        .I5(p_1_out[3]),
        .O(\rResult[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBABBFFFFBABB0000)) 
    \rResult[23]_i_1 
       (.I0(\rResult[23]_i_2_n_0 ),
        .I1(\rResult[23]_i_3_n_0 ),
        .I2(\rResult[23]_i_4_n_0 ),
        .I3(\rResult[29]_i_5_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[23]_i_5_n_0 ),
        .O(rResult[23]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[23]_i_2 
       (.I0(iROMRData[23]),
        .I1(i__carry__1_i_33_n_0),
        .I2(i__carry__1_i_1_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCCCCDDCFFFCCDD)) 
    \rResult[23]_i_3 
       (.I0(\rResult[24]_i_3_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[24]_i_6_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .I5(\rResult[23]_i_6_n_0 ),
        .O(\rResult[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[23]_i_4 
       (.I0(\rResult[29]_i_10_n_0 ),
        .I1(\rResult[23]_i_7_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[27]_i_7_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[23]_i_8_n_0 ),
        .O(\rResult[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[23]_i_5 
       (.I0(i__carry__1_i_33_n_0),
        .I1(i__carry__1_i_1_n_0),
        .I2(iROMRData[24]),
        .I3(data0[23]),
        .O(\rResult[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[23]_i_6 
       (.I0(\rResult[23]_i_9_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[25]_i_12_n_0 ),
        .O(\rResult[23]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[23]_i_7 
       (.I0(i__carry__1_i_6_n_0),
        .I1(i__carry_i_7_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__0_i_6_n_0),
        .O(\rResult[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[23]_i_8 
       (.I0(i__carry__1_i_8_n_0),
        .I1(i__carry_i_1_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__0_i_8_n_0),
        .O(\rResult[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C000000000)) 
    \rResult[23]_i_9 
       (.I0(i__carry__1_i_1_n_0),
        .I1(rCmpResult0_carry__2_i_1_n_0),
        .I2(p_1_out[2]),
        .I3(p_1_out[3]),
        .I4(i__carry__2_i_4_n_0),
        .I5(p_1_out[4]),
        .O(\rResult[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[24]_i_1 
       (.I0(\rResult[24]_i_2_n_0 ),
        .I1(\rResult[24]_i_3_n_0 ),
        .I2(\rResult[29]_i_5_n_0 ),
        .I3(\rResult[24]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[24]_i_5_n_0 ),
        .O(rResult[24]));
  LUT6 #(
    .INIT(64'hCFCCCCDDCFFFCCDD)) 
    \rResult[24]_i_2 
       (.I0(\rResult[25]_i_6_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[25]_i_7_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .I5(\rResult[24]_i_6_n_0 ),
        .O(\rResult[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[24]_i_3 
       (.I0(\rResult[25]_i_10_n_0 ),
        .I1(\rResult[25]_i_11_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[25]_i_9_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[24]_i_7_n_0 ),
        .O(\rResult[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[24]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry__2_i_37_n_0),
        .I2(i__carry__2_i_7_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[24]_i_5 
       (.I0(i__carry__2_i_7_n_0),
        .I1(i__carry__2_i_37_n_0),
        .I2(iROMRData[24]),
        .I3(data0[24]),
        .O(\rResult[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[24]_i_6 
       (.I0(\rResult[24]_i_8_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[26]_i_6_n_0 ),
        .O(\rResult[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[24]_i_7 
       (.I0(i__carry__1_i_7_n_0),
        .I1(i__carry_i_8_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__0_i_7_n_0),
        .O(\rResult[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \rResult[24]_i_8 
       (.I0(i__carry__2_i_7_n_0),
        .I1(p_1_out[2]),
        .I2(p_1_out[3]),
        .I3(i__carry__2_i_3_n_0),
        .I4(p_1_out[4]),
        .O(\rResult[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[25]_i_1 
       (.I0(\rResult[25]_i_2_n_0 ),
        .I1(\rResult[25]_i_3_n_0 ),
        .I2(\rResult[28]_i_4_n_0 ),
        .I3(\rResult[25]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[25]_i_5_n_0 ),
        .O(rResult[25]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[25]_i_10 
       (.I0(i__carry__1_i_1_n_0),
        .I1(i__carry_i_2_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__0_i_1_n_0),
        .O(\rResult[25]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[25]_i_11 
       (.I0(i__carry__1_i_5_n_0),
        .I1(i__carry_i_6_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__0_i_5_n_0),
        .O(\rResult[25]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \rResult[25]_i_12 
       (.I0(i__carry__2_i_6_n_0),
        .I1(p_1_out[2]),
        .I2(i__carry__2_i_2_n_0),
        .I3(p_1_out[4]),
        .I4(p_1_out[3]),
        .O(\rResult[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hCFCCDDCCCFFFDDCC)) 
    \rResult[25]_i_2 
       (.I0(\rResult[25]_i_6_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[26]_i_5_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .I5(\rResult[25]_i_7_n_0 ),
        .O(\rResult[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[25]_i_3 
       (.I0(\rResult[25]_i_8_n_0 ),
        .I1(\rResult[25]_i_9_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[25]_i_10_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[25]_i_11_n_0 ),
        .O(\rResult[25]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[25]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry__2_i_36_n_0),
        .I2(i__carry__2_i_6_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[25]_i_5 
       (.I0(i__carry__2_i_6_n_0),
        .I1(i__carry__2_i_36_n_0),
        .I2(iROMRData[24]),
        .I3(data0[25]),
        .O(\rResult[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[25]_i_6 
       (.I0(\rResult[29]_i_12_n_0 ),
        .I1(\rResult[27]_i_7_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[29]_i_10_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[23]_i_7_n_0 ),
        .O(\rResult[25]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[25]_i_7 
       (.I0(\rResult[25]_i_12_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[27]_i_8_n_0 ),
        .O(\rResult[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[25]_i_8 
       (.I0(i__carry__2_i_6_n_0),
        .I1(i__carry__0_i_7_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__1_i_7_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry_i_8_n_0),
        .O(\rResult[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[25]_i_9 
       (.I0(i__carry__1_i_3_n_0),
        .I1(i__carry_i_4_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__0_i_3_n_0),
        .O(\rResult[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBABBFFFFBABB0000)) 
    \rResult[26]_i_1 
       (.I0(\rResult[26]_i_2_n_0 ),
        .I1(\rResult[26]_i_3_n_0 ),
        .I2(\rResult[27]_i_3_n_0 ),
        .I3(\rResult[28]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[26]_i_4_n_0 ),
        .O(rResult[26]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[26]_i_2 
       (.I0(iROMRData[23]),
        .I1(i__carry__2_i_35_n_0),
        .I2(i__carry__2_i_5_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCDDCFCCFFDDCFCC)) 
    \rResult[26]_i_3 
       (.I0(\rResult[25]_i_3_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[26]_i_5_n_0 ),
        .I3(iROMRData[23]),
        .I4(i__carry_i_42_n_0),
        .I5(\rResult[27]_i_6_n_0 ),
        .O(\rResult[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[26]_i_4 
       (.I0(i__carry__2_i_5_n_0),
        .I1(i__carry__2_i_35_n_0),
        .I2(iROMRData[24]),
        .I3(data0[26]),
        .O(\rResult[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \rResult[26]_i_5 
       (.I0(\rResult[26]_i_6_n_0 ),
        .I1(p_1_out[1]),
        .I2(p_1_out[4]),
        .I3(i__carry__2_i_3_n_0),
        .I4(p_1_out[3]),
        .I5(p_1_out[2]),
        .O(\rResult[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \rResult[26]_i_6 
       (.I0(i__carry__2_i_5_n_0),
        .I1(p_1_out[2]),
        .I2(p_1_out[3]),
        .I3(i__carry__2_i_1_n_0),
        .I4(p_1_out[4]),
        .O(\rResult[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[27]_i_1 
       (.I0(\rResult[27]_i_2_n_0 ),
        .I1(\rResult[27]_i_3_n_0 ),
        .I2(\rResult[29]_i_5_n_0 ),
        .I3(\rResult[27]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[27]_i_5_n_0 ),
        .O(rResult[27]));
  LUT6 #(
    .INIT(64'hCFCCCCDDCFFFCCDD)) 
    \rResult[27]_i_2 
       (.I0(\rResult[28]_i_6_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[28]_i_7_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .I5(\rResult[27]_i_6_n_0 ),
        .O(\rResult[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rResult[27]_i_3 
       (.I0(\rResult[29]_i_9_n_0 ),
        .I1(p_1_out[2]),
        .I2(\rResult[29]_i_10_n_0 ),
        .I3(\rResult[29]_i_12_n_0 ),
        .I4(\rResult[27]_i_7_n_0 ),
        .I5(p_1_out[1]),
        .O(\rResult[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[27]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry__2_i_34_n_0),
        .I2(i__carry__2_i_4_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[27]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[27]_i_5 
       (.I0(i__carry__2_i_4_n_0),
        .I1(i__carry__2_i_34_n_0),
        .I2(iROMRData[24]),
        .I3(data0[27]),
        .O(\rResult[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \rResult[27]_i_6 
       (.I0(\rResult[27]_i_8_n_0 ),
        .I1(p_1_out[1]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__2_i_2_n_0),
        .I5(p_1_out[2]),
        .O(\rResult[27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[27]_i_7 
       (.I0(i__carry__1_i_4_n_0),
        .I1(i__carry_i_5_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__0_i_4_n_0),
        .O(\rResult[27]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB0008000)) 
    \rResult[27]_i_8 
       (.I0(i__carry__2_i_4_n_0),
        .I1(p_1_out[2]),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(rCmpResult0_carry__2_i_1_n_0),
        .O(\rResult[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBABBFFFFBABB0000)) 
    \rResult[28]_i_1 
       (.I0(\rResult[28]_i_2_n_0 ),
        .I1(\rResult[28]_i_3_n_0 ),
        .I2(\rResult[29]_i_4_n_0 ),
        .I3(\rResult[28]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[28]_i_5_n_0 ),
        .O(rResult[28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[28]_i_2 
       (.I0(iROMRData[23]),
        .I1(i__carry__2_i_33_n_0),
        .I2(i__carry__2_i_3_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCDDCFCCFFDDCFCC)) 
    \rResult[28]_i_3 
       (.I0(\rResult[28]_i_6_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[28]_i_7_n_0 ),
        .I3(iROMRData[23]),
        .I4(i__carry_i_42_n_0),
        .I5(\rResult[29]_i_8_n_0 ),
        .O(\rResult[28]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rResult[28]_i_4 
       (.I0(iROMRData[23]),
        .I1(i__carry_i_42_n_0),
        .O(\rResult[28]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[28]_i_5 
       (.I0(i__carry__2_i_33_n_0),
        .I1(i__carry__2_i_3_n_0),
        .I2(iROMRData[24]),
        .I3(data0[28]),
        .O(\rResult[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[28]_i_6 
       (.I0(\rResult[31]_i_12_n_0 ),
        .I1(\rResult[25]_i_10_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[25]_i_8_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[25]_i_9_n_0 ),
        .O(\rResult[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB000800000000000)) 
    \rResult[28]_i_7 
       (.I0(i__carry__2_i_3_n_0),
        .I1(p_1_out[1]),
        .I2(p_1_out[2]),
        .I3(p_1_out[4]),
        .I4(i__carry__2_i_1_n_0),
        .I5(p_1_out[3]),
        .O(\rResult[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBABBFFFFBABB0000)) 
    \rResult[29]_i_1 
       (.I0(\rResult[29]_i_2_n_0 ),
        .I1(\rResult[29]_i_3_n_0 ),
        .I2(\rResult[29]_i_4_n_0 ),
        .I3(\rResult[29]_i_5_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[29]_i_6_n_0 ),
        .O(rResult[29]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[29]_i_10 
       (.I0(i__carry__1_i_2_n_0),
        .I1(i__carry_i_3_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__0_i_2_n_0),
        .O(\rResult[29]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[29]_i_11 
       (.I0(i__carry__2_i_3_n_0),
        .I1(i__carry__0_i_4_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__1_i_4_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry_i_5_n_0),
        .O(\rResult[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[29]_i_12 
       (.I0(i__carry__2_i_7_n_0),
        .I1(i__carry__0_i_8_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__1_i_8_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry_i_1_n_0),
        .O(\rResult[29]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[29]_i_2 
       (.I0(iROMRData[23]),
        .I1(i__carry__2_i_32_n_0),
        .I2(i__carry__2_i_2_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCCCCEECFFFCCEE)) 
    \rResult[29]_i_3 
       (.I0(\rResult[30]_i_5_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[29]_i_7_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .I5(\rResult[29]_i_8_n_0 ),
        .O(\rResult[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \rResult[29]_i_4 
       (.I0(\rResult[29]_i_9_n_0 ),
        .I1(p_1_out[2]),
        .I2(\rResult[29]_i_10_n_0 ),
        .I3(\rResult[29]_i_11_n_0 ),
        .I4(\rResult[29]_i_12_n_0 ),
        .I5(p_1_out[1]),
        .O(\rResult[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rResult[29]_i_5 
       (.I0(i__carry_i_42_n_0),
        .I1(iROMRData[23]),
        .O(\rResult[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[29]_i_6 
       (.I0(i__carry__2_i_2_n_0),
        .I1(i__carry__2_i_32_n_0),
        .I2(iROMRData[24]),
        .I3(data0[29]),
        .O(\rResult[29]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rResult[29]_i_7 
       (.I0(p_1_out[3]),
        .I1(i__carry__2_i_1_n_0),
        .I2(p_1_out[4]),
        .I3(p_1_out[2]),
        .I4(p_1_out[1]),
        .O(\rResult[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB080000000000000)) 
    \rResult[29]_i_8 
       (.I0(i__carry__2_i_2_n_0),
        .I1(p_1_out[1]),
        .I2(p_1_out[2]),
        .I3(rCmpResult0_carry__2_i_1_n_0),
        .I4(p_1_out[4]),
        .I5(p_1_out[3]),
        .O(\rResult[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[29]_i_9 
       (.I0(i__carry__2_i_5_n_0),
        .I1(i__carry__0_i_6_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__1_i_6_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry_i_7_n_0),
        .O(\rResult[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[2]_i_1 
       (.I0(\rResult[2]_i_2_n_0 ),
        .I1(\rResult[2]_i_3_n_0 ),
        .I2(\rResult[15]_i_4_n_0 ),
        .I3(\rResult[2]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[2]_i_5_n_0 ),
        .O(rResult[2]));
  LUT6 #(
    .INIT(64'hDDCCCFCCDDCCCFFF)) 
    \rResult[2]_i_2 
       (.I0(\rResult[3]_i_6_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[2]_i_6_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .I5(\rResult[3]_i_7_n_0 ),
        .O(\rResult[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF003A3A)) 
    \rResult[2]_i_3 
       (.I0(\rResult[8]_i_7_n_0 ),
        .I1(\rResult[3]_i_8_n_0 ),
        .I2(p_1_out[2]),
        .I3(\rResult[2]_i_7_n_0 ),
        .I4(p_1_out[1]),
        .O(\rResult[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[2]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[2]),
        .I2(i__carry_i_7_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[2]_i_5 
       (.I0(i__carry_i_7_n_0),
        .I1(p_1_out[2]),
        .I2(iROMRData[24]),
        .I3(data0[2]),
        .O(\rResult[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \rResult[2]_i_6 
       (.I0(p_1_out[3]),
        .I1(i__carry_i_8_n_0),
        .I2(p_1_out[4]),
        .I3(p_1_out[2]),
        .I4(p_1_out[1]),
        .O(\rResult[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[2]_i_7 
       (.I0(\rResult[2]_i_8_n_0 ),
        .I1(p_1_out[2]),
        .I2(\rResult[5]_i_7_n_0 ),
        .O(\rResult[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[2]_i_8 
       (.I0(i__carry_i_7_n_0),
        .I1(i__carry__1_i_6_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__0_i_6_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry__2_i_5_n_0),
        .O(\rResult[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \rResult[30]_i_1 
       (.I0(\rResult[30]_i_2_n_0 ),
        .I1(\rResult[30]_i_3_n_0 ),
        .I2(iROMRData[25]),
        .I3(\rResult[30]_i_4_n_0 ),
        .I4(iROMRData[24]),
        .I5(data0[30]),
        .O(rResult[30]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rResult[30]_i_10 
       (.I0(i__carry__1_i_40_n_0),
        .I1(\rResult[31]_i_10_n_0 ),
        .I2(i__carry__1_i_36_n_0),
        .I3(i__carry__1_i_34_n_0),
        .O(\rResult[30]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rResult[30]_i_11 
       (.I0(p_1_out[9]),
        .I1(p_1_out[10]),
        .I2(p_1_out[13]),
        .I3(p_1_out[15]),
        .O(\rResult[30]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \rResult[30]_i_12 
       (.I0(iROMRData[24]),
        .I1(i__carry__2_i_34_n_0),
        .I2(p_1_out[8]),
        .I3(p_1_out[11]),
        .I4(p_1_out[14]),
        .O(\rResult[30]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rResult[30]_i_13 
       (.I0(p_1_out[5]),
        .I1(p_1_out[12]),
        .I2(p_1_out[6]),
        .I3(p_1_out[7]),
        .O(\rResult[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF0A0F0F0F0A0C0C0)) 
    \rResult[30]_i_14 
       (.I0(i__carry__2_i_39_n_0),
        .I1(i__carry__2_i_38_n_0),
        .I2(\rResult[31]_i_25_n_0 ),
        .I3(i__carry__1_i_46_n_0),
        .I4(iROMRData[21]),
        .I5(i__carry__1_i_45_n_0),
        .O(\rResult[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007707)) 
    \rResult[30]_i_2 
       (.I0(\rResult[30]_i_5_n_0 ),
        .I1(\rResult[29]_i_5_n_0 ),
        .I2(\rResult[28]_i_4_n_0 ),
        .I3(\rResult[31]_i_8_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .I5(\rResult[30]_i_7_n_0 ),
        .O(\rResult[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h007C)) 
    \rResult[30]_i_3 
       (.I0(iROMRData[23]),
        .I1(i__carry__2_i_31_n_0),
        .I2(i__carry__2_i_1_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rResult[30]_i_4 
       (.I0(i__carry__2_i_1_n_0),
        .I1(i__carry__2_i_31_n_0),
        .O(\rResult[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h05F5030305F5F3F3)) 
    \rResult[30]_i_5 
       (.I0(\rResult[31]_i_12_n_0 ),
        .I1(\rResult[25]_i_10_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[31]_i_13_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[25]_i_8_n_0 ),
        .O(\rResult[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rResult[30]_i_6 
       (.I0(\rResult[30]_i_8_n_0 ),
        .I1(\rResult[30]_i_9_n_0 ),
        .I2(\rResult[30]_i_10_n_0 ),
        .I3(\rResult[30]_i_11_n_0 ),
        .I4(\rResult[30]_i_12_n_0 ),
        .I5(\rResult[30]_i_13_n_0 ),
        .O(\rResult[30]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \rResult[30]_i_7 
       (.I0(\rResult[7]_i_3_n_0 ),
        .I1(\rResult[31]_i_6_n_0 ),
        .I2(\rResult[29]_i_7_n_0 ),
        .I3(\rResult[15]_i_4_n_0 ),
        .O(\rResult[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rResult[30]_i_8 
       (.I0(i__carry__2_i_35_n_0),
        .I1(i__carry__1_i_33_n_0),
        .I2(i__carry__1_i_37_n_0),
        .I3(\rResult[30]_i_14_n_0 ),
        .I4(i__carry__2_i_32_n_0),
        .I5(i__carry__2_i_36_n_0),
        .O(\rResult[30]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rResult[30]_i_9 
       (.I0(p_1_out[17]),
        .I1(i__carry__1_i_38_n_0),
        .I2(i__carry__2_i_37_n_0),
        .I3(i__carry__2_i_33_n_0),
        .O(\rResult[30]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \rResult[31]_i_1 
       (.I0(iROMRData[25]),
        .I1(iROMRData[24]),
        .I2(iROMRData[23]),
        .I3(\FSM_onehot_rCurState_reg[3] [2]),
        .I4(iROMRData[28]),
        .O(\rResult[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE2E2E200)) 
    \rResult[31]_i_10 
       (.I0(\rResult[31]_i_21_n_0 ),
        .I1(iROMRData[21]),
        .I2(\rResult[31]_i_22_n_0 ),
        .I3(iROMRData[27]),
        .I4(iROMRData[28]),
        .O(\rResult[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[31]_i_11 
       (.I0(rCmpResult0_carry__2_i_1_n_0),
        .I1(i__carry__0_i_1_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__1_i_1_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry_i_2_n_0),
        .O(\rResult[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[31]_i_12 
       (.I0(i__carry__2_i_4_n_0),
        .I1(i__carry__0_i_5_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__1_i_5_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry_i_6_n_0),
        .O(\rResult[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[31]_i_13 
       (.I0(i__carry__2_i_2_n_0),
        .I1(i__carry__0_i_3_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__1_i_3_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry_i_4_n_0),
        .O(\rResult[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[31]_i_14 
       (.I0(i__carry__2_i_1_n_0),
        .I1(i__carry__0_i_2_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__1_i_2_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry_i_3_n_0),
        .O(\rResult[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \rResult[31]_i_15 
       (.I0(i__carry__1_i_40_n_0),
        .I1(p_1_out[15]),
        .I2(p_1_out[14]),
        .I3(p_1_out[13]),
        .I4(\rResult[31]_i_23_n_0 ),
        .I5(\rResult[31]_i_24_n_0 ),
        .O(\rResult[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \rResult[31]_i_16 
       (.I0(p_1_out[5]),
        .I1(p_1_out[6]),
        .I2(p_1_out[7]),
        .I3(p_1_out[8]),
        .O(\rResult[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rResult[31]_i_17 
       (.I0(p_1_out[9]),
        .I1(p_1_out[10]),
        .I2(p_1_out[11]),
        .I3(p_1_out[12]),
        .O(\rResult[31]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rResult[31]_i_18 
       (.I0(\rResult[31]_i_10_n_0 ),
        .I1(i__carry__2_i_32_n_0),
        .I2(i__carry__2_i_31_n_0),
        .O(\rResult[31]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rResult[31]_i_19 
       (.I0(i__carry__1_i_35_n_0),
        .I1(i__carry__1_i_34_n_0),
        .I2(i__carry__1_i_33_n_0),
        .I3(i__carry__2_i_37_n_0),
        .O(\rResult[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rResult[31]_i_2 
       (.I0(\rResult[31]_i_3_n_0 ),
        .I1(iROMRData[24]),
        .I2(\rResult[31]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[31]_i_5_n_0 ),
        .O(rResult[31]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rResult[31]_i_20 
       (.I0(i__carry__2_i_36_n_0),
        .I1(i__carry__2_i_35_n_0),
        .I2(i__carry__2_i_34_n_0),
        .I3(i__carry__2_i_33_n_0),
        .O(\rResult[31]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[31]_i_21 
       (.I0(rCmpResult0_carry__2_i_1_1[31]),
        .I1(rCmpResult0_carry__2_i_1_0[31]),
        .I2(iROMRData[20]),
        .I3(iROMRData[19]),
        .I4(Q[31]),
        .O(\rResult[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[31]_i_22 
       (.I0(rCmpResult0_carry__2_i_1_2[31]),
        .I1(rCmpResult0_carry__2_i_1_3[31]),
        .I2(iROMRData[20]),
        .I3(rCmpResult0_carry__2_i_1_4[31]),
        .I4(iROMRData[19]),
        .I5(rCmpResult0_carry__2_i_1_5[31]),
        .O(\rResult[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF0A0F0F0F0A0C0C0)) 
    \rResult[31]_i_23 
       (.I0(i__carry__1_i_48_n_0),
        .I1(i__carry__1_i_47_n_0),
        .I2(\rResult[31]_i_25_n_0 ),
        .I3(i__carry__1_i_50_n_0),
        .I4(iROMRData[21]),
        .I5(i__carry__1_i_49_n_0),
        .O(\rResult[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFACC00000000)) 
    \rResult[31]_i_24 
       (.I0(i__carry__1_i_52_n_0),
        .I1(i__carry__1_i_51_n_0),
        .I2(i__carry__1_i_54_n_0),
        .I3(iROMRData[21]),
        .I4(i__carry__1_i_53_n_0),
        .I5(\rResult[31]_i_25_n_0 ),
        .O(\rResult[31]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rResult[31]_i_25 
       (.I0(iROMRData[28]),
        .I1(iROMRData[27]),
        .O(\rResult[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h3374007400000000)) 
    \rResult[31]_i_3 
       (.I0(\rResult[31]_i_6_n_0 ),
        .I1(iROMRData[23]),
        .I2(\rResult[31]_i_7_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(\rResult[31]_i_8_n_0 ),
        .I5(\rResult[31]_i_9_n_0 ),
        .O(\rResult[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \rResult[31]_i_4 
       (.I0(iROMRData[23]),
        .I1(rCmpResult0_carry__2_i_1_n_0),
        .I2(\rResult[31]_i_10_n_0 ),
        .O(\rResult[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    \rResult[31]_i_5 
       (.I0(rCmpResult0_carry__2_i_1_n_0),
        .I1(\rResult[31]_i_10_n_0 ),
        .I2(iROMRData[24]),
        .I3(data0[31]),
        .O(\rResult[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \rResult[31]_i_6 
       (.I0(p_1_out[1]),
        .I1(p_1_out[3]),
        .I2(p_1_out[4]),
        .I3(rCmpResult0_carry__2_i_1_n_0),
        .I4(p_1_out[2]),
        .O(\rResult[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[31]_i_7 
       (.I0(\rResult[31]_i_11_n_0 ),
        .I1(\rResult[31]_i_12_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[31]_i_13_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[25]_i_8_n_0 ),
        .O(\rResult[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[31]_i_8 
       (.I0(\rResult[31]_i_14_n_0 ),
        .I1(\rResult[29]_i_9_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[29]_i_11_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[29]_i_12_n_0 ),
        .O(\rResult[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \rResult[31]_i_9 
       (.I0(\rResult[31]_i_15_n_0 ),
        .I1(\rResult[31]_i_16_n_0 ),
        .I2(\rResult[31]_i_17_n_0 ),
        .I3(\rResult[31]_i_18_n_0 ),
        .I4(\rResult[31]_i_19_n_0 ),
        .I5(\rResult[31]_i_20_n_0 ),
        .O(\rResult[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[3]_i_1 
       (.I0(\rResult[3]_i_2_n_0 ),
        .I1(\rResult[3]_i_3_n_0 ),
        .I2(\rResult[7]_i_3_n_0 ),
        .I3(\rResult[3]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[3]_i_5_n_0 ),
        .O(rResult[3]));
  LUT6 #(
    .INIT(64'hCCDDCFCCCCDDCFFF)) 
    \rResult[3]_i_2 
       (.I0(\rResult[3]_i_6_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[3]_i_7_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .I5(\rResult[4]_i_6_n_0 ),
        .O(\rResult[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3F30AFAF3F30A0A0)) 
    \rResult[3]_i_3 
       (.I0(\rResult[8]_i_7_n_0 ),
        .I1(\rResult[3]_i_8_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[5]_i_7_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[8]_i_9_n_0 ),
        .O(\rResult[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[3]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[3]),
        .I2(i__carry_i_6_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[3]_i_5 
       (.I0(i__carry_i_6_n_0),
        .I1(p_1_out[3]),
        .I2(iROMRData[24]),
        .I3(data0[3]),
        .O(\rResult[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[3]_i_6 
       (.I0(\rResult[3]_i_9_n_0 ),
        .I1(\rResult[6]_i_7_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[4]_i_7_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[6]_i_9_n_0 ),
        .O(\rResult[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB000800000000000)) 
    \rResult[3]_i_7 
       (.I0(i__carry_i_7_n_0),
        .I1(p_1_out[1]),
        .I2(p_1_out[2]),
        .I3(p_1_out[4]),
        .I4(i__carry_i_1_n_0),
        .I5(p_1_out[3]),
        .O(\rResult[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5050303F5F5F303F)) 
    \rResult[3]_i_8 
       (.I0(i__carry_i_5_n_0),
        .I1(i__carry__1_i_4_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__2_i_3_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry__0_i_4_n_0),
        .O(\rResult[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[3]_i_9 
       (.I0(i__carry_i_6_n_0),
        .I1(i__carry__1_i_5_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__0_i_5_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry__2_i_4_n_0),
        .O(\rResult[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[4]_i_1 
       (.I0(\rResult[4]_i_2_n_0 ),
        .I1(\rResult[4]_i_3_n_0 ),
        .I2(\rResult[7]_i_3_n_0 ),
        .I3(\rResult[4]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[4]_i_5_n_0 ),
        .O(rResult[4]));
  LUT6 #(
    .INIT(64'hCCDDCFCCCCDDCFFF)) 
    \rResult[4]_i_2 
       (.I0(\rResult[3]_i_3_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[4]_i_6_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .I5(\rResult[5]_i_6_n_0 ),
        .O(\rResult[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[4]_i_3 
       (.I0(\rResult[4]_i_7_n_0 ),
        .I1(\rResult[6]_i_9_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[6]_i_7_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[6]_i_8_n_0 ),
        .O(\rResult[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[4]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[4]),
        .I2(i__carry_i_5_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[4]_i_5 
       (.I0(i__carry_i_5_n_0),
        .I1(p_1_out[4]),
        .I2(iROMRData[24]),
        .I3(data0[4]),
        .O(\rResult[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB000800000000000)) 
    \rResult[4]_i_6 
       (.I0(i__carry_i_6_n_0),
        .I1(p_1_out[1]),
        .I2(p_1_out[2]),
        .I3(p_1_out[4]),
        .I4(i__carry_i_8_n_0),
        .I5(p_1_out[3]),
        .O(\rResult[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[4]_i_7 
       (.I0(i__carry_i_4_n_0),
        .I1(i__carry__1_i_3_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__0_i_3_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry__2_i_2_n_0),
        .O(\rResult[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[5]_i_1 
       (.I0(\rResult[5]_i_2_n_0 ),
        .I1(\rResult[5]_i_3_n_0 ),
        .I2(\rResult[7]_i_3_n_0 ),
        .I3(\rResult[5]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[5]_i_5_n_0 ),
        .O(rResult[5]));
  LUT6 #(
    .INIT(64'hCCCCDDCFCCFFDDCF)) 
    \rResult[5]_i_2 
       (.I0(\rResult[4]_i_3_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[6]_i_6_n_0 ),
        .I3(iROMRData[23]),
        .I4(i__carry_i_42_n_0),
        .I5(\rResult[5]_i_6_n_0 ),
        .O(\rResult[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[5]_i_3 
       (.I0(\rResult[5]_i_7_n_0 ),
        .I1(\rResult[8]_i_9_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[8]_i_7_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[8]_i_8_n_0 ),
        .O(\rResult[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[5]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[5]),
        .I2(i__carry_i_4_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[5]_i_5 
       (.I0(i__carry_i_4_n_0),
        .I1(p_1_out[5]),
        .I2(iROMRData[24]),
        .I3(data0[5]),
        .O(\rResult[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \rResult[5]_i_6 
       (.I0(\rResult[7]_i_7_n_0 ),
        .I1(p_1_out[1]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_7_n_0),
        .I4(p_1_out[3]),
        .I5(p_1_out[2]),
        .O(\rResult[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[5]_i_7 
       (.I0(i__carry_i_3_n_0),
        .I1(i__carry__1_i_2_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__0_i_2_n_0),
        .I4(p_1_out[4]),
        .I5(i__carry__2_i_1_n_0),
        .O(\rResult[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[6]_i_1 
       (.I0(\rResult[6]_i_2_n_0 ),
        .I1(\rResult[6]_i_3_n_0 ),
        .I2(\rResult[7]_i_3_n_0 ),
        .I3(\rResult[6]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[6]_i_5_n_0 ),
        .O(rResult[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[6]_i_10 
       (.I0(i__carry__0_i_3_n_0),
        .I1(i__carry__2_i_2_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__1_i_3_n_0),
        .O(\rResult[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCDDCFCCFFDDCF)) 
    \rResult[6]_i_2 
       (.I0(\rResult[5]_i_3_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[7]_i_6_n_0 ),
        .I3(iROMRData[23]),
        .I4(i__carry_i_42_n_0),
        .I5(\rResult[6]_i_6_n_0 ),
        .O(\rResult[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[6]_i_3 
       (.I0(\rResult[6]_i_7_n_0 ),
        .I1(\rResult[6]_i_8_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[6]_i_9_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[6]_i_10_n_0 ),
        .O(\rResult[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[6]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[6]),
        .I2(i__carry_i_3_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[6]_i_5 
       (.I0(i__carry_i_3_n_0),
        .I1(p_1_out[6]),
        .I2(iROMRData[24]),
        .I3(data0[6]),
        .O(\rResult[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    \rResult[6]_i_6 
       (.I0(\rResult[8]_i_11_n_0 ),
        .I1(p_1_out[1]),
        .I2(p_1_out[4]),
        .I3(i__carry_i_6_n_0),
        .I4(p_1_out[3]),
        .I5(p_1_out[2]),
        .O(\rResult[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[6]_i_7 
       (.I0(i__carry_i_2_n_0),
        .I1(i__carry__1_i_1_n_0),
        .I2(p_1_out[3]),
        .I3(i__carry__0_i_1_n_0),
        .I4(p_1_out[4]),
        .I5(rCmpResult0_carry__2_i_1_n_0),
        .O(\rResult[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[6]_i_8 
       (.I0(i__carry__0_i_5_n_0),
        .I1(i__carry__2_i_4_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__1_i_5_n_0),
        .O(\rResult[6]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[6]_i_9 
       (.I0(i__carry__0_i_7_n_0),
        .I1(i__carry__2_i_6_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__1_i_7_n_0),
        .O(\rResult[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[7]_i_1 
       (.I0(\rResult[7]_i_2_n_0 ),
        .I1(\rResult[8]_i_3_n_0 ),
        .I2(\rResult[7]_i_3_n_0 ),
        .I3(\rResult[7]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[7]_i_5_n_0 ),
        .O(rResult[7]));
  LUT6 #(
    .INIT(64'hCCCCDDCFCCFFDDCF)) 
    \rResult[7]_i_2 
       (.I0(\rResult[6]_i_3_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[8]_i_6_n_0 ),
        .I3(iROMRData[23]),
        .I4(i__carry_i_42_n_0),
        .I5(\rResult[7]_i_6_n_0 ),
        .O(\rResult[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rResult[7]_i_3 
       (.I0(i__carry_i_42_n_0),
        .I1(iROMRData[23]),
        .O(\rResult[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[7]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[7]),
        .I2(i__carry_i_2_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[7]_i_5 
       (.I0(i__carry_i_2_n_0),
        .I1(p_1_out[7]),
        .I2(iROMRData[24]),
        .I3(data0[7]),
        .O(\rResult[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[7]_i_6 
       (.I0(\rResult[9]_i_8_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[7]_i_7_n_0 ),
        .O(\rResult[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \rResult[7]_i_7 
       (.I0(i__carry_i_5_n_0),
        .I1(p_1_out[2]),
        .I2(p_1_out[3]),
        .I3(i__carry_i_1_n_0),
        .I4(p_1_out[4]),
        .O(\rResult[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF45FFFFFF450000)) 
    \rResult[8]_i_1 
       (.I0(\rResult[8]_i_2_n_0 ),
        .I1(\rResult[8]_i_3_n_0 ),
        .I2(\rResult[15]_i_4_n_0 ),
        .I3(\rResult[8]_i_4_n_0 ),
        .I4(iROMRData[25]),
        .I5(\rResult[8]_i_5_n_0 ),
        .O(rResult[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[8]_i_10 
       (.I0(i__carry__0_i_2_n_0),
        .I1(i__carry__2_i_1_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__1_i_2_n_0),
        .O(\rResult[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \rResult[8]_i_11 
       (.I0(i__carry_i_4_n_0),
        .I1(p_1_out[2]),
        .I2(p_1_out[3]),
        .I3(i__carry_i_8_n_0),
        .I4(p_1_out[4]),
        .O(\rResult[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDDCCCFCCDDCCCFFF)) 
    \rResult[8]_i_2 
       (.I0(\rResult[9]_i_6_n_0 ),
        .I1(\rResult[30]_i_6_n_0 ),
        .I2(\rResult[8]_i_6_n_0 ),
        .I3(i__carry_i_42_n_0),
        .I4(iROMRData[23]),
        .I5(\rResult[9]_i_7_n_0 ),
        .O(\rResult[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8FF33CC00)) 
    \rResult[8]_i_3 
       (.I0(\rResult[8]_i_7_n_0 ),
        .I1(p_1_out[2]),
        .I2(\rResult[8]_i_8_n_0 ),
        .I3(\rResult[8]_i_9_n_0 ),
        .I4(\rResult[8]_i_10_n_0 ),
        .I5(p_1_out[1]),
        .O(\rResult[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[8]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[8]),
        .I2(i__carry__0_i_8_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[8]_i_5 
       (.I0(i__carry__0_i_8_n_0),
        .I1(p_1_out[8]),
        .I2(iROMRData[24]),
        .I3(data0[8]),
        .O(\rResult[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[8]_i_6 
       (.I0(\rResult[10]_i_8_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[8]_i_11_n_0 ),
        .O(\rResult[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[8]_i_7 
       (.I0(i__carry__0_i_8_n_0),
        .I1(i__carry__2_i_7_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__1_i_8_n_0),
        .O(\rResult[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[8]_i_8 
       (.I0(i__carry__0_i_4_n_0),
        .I1(i__carry__2_i_3_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__1_i_4_n_0),
        .O(\rResult[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rResult[8]_i_9 
       (.I0(i__carry__0_i_6_n_0),
        .I1(i__carry__2_i_5_n_0),
        .I2(p_1_out[3]),
        .I3(p_1_out[4]),
        .I4(i__carry__1_i_6_n_0),
        .O(\rResult[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \rResult[9]_i_1 
       (.I0(\rResult[9]_i_2_n_0 ),
        .I1(\rResult[9]_i_3_n_0 ),
        .I2(\rResult[9]_i_4_n_0 ),
        .I3(iROMRData[25]),
        .I4(\rResult[9]_i_5_n_0 ),
        .O(rResult[9]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \rResult[9]_i_2 
       (.I0(\rResult[9]_i_6_n_0 ),
        .I1(\rResult[15]_i_4_n_0 ),
        .I2(\rResult[10]_i_6_n_0 ),
        .I3(\rResult[7]_i_3_n_0 ),
        .O(\rResult[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \rResult[9]_i_3 
       (.I0(\rResult[29]_i_5_n_0 ),
        .I1(\rResult[9]_i_7_n_0 ),
        .I2(\rResult[28]_i_4_n_0 ),
        .I3(\rResult[10]_i_7_n_0 ),
        .I4(\rResult[30]_i_6_n_0 ),
        .O(\rResult[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h00D3)) 
    \rResult[9]_i_4 
       (.I0(iROMRData[23]),
        .I1(p_1_out[9]),
        .I2(i__carry__0_i_7_n_0),
        .I3(iROMRData[24]),
        .O(\rResult[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \rResult[9]_i_5 
       (.I0(i__carry__0_i_7_n_0),
        .I1(p_1_out[9]),
        .I2(iROMRData[24]),
        .I3(data0[9]),
        .O(\rResult[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rResult[9]_i_6 
       (.I0(\rResult[6]_i_9_n_0 ),
        .I1(\rResult[6]_i_10_n_0 ),
        .I2(p_1_out[1]),
        .I3(\rResult[6]_i_8_n_0 ),
        .I4(p_1_out[2]),
        .I5(\rResult[15]_i_8_n_0 ),
        .O(\rResult[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rResult[9]_i_7 
       (.I0(\rResult[11]_i_8_n_0 ),
        .I1(p_1_out[1]),
        .I2(\rResult[9]_i_8_n_0 ),
        .O(\rResult[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \rResult[9]_i_8 
       (.I0(i__carry_i_3_n_0),
        .I1(p_1_out[2]),
        .I2(p_1_out[3]),
        .I3(i__carry_i_7_n_0),
        .I4(p_1_out[4]),
        .O(\rResult[9]_i_8_n_0 ));
  FDRE \rResult_reg[0] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[0]),
        .Q(\rResult_reg[31]_1 [0]),
        .R(iReset));
  FDRE \rResult_reg[10] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[10]),
        .Q(\rResult_reg[31]_1 [10]),
        .R(iReset));
  FDRE \rResult_reg[11] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[11]),
        .Q(\rResult_reg[31]_1 [11]),
        .R(iReset));
  FDRE \rResult_reg[12] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[12]),
        .Q(\rResult_reg[31]_1 [12]),
        .R(iReset));
  FDRE \rResult_reg[13] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[13]),
        .Q(\rResult_reg[31]_1 [13]),
        .R(iReset));
  FDRE \rResult_reg[14] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[14]),
        .Q(\rResult_reg[31]_1 [14]),
        .R(iReset));
  FDRE \rResult_reg[15] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[15]),
        .Q(\rResult_reg[31]_1 [15]),
        .R(iReset));
  FDRE \rResult_reg[16] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[16]),
        .Q(\rResult_reg[31]_1 [16]),
        .R(iReset));
  FDRE \rResult_reg[17] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[17]),
        .Q(\rResult_reg[31]_1 [17]),
        .R(iReset));
  FDRE \rResult_reg[18] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[18]),
        .Q(\rResult_reg[31]_1 [18]),
        .R(iReset));
  FDRE \rResult_reg[19] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[19]),
        .Q(\rResult_reg[31]_1 [19]),
        .R(iReset));
  FDRE \rResult_reg[1] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[1]),
        .Q(\rResult_reg[31]_1 [1]),
        .R(iReset));
  FDRE \rResult_reg[20] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[20]),
        .Q(\rResult_reg[31]_1 [20]),
        .R(iReset));
  FDRE \rResult_reg[21] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[21]),
        .Q(\rResult_reg[31]_1 [21]),
        .R(iReset));
  FDRE \rResult_reg[22] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[22]),
        .Q(\rResult_reg[31]_1 [22]),
        .R(iReset));
  FDRE \rResult_reg[23] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[23]),
        .Q(\rResult_reg[31]_1 [23]),
        .R(iReset));
  FDRE \rResult_reg[24] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[24]),
        .Q(\rResult_reg[31]_1 [24]),
        .R(iReset));
  FDRE \rResult_reg[25] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[25]),
        .Q(\rResult_reg[31]_1 [25]),
        .R(iReset));
  FDRE \rResult_reg[26] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[26]),
        .Q(\rResult_reg[31]_1 [26]),
        .R(iReset));
  FDRE \rResult_reg[27] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[27]),
        .Q(\rResult_reg[31]_1 [27]),
        .R(iReset));
  FDRE \rResult_reg[28] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[28]),
        .Q(\rResult_reg[31]_1 [28]),
        .R(iReset));
  FDRE \rResult_reg[29] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[29]),
        .Q(\rResult_reg[31]_1 [29]),
        .R(iReset));
  FDRE \rResult_reg[2] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[2]),
        .Q(\rResult_reg[31]_1 [2]),
        .R(iReset));
  FDRE \rResult_reg[30] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[30]),
        .Q(\rResult_reg[31]_1 [30]),
        .R(iReset));
  FDRE \rResult_reg[31] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[31]),
        .Q(\rResult_reg[31]_1 [31]),
        .R(iReset));
  FDRE \rResult_reg[3] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[3]),
        .Q(\rResult_reg[31]_1 [3]),
        .R(iReset));
  FDRE \rResult_reg[4] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[4]),
        .Q(\rResult_reg[31]_1 [4]),
        .R(iReset));
  FDRE \rResult_reg[5] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[5]),
        .Q(\rResult_reg[31]_1 [5]),
        .R(iReset));
  FDRE \rResult_reg[6] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[6]),
        .Q(\rResult_reg[31]_1 [6]),
        .R(iReset));
  FDRE \rResult_reg[7] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[7]),
        .Q(\rResult_reg[31]_1 [7]),
        .R(iReset));
  FDRE \rResult_reg[8] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[8]),
        .Q(\rResult_reg[31]_1 [8]),
        .R(iReset));
  FDRE \rResult_reg[9] 
       (.C(iClock),
        .CE(\rResult[31]_i_1_n_0 ),
        .D(rResult[9]),
        .Q(\rResult_reg[31]_1 [9]),
        .R(iReset));
  LUT4 #(
    .INIT(16'hF66F)) 
    rZero_i_10
       (.I0(i__carry__2_i_5_n_0),
        .I1(i__carry__2_i_35_n_0),
        .I2(i__carry_i_5_n_0),
        .I3(p_1_out[4]),
        .O(rZero_i_10_n_0));
  LUT4 #(
    .INIT(16'hF66F)) 
    rZero_i_11
       (.I0(i__carry__1_i_1_n_0),
        .I1(i__carry__1_i_33_n_0),
        .I2(i__carry_i_8_n_0),
        .I3(p_1_out[1]),
        .O(rZero_i_11_n_0));
  LUT4 #(
    .INIT(16'hF66F)) 
    rZero_i_12
       (.I0(i__carry__1_i_3_n_0),
        .I1(i__carry__1_i_35_n_0),
        .I2(i__carry_i_2_n_0),
        .I3(p_1_out[7]),
        .O(rZero_i_12_n_0));
  LUT4 #(
    .INIT(16'hF66F)) 
    rZero_i_13
       (.I0(i__carry__2_i_6_n_0),
        .I1(i__carry__2_i_36_n_0),
        .I2(i__carry__0_i_5_n_0),
        .I3(p_1_out[11]),
        .O(rZero_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF9FF9)) 
    rZero_i_14
       (.I0(p_1_out[9]),
        .I1(i__carry__0_i_7_n_0),
        .I2(i__carry__1_i_37_n_0),
        .I3(i__carry__1_i_5_n_0),
        .I4(rZero_i_18_n_0),
        .I5(rZero_i_19_n_0),
        .O(rZero_i_14_n_0));
  LUT4 #(
    .INIT(16'hF99F)) 
    rZero_i_15
       (.I0(i__carry__0_i_2_n_0),
        .I1(p_1_out[14]),
        .I2(i__carry__0_i_4_n_0),
        .I3(p_1_out[12]),
        .O(rZero_i_15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rZero_i_16
       (.I0(i__carry__2_i_32_n_0),
        .I1(i__carry__2_i_2_n_0),
        .O(rZero_i_16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rZero_i_17
       (.I0(i__carry__2_i_31_n_0),
        .I1(i__carry__2_i_1_n_0),
        .O(rZero_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    rZero_i_18
       (.I0(i__carry__1_i_40_n_0),
        .I1(i__carry__1_i_8_n_0),
        .O(rZero_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    rZero_i_19
       (.I0(i__carry__1_i_34_n_0),
        .I1(i__carry__1_i_2_n_0),
        .O(rZero_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBEBEFF)) 
    rZero_i_2
       (.I0(rZero_i_6_n_0),
        .I1(i__carry__2_i_7_n_0),
        .I2(i__carry__2_i_37_n_0),
        .I3(i__carry_i_7_n_0),
        .I4(p_1_out[2]),
        .I5(rZero_i_7_n_0),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ));
  LUT6 #(
    .INIT(64'h0000000009000009)) 
    rZero_i_3
       (.I0(i__carry_i_42_n_0),
        .I1(i__carry_i_1_n_0),
        .I2(rZero_i_8_n_0),
        .I3(i__carry__1_i_6_n_0),
        .I4(i__carry__1_i_38_n_0),
        .I5(rZero_i_9_n_0),
        .O(iROMRData_0_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEF)) 
    rZero_i_4
       (.I0(rZero_i_10_n_0),
        .I1(i__carry__2_i_30_n_0),
        .I2(i__carry_i_4_n_0),
        .I3(p_1_out[5]),
        .I4(rZero_i_11_n_0),
        .I5(rZero_i_12_n_0),
        .O(iROMRData_18_sn_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEBEBFF)) 
    rZero_i_5
       (.I0(rZero_i_13_n_0),
        .I1(i__carry__0_i_6_n_0),
        .I2(p_1_out[10]),
        .I3(i__carry_i_6_n_0),
        .I4(p_1_out[3]),
        .I5(rZero_i_14_n_0),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_bram_0 ));
  LUT4 #(
    .INIT(16'hF99F)) 
    rZero_i_6
       (.I0(i__carry__0_i_3_n_0),
        .I1(p_1_out[13]),
        .I2(i__carry_i_3_n_0),
        .I3(p_1_out[6]),
        .O(rZero_i_6_n_0));
  LUT5 #(
    .INIT(32'hFFFFF99F)) 
    rZero_i_7
       (.I0(p_1_out[8]),
        .I1(i__carry__0_i_8_n_0),
        .I2(p_1_out[17]),
        .I3(i__carry__1_i_7_n_0),
        .I4(rZero_i_15_n_0),
        .O(rZero_i_7_n_0));
  LUT4 #(
    .INIT(16'hF66F)) 
    rZero_i_8
       (.I0(i__carry__1_i_4_n_0),
        .I1(i__carry__1_i_36_n_0),
        .I2(i__carry__0_i_1_n_0),
        .I3(p_1_out[15]),
        .O(rZero_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    rZero_i_9
       (.I0(i__carry__2_i_34_n_0),
        .I1(i__carry__2_i_4_n_0),
        .I2(i__carry__2_i_33_n_0),
        .I3(i__carry__2_i_3_n_0),
        .I4(rZero_i_16_n_0),
        .I5(rZero_i_17_n_0),
        .O(rZero_i_9_n_0));
  FDRE rZero_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rZero_reg_1),
        .Q(rZero_reg_0),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "DispAddressDecoder" *) 
module sys_top_t4nfc_hlper_0_0_DispAddressDecoder
   (wCWriteAck,
    wCReadAck,
    wExtWriteValid,
    wExtReadValid,
    wCoreAccWriteValid,
    wSPadWriteValid,
    wSPadReadValid,
    wea,
    rNextState,
    iReset,
    rNextWState,
    iClock,
    rNextRState,
    rExtWriteValid_reg_0,
    rExtReadValid_reg_0,
    rCoreAccWriteValid_reg_0,
    rSPadWriteValid_reg_0,
    rSPadReadValid_reg_0,
    wSPadReadAck);
  output wCWriteAck;
  output wCReadAck;
  output wExtWriteValid;
  output wExtReadValid;
  output wCoreAccWriteValid;
  output wSPadWriteValid;
  output wSPadReadValid;
  output [0:0]wea;
  output rNextState;
  input iReset;
  input rNextWState;
  input iClock;
  input rNextRState;
  input rExtWriteValid_reg_0;
  input rExtReadValid_reg_0;
  input rCoreAccWriteValid_reg_0;
  input rSPadWriteValid_reg_0;
  input rSPadReadValid_reg_0;
  input wSPadReadAck;

  wire iClock;
  wire iReset;
  wire rCoreAccWriteValid_reg_0;
  wire rExtReadValid_reg_0;
  wire rExtWriteValid_reg_0;
  wire rNextRState;
  wire rNextState;
  wire rNextWState;
  wire rSPadReadValid_reg_0;
  wire rSPadWriteValid_reg_0;
  wire wCReadAck;
  wire wCWriteAck;
  wire wCoreAccWriteValid;
  wire wExtReadValid;
  wire wExtWriteValid;
  wire wSPadReadAck;
  wire wSPadReadValid;
  wire wSPadWriteValid;
  wire [0:0]wea;

  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Inst_SPBRAM_i_1
       (.I0(wSPadWriteValid),
        .I1(wSPadReadAck),
        .O(wea));
  FDRE rCoreAccWriteValid_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rCoreAccWriteValid_reg_0),
        .Q(wCoreAccWriteValid),
        .R(iReset));
  FDRE rCurRState_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rNextRState),
        .Q(wCReadAck),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h04)) 
    rCurState_i_1__2
       (.I0(wSPadReadAck),
        .I1(wSPadReadValid),
        .I2(wSPadWriteValid),
        .O(rNextState));
  FDRE rCurWState_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rNextWState),
        .Q(wCWriteAck),
        .R(iReset));
  FDRE rExtReadValid_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rExtReadValid_reg_0),
        .Q(wExtReadValid),
        .R(iReset));
  FDRE rExtWriteValid_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rExtWriteValid_reg_0),
        .Q(wExtWriteValid),
        .R(iReset));
  FDRE rSPadReadValid_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rSPadReadValid_reg_0),
        .Q(wSPadReadValid),
        .R(iReset));
  FDRE rSPadWriteValid_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rSPadWriteValid_reg_0),
        .Q(wSPadWriteValid),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "DispDataDriver" *) 
module sys_top_t4nfc_hlper_0_0_DispDataDriver
   (rCurState_reg_0,
    oWriteLast,
    iToECCRLast_0,
    iReset,
    rNextState,
    iClock,
    D,
    dout,
    S,
    \rLength_reg[15]_0 ,
    iToECCRLast,
    iWriteReady,
    iToECCRValid,
    E,
    SR,
    \rCount_reg[0]_0 );
  output rCurState_reg_0;
  output oWriteLast;
  output iToECCRLast_0;
  input iReset;
  input rNextState;
  input iClock;
  input [1:0]D;
  input [14:0]dout;
  input [7:0]S;
  input [6:0]\rLength_reg[15]_0 ;
  input iToECCRLast;
  input iWriteReady;
  input iToECCRValid;
  input [0:0]E;
  input [0:0]SR;
  input [0:0]\rCount_reg[0]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]S;
  wire [0:0]SR;
  wire [14:0]dout;
  wire iClock;
  wire iReset;
  wire iToECCRLast;
  wire iToECCRLast_0;
  wire iToECCRValid;
  wire iWriteReady;
  wire oWriteLast;
  wire oWriteLast_INST_0_i_1_n_0;
  wire oWriteLast_INST_0_i_2_n_0;
  wire oWriteLast_INST_0_i_3_n_0;
  wire oWriteLast_INST_0_i_4_n_0;
  wire oWriteLast_INST_0_i_5_n_0;
  wire oWriteLast_INST_0_i_6_n_0;
  wire [15:0]p_0_in__0;
  wire rCount0_carry__0_n_2;
  wire rCount0_carry__0_n_3;
  wire rCount0_carry__0_n_4;
  wire rCount0_carry__0_n_5;
  wire rCount0_carry__0_n_6;
  wire rCount0_carry__0_n_7;
  wire rCount0_carry_n_0;
  wire rCount0_carry_n_1;
  wire rCount0_carry_n_2;
  wire rCount0_carry_n_3;
  wire rCount0_carry_n_4;
  wire rCount0_carry_n_5;
  wire rCount0_carry_n_6;
  wire rCount0_carry_n_7;
  wire [15:0]rCount_reg;
  wire [0:0]\rCount_reg[0]_0 ;
  wire rCurState_reg_0;
  wire [15:2]rLength0;
  wire rLength0_carry__0_n_2;
  wire rLength0_carry__0_n_3;
  wire rLength0_carry__0_n_4;
  wire rLength0_carry__0_n_5;
  wire rLength0_carry__0_n_6;
  wire rLength0_carry__0_n_7;
  wire rLength0_carry_n_0;
  wire rLength0_carry_n_1;
  wire rLength0_carry_n_2;
  wire rLength0_carry_n_3;
  wire rLength0_carry_n_4;
  wire rLength0_carry_n_5;
  wire rLength0_carry_n_6;
  wire rLength0_carry_n_7;
  wire [6:0]\rLength_reg[15]_0 ;
  wire \rLength_reg_n_0_[0] ;
  wire \rLength_reg_n_0_[10] ;
  wire \rLength_reg_n_0_[11] ;
  wire \rLength_reg_n_0_[12] ;
  wire \rLength_reg_n_0_[13] ;
  wire \rLength_reg_n_0_[14] ;
  wire \rLength_reg_n_0_[15] ;
  wire \rLength_reg_n_0_[1] ;
  wire \rLength_reg_n_0_[2] ;
  wire \rLength_reg_n_0_[3] ;
  wire \rLength_reg_n_0_[4] ;
  wire \rLength_reg_n_0_[5] ;
  wire \rLength_reg_n_0_[6] ;
  wire \rLength_reg_n_0_[7] ;
  wire \rLength_reg_n_0_[8] ;
  wire \rLength_reg_n_0_[9] ;
  wire rNextState;
  wire [7:6]NLW_rCount0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_rCount0_carry__0_O_UNCONNECTED;
  wire [0:0]NLW_rLength0_carry_O_UNCONNECTED;
  wire [7:6]NLW_rLength0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_rLength0_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_rCurState[3]_i_3__0 
       (.I0(iToECCRLast),
        .I1(iWriteReady),
        .I2(rCurState_reg_0),
        .I3(iToECCRValid),
        .O(iToECCRLast_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    oWriteLast_INST_0
       (.I0(oWriteLast_INST_0_i_1_n_0),
        .I1(oWriteLast_INST_0_i_2_n_0),
        .I2(oWriteLast_INST_0_i_3_n_0),
        .I3(oWriteLast_INST_0_i_4_n_0),
        .I4(oWriteLast_INST_0_i_5_n_0),
        .I5(oWriteLast_INST_0_i_6_n_0),
        .O(oWriteLast));
  LUT2 #(
    .INIT(4'h6)) 
    oWriteLast_INST_0_i_1
       (.I0(rCount_reg[15]),
        .I1(\rLength_reg_n_0_[15] ),
        .O(oWriteLast_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    oWriteLast_INST_0_i_2
       (.I0(\rLength_reg_n_0_[6] ),
        .I1(rCount_reg[6]),
        .I2(rCount_reg[8]),
        .I3(\rLength_reg_n_0_[8] ),
        .I4(rCount_reg[7]),
        .I5(\rLength_reg_n_0_[7] ),
        .O(oWriteLast_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    oWriteLast_INST_0_i_3
       (.I0(rCount_reg[10]),
        .I1(\rLength_reg_n_0_[10] ),
        .I2(rCount_reg[11]),
        .I3(\rLength_reg_n_0_[11] ),
        .I4(\rLength_reg_n_0_[9] ),
        .I5(rCount_reg[9]),
        .O(oWriteLast_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    oWriteLast_INST_0_i_4
       (.I0(\rLength_reg_n_0_[0] ),
        .I1(rCount_reg[0]),
        .I2(rCount_reg[2]),
        .I3(\rLength_reg_n_0_[2] ),
        .I4(rCount_reg[1]),
        .I5(\rLength_reg_n_0_[1] ),
        .O(oWriteLast_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    oWriteLast_INST_0_i_5
       (.I0(\rLength_reg_n_0_[3] ),
        .I1(rCount_reg[3]),
        .I2(rCount_reg[4]),
        .I3(\rLength_reg_n_0_[4] ),
        .I4(rCount_reg[5]),
        .I5(\rLength_reg_n_0_[5] ),
        .O(oWriteLast_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    oWriteLast_INST_0_i_6
       (.I0(\rLength_reg_n_0_[12] ),
        .I1(rCount_reg[12]),
        .I2(rCount_reg[13]),
        .I3(\rLength_reg_n_0_[13] ),
        .I4(rCount_reg[14]),
        .I5(\rLength_reg_n_0_[14] ),
        .O(oWriteLast_INST_0_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rCount0_carry
       (.CI(rCount_reg[0]),
        .CI_TOP(1'b0),
        .CO({rCount0_carry_n_0,rCount0_carry_n_1,rCount0_carry_n_2,rCount0_carry_n_3,rCount0_carry_n_4,rCount0_carry_n_5,rCount0_carry_n_6,rCount0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(rCount_reg[8:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rCount0_carry__0
       (.CI(rCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rCount0_carry__0_CO_UNCONNECTED[7:6],rCount0_carry__0_n_2,rCount0_carry__0_n_3,rCount0_carry__0_n_4,rCount0_carry__0_n_5,rCount0_carry__0_n_6,rCount0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_rCount0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,rCount_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \rCount[0]_i_1__0 
       (.I0(rCount_reg[0]),
        .O(p_0_in__0[0]));
  FDRE \rCount_reg[0] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[0]),
        .Q(rCount_reg[0]),
        .R(SR));
  FDRE \rCount_reg[10] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[10]),
        .Q(rCount_reg[10]),
        .R(SR));
  FDRE \rCount_reg[11] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[11]),
        .Q(rCount_reg[11]),
        .R(SR));
  FDRE \rCount_reg[12] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[12]),
        .Q(rCount_reg[12]),
        .R(SR));
  FDRE \rCount_reg[13] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[13]),
        .Q(rCount_reg[13]),
        .R(SR));
  FDRE \rCount_reg[14] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[14]),
        .Q(rCount_reg[14]),
        .R(SR));
  FDRE \rCount_reg[15] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[15]),
        .Q(rCount_reg[15]),
        .R(SR));
  FDRE \rCount_reg[1] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[1]),
        .Q(rCount_reg[1]),
        .R(SR));
  FDRE \rCount_reg[2] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[2]),
        .Q(rCount_reg[2]),
        .R(SR));
  FDRE \rCount_reg[3] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[3]),
        .Q(rCount_reg[3]),
        .R(SR));
  FDRE \rCount_reg[4] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[4]),
        .Q(rCount_reg[4]),
        .R(SR));
  FDRE \rCount_reg[5] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[5]),
        .Q(rCount_reg[5]),
        .R(SR));
  FDRE \rCount_reg[6] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[6]),
        .Q(rCount_reg[6]),
        .R(SR));
  FDRE \rCount_reg[7] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[7]),
        .Q(rCount_reg[7]),
        .R(SR));
  FDRE \rCount_reg[8] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[8]),
        .Q(rCount_reg[8]),
        .R(SR));
  FDRE \rCount_reg[9] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in__0[9]),
        .Q(rCount_reg[9]),
        .R(SR));
  FDRE rCurState_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rNextState),
        .Q(rCurState_reg_0),
        .R(iReset));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rLength0_carry
       (.CI(dout[0]),
        .CI_TOP(1'b0),
        .CO({rLength0_carry_n_0,rLength0_carry_n_1,rLength0_carry_n_2,rLength0_carry_n_3,rLength0_carry_n_4,rLength0_carry_n_5,rLength0_carry_n_6,rLength0_carry_n_7}),
        .DI(dout[8:1]),
        .O({rLength0[8:2],NLW_rLength0_carry_O_UNCONNECTED[0]}),
        .S(S));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rLength0_carry__0
       (.CI(rLength0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rLength0_carry__0_CO_UNCONNECTED[7:6],rLength0_carry__0_n_2,rLength0_carry__0_n_3,rLength0_carry__0_n_4,rLength0_carry__0_n_5,rLength0_carry__0_n_6,rLength0_carry__0_n_7}),
        .DI({1'b0,1'b0,dout[14:9]}),
        .O({NLW_rLength0_carry__0_O_UNCONNECTED[7],rLength0[15:9]}),
        .S({1'b0,\rLength_reg[15]_0 }));
  FDRE \rLength_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(D[0]),
        .Q(\rLength_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rLength_reg[10] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[10]),
        .Q(\rLength_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rLength_reg[11] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[11]),
        .Q(\rLength_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rLength_reg[12] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[12]),
        .Q(\rLength_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rLength_reg[13] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[13]),
        .Q(\rLength_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rLength_reg[14] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[14]),
        .Q(\rLength_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rLength_reg[15] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[15]),
        .Q(\rLength_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rLength_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(D[1]),
        .Q(\rLength_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rLength_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[2]),
        .Q(\rLength_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rLength_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[3]),
        .Q(\rLength_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rLength_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[4]),
        .Q(\rLength_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rLength_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[5]),
        .Q(\rLength_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rLength_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[6]),
        .Q(\rLength_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rLength_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[7]),
        .Q(\rLength_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rLength_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[8]),
        .Q(\rLength_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rLength_reg[9] 
       (.C(iClock),
        .CE(E),
        .D(rLength0[9]),
        .Q(\rLength_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "DispDataDriver" *) 
module sys_top_t4nfc_hlper_0_0_DispDataDriver_7
   (rCurState_reg_0,
    oToECCWLast,
    iToECCWReady_0,
    iReset,
    rNextState,
    iClock,
    iToECCWReady,
    iReadValid,
    E,
    D,
    SR,
    \rCount_reg[0]_0 );
  output rCurState_reg_0;
  output oToECCWLast;
  output iToECCWReady_0;
  input iReset;
  input rNextState;
  input iClock;
  input iToECCWReady;
  input iReadValid;
  input [0:0]E;
  input [15:0]D;
  input [0:0]SR;
  input [0:0]\rCount_reg[0]_0 ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire iClock;
  wire iReadValid;
  wire iReset;
  wire iToECCWReady;
  wire iToECCWReady_0;
  wire oToECCWLast;
  wire oToECCWLast_INST_0_i_1_n_0;
  wire oToECCWLast_INST_0_i_2_n_0;
  wire oToECCWLast_INST_0_i_3_n_0;
  wire oToECCWLast_INST_0_i_4_n_0;
  wire oToECCWLast_INST_0_i_5_n_0;
  wire oToECCWLast_INST_0_i_6_n_0;
  wire [15:0]p_0_in;
  wire rCount0_carry__0_n_2;
  wire rCount0_carry__0_n_3;
  wire rCount0_carry__0_n_4;
  wire rCount0_carry__0_n_5;
  wire rCount0_carry__0_n_6;
  wire rCount0_carry__0_n_7;
  wire rCount0_carry_n_0;
  wire rCount0_carry_n_1;
  wire rCount0_carry_n_2;
  wire rCount0_carry_n_3;
  wire rCount0_carry_n_4;
  wire rCount0_carry_n_5;
  wire rCount0_carry_n_6;
  wire rCount0_carry_n_7;
  wire [15:0]rCount_reg;
  wire [0:0]\rCount_reg[0]_0 ;
  wire rCurState_reg_0;
  wire \rLength_reg_n_0_[0] ;
  wire \rLength_reg_n_0_[10] ;
  wire \rLength_reg_n_0_[11] ;
  wire \rLength_reg_n_0_[12] ;
  wire \rLength_reg_n_0_[13] ;
  wire \rLength_reg_n_0_[14] ;
  wire \rLength_reg_n_0_[15] ;
  wire \rLength_reg_n_0_[1] ;
  wire \rLength_reg_n_0_[2] ;
  wire \rLength_reg_n_0_[3] ;
  wire \rLength_reg_n_0_[4] ;
  wire \rLength_reg_n_0_[5] ;
  wire \rLength_reg_n_0_[6] ;
  wire \rLength_reg_n_0_[7] ;
  wire \rLength_reg_n_0_[8] ;
  wire \rLength_reg_n_0_[9] ;
  wire rNextState;
  wire [7:6]NLW_rCount0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_rCount0_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_rCurState[3]_i_3 
       (.I0(oToECCWLast),
        .I1(iToECCWReady),
        .I2(iReadValid),
        .I3(rCurState_reg_0),
        .O(iToECCWReady_0));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    oToECCWLast_INST_0
       (.I0(oToECCWLast_INST_0_i_1_n_0),
        .I1(oToECCWLast_INST_0_i_2_n_0),
        .I2(oToECCWLast_INST_0_i_3_n_0),
        .I3(oToECCWLast_INST_0_i_4_n_0),
        .I4(oToECCWLast_INST_0_i_5_n_0),
        .I5(oToECCWLast_INST_0_i_6_n_0),
        .O(oToECCWLast));
  LUT2 #(
    .INIT(4'h6)) 
    oToECCWLast_INST_0_i_1
       (.I0(rCount_reg[15]),
        .I1(\rLength_reg_n_0_[15] ),
        .O(oToECCWLast_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    oToECCWLast_INST_0_i_2
       (.I0(\rLength_reg_n_0_[6] ),
        .I1(rCount_reg[6]),
        .I2(rCount_reg[7]),
        .I3(\rLength_reg_n_0_[7] ),
        .I4(rCount_reg[8]),
        .I5(\rLength_reg_n_0_[8] ),
        .O(oToECCWLast_INST_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    oToECCWLast_INST_0_i_3
       (.I0(rCount_reg[10]),
        .I1(\rLength_reg_n_0_[10] ),
        .I2(rCount_reg[11]),
        .I3(\rLength_reg_n_0_[11] ),
        .I4(\rLength_reg_n_0_[9] ),
        .I5(rCount_reg[9]),
        .O(oToECCWLast_INST_0_i_3_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    oToECCWLast_INST_0_i_4
       (.I0(\rLength_reg_n_0_[0] ),
        .I1(rCount_reg[0]),
        .I2(rCount_reg[2]),
        .I3(\rLength_reg_n_0_[2] ),
        .I4(rCount_reg[1]),
        .I5(\rLength_reg_n_0_[1] ),
        .O(oToECCWLast_INST_0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    oToECCWLast_INST_0_i_5
       (.I0(\rLength_reg_n_0_[3] ),
        .I1(rCount_reg[3]),
        .I2(rCount_reg[4]),
        .I3(\rLength_reg_n_0_[4] ),
        .I4(rCount_reg[5]),
        .I5(\rLength_reg_n_0_[5] ),
        .O(oToECCWLast_INST_0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    oToECCWLast_INST_0_i_6
       (.I0(\rLength_reg_n_0_[12] ),
        .I1(rCount_reg[12]),
        .I2(rCount_reg[14]),
        .I3(\rLength_reg_n_0_[14] ),
        .I4(rCount_reg[13]),
        .I5(\rLength_reg_n_0_[13] ),
        .O(oToECCWLast_INST_0_i_6_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rCount0_carry
       (.CI(rCount_reg[0]),
        .CI_TOP(1'b0),
        .CO({rCount0_carry_n_0,rCount0_carry_n_1,rCount0_carry_n_2,rCount0_carry_n_3,rCount0_carry_n_4,rCount0_carry_n_5,rCount0_carry_n_6,rCount0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[8:1]),
        .S(rCount_reg[8:1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rCount0_carry__0
       (.CI(rCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rCount0_carry__0_CO_UNCONNECTED[7:6],rCount0_carry__0_n_2,rCount0_carry__0_n_3,rCount0_carry__0_n_4,rCount0_carry__0_n_5,rCount0_carry__0_n_6,rCount0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_rCount0_carry__0_O_UNCONNECTED[7],p_0_in[15:9]}),
        .S({1'b0,rCount_reg[15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \rCount[0]_i_1 
       (.I0(rCount_reg[0]),
        .O(p_0_in[0]));
  FDRE \rCount_reg[0] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[0]),
        .Q(rCount_reg[0]),
        .R(SR));
  FDRE \rCount_reg[10] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[10]),
        .Q(rCount_reg[10]),
        .R(SR));
  FDRE \rCount_reg[11] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[11]),
        .Q(rCount_reg[11]),
        .R(SR));
  FDRE \rCount_reg[12] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[12]),
        .Q(rCount_reg[12]),
        .R(SR));
  FDRE \rCount_reg[13] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[13]),
        .Q(rCount_reg[13]),
        .R(SR));
  FDRE \rCount_reg[14] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[14]),
        .Q(rCount_reg[14]),
        .R(SR));
  FDRE \rCount_reg[15] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[15]),
        .Q(rCount_reg[15]),
        .R(SR));
  FDRE \rCount_reg[1] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[1]),
        .Q(rCount_reg[1]),
        .R(SR));
  FDRE \rCount_reg[2] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[2]),
        .Q(rCount_reg[2]),
        .R(SR));
  FDRE \rCount_reg[3] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[3]),
        .Q(rCount_reg[3]),
        .R(SR));
  FDRE \rCount_reg[4] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[4]),
        .Q(rCount_reg[4]),
        .R(SR));
  FDRE \rCount_reg[5] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[5]),
        .Q(rCount_reg[5]),
        .R(SR));
  FDRE \rCount_reg[6] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[6]),
        .Q(rCount_reg[6]),
        .R(SR));
  FDRE \rCount_reg[7] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[7]),
        .Q(rCount_reg[7]),
        .R(SR));
  FDRE \rCount_reg[8] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[8]),
        .Q(rCount_reg[8]),
        .R(SR));
  FDRE \rCount_reg[9] 
       (.C(iClock),
        .CE(\rCount_reg[0]_0 ),
        .D(p_0_in[9]),
        .Q(rCount_reg[9]),
        .R(SR));
  FDRE rCurState_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rNextState),
        .Q(rCurState_reg_0),
        .R(iReset));
  FDRE \rLength_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(D[0]),
        .Q(\rLength_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rLength_reg[10] 
       (.C(iClock),
        .CE(E),
        .D(D[10]),
        .Q(\rLength_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rLength_reg[11] 
       (.C(iClock),
        .CE(E),
        .D(D[11]),
        .Q(\rLength_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rLength_reg[12] 
       (.C(iClock),
        .CE(E),
        .D(D[12]),
        .Q(\rLength_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rLength_reg[13] 
       (.C(iClock),
        .CE(E),
        .D(D[13]),
        .Q(\rLength_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rLength_reg[14] 
       (.C(iClock),
        .CE(E),
        .D(D[14]),
        .Q(\rLength_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rLength_reg[15] 
       (.C(iClock),
        .CE(E),
        .D(D[15]),
        .Q(\rLength_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rLength_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(D[1]),
        .Q(\rLength_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rLength_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(D[2]),
        .Q(\rLength_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rLength_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(D[3]),
        .Q(\rLength_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rLength_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(D[4]),
        .Q(\rLength_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rLength_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(D[5]),
        .Q(\rLength_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rLength_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(D[6]),
        .Q(\rLength_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rLength_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(D[7]),
        .Q(\rLength_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rLength_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(D[8]),
        .Q(\rLength_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rLength_reg[9] 
       (.C(iClock),
        .CE(E),
        .D(D[9]),
        .Q(\rLength_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "DispExecutor" *) 
module sys_top_t4nfc_hlper_0_0_DispExecutor
   (Q,
    rZero_reg,
    rBufWordWriteValid_reg_0,
    rBufHalfWordWriteValid_reg_0,
    \FSM_onehot_rCurState_reg[1]_0 ,
    iROMRData_0_sp_1,
    \FSM_onehot_rCurState_reg[4]_0 ,
    p_0_in,
    \iROMRData[28] ,
    E,
    \FSM_onehot_rCurState_reg[2]_0 ,
    \iROMRData[23] ,
    \iROMRData[22] ,
    iROMRData_18_sp_1,
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0 ,
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ,
    addrb,
    D,
    \rResult_reg[15] ,
    \rResult_reg[15]_0 ,
    iROMRData,
    iReset,
    rZero_reg_0,
    iClock,
    rBufWordWriteValid_reg_1,
    rBufHalfWordWriteValid_reg_1,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \rNumberOfItems_reg[31] ,
    doutb,
    \FSM_onehot_rCurState_reg[3]_0 ,
    \FSM_onehot_rCurState_reg[2]_1 );
  output [31:0]Q;
  output [0:0]rZero_reg;
  output rBufWordWriteValid_reg_0;
  output rBufHalfWordWriteValid_reg_0;
  output \FSM_onehot_rCurState_reg[1]_0 ;
  output iROMRData_0_sp_1;
  output \FSM_onehot_rCurState_reg[4]_0 ;
  output [0:0]p_0_in;
  output [0:0]\iROMRData[28] ;
  output [0:0]E;
  output [0:0]\FSM_onehot_rCurState_reg[2]_0 ;
  output [0:0]\iROMRData[23] ;
  output [1:0]\iROMRData[22] ;
  output iROMRData_18_sp_1;
  output \gen_wr_b.gen_word_narrow.mem_reg_bram_0 ;
  output \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ;
  output [4:0]addrb;
  output [15:0]D;
  output [15:0]\rResult_reg[15] ;
  output [31:0]\rResult_reg[15]_0 ;
  input [31:0]iROMRData;
  input iReset;
  input rZero_reg_0;
  input iClock;
  input rBufWordWriteValid_reg_1;
  input rBufHalfWordWriteValid_reg_1;
  input \FSM_onehot_rCurState_reg[0]_0 ;
  input [0:0]\rNumberOfItems_reg[31] ;
  input [31:0]doutb;
  input \FSM_onehot_rCurState_reg[3]_0 ;
  input \FSM_onehot_rCurState_reg[2]_1 ;

  wire [15:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState[0]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState[6]_i_1_n_0 ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[1]_0 ;
  wire [0:0]\FSM_onehot_rCurState_reg[2]_0 ;
  wire \FSM_onehot_rCurState_reg[2]_1 ;
  wire \FSM_onehot_rCurState_reg[3]_0 ;
  wire \FSM_onehot_rCurState_reg[4]_0 ;
  wire \FSM_onehot_rCurState_reg_n_0_[3] ;
  wire \FSM_onehot_rCurState_reg_n_0_[6] ;
  wire Inst_ALU_n_8;
  wire [31:0]Q;
  wire [4:0]addrb;
  wire [31:0]doutb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_bram_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ;
  wire iClock;
  wire [31:0]iROMRData;
  wire [1:0]\iROMRData[22] ;
  wire [0:0]\iROMRData[23] ;
  wire [0:0]\iROMRData[28] ;
  wire iROMRData_0_sn_1;
  wire iROMRData_18_sn_1;
  wire iReset;
  wire i__carry_i_1__0_n_0;
  wire [31:0]in11;
  wire [31:1]in12;
  wire [0:0]p_0_in;
  wire p_0_in7_in;
  wire p_0_in9_in;
  wire p_1_in;
  wire rBufHalfWordWriteValid_reg_0;
  wire rBufHalfWordWriteValid_reg_1;
  wire rBufWordWriteValid_i_3_n_0;
  wire rBufWordWriteValid_i_5_n_0;
  wire rBufWordWriteValid_i_6_n_0;
  wire rBufWordWriteValid_reg_0;
  wire rBufWordWriteValid_reg_1;
  wire rGPRegisterB;
  wire \rGPRegisterB_reg_n_0_[0] ;
  wire \rGPRegisterB_reg_n_0_[10] ;
  wire \rGPRegisterB_reg_n_0_[11] ;
  wire \rGPRegisterB_reg_n_0_[12] ;
  wire \rGPRegisterB_reg_n_0_[13] ;
  wire \rGPRegisterB_reg_n_0_[14] ;
  wire \rGPRegisterB_reg_n_0_[15] ;
  wire \rGPRegisterB_reg_n_0_[16] ;
  wire \rGPRegisterB_reg_n_0_[17] ;
  wire \rGPRegisterB_reg_n_0_[18] ;
  wire \rGPRegisterB_reg_n_0_[19] ;
  wire \rGPRegisterB_reg_n_0_[1] ;
  wire \rGPRegisterB_reg_n_0_[20] ;
  wire \rGPRegisterB_reg_n_0_[21] ;
  wire \rGPRegisterB_reg_n_0_[22] ;
  wire \rGPRegisterB_reg_n_0_[23] ;
  wire \rGPRegisterB_reg_n_0_[24] ;
  wire \rGPRegisterB_reg_n_0_[25] ;
  wire \rGPRegisterB_reg_n_0_[26] ;
  wire \rGPRegisterB_reg_n_0_[27] ;
  wire \rGPRegisterB_reg_n_0_[28] ;
  wire \rGPRegisterB_reg_n_0_[29] ;
  wire \rGPRegisterB_reg_n_0_[2] ;
  wire \rGPRegisterB_reg_n_0_[30] ;
  wire \rGPRegisterB_reg_n_0_[31] ;
  wire \rGPRegisterB_reg_n_0_[3] ;
  wire \rGPRegisterB_reg_n_0_[4] ;
  wire \rGPRegisterB_reg_n_0_[5] ;
  wire \rGPRegisterB_reg_n_0_[6] ;
  wire \rGPRegisterB_reg_n_0_[7] ;
  wire \rGPRegisterB_reg_n_0_[8] ;
  wire \rGPRegisterB_reg_n_0_[9] ;
  wire rGPRegisterC;
  wire \rGPRegisterC_reg_n_0_[0] ;
  wire \rGPRegisterC_reg_n_0_[10] ;
  wire \rGPRegisterC_reg_n_0_[11] ;
  wire \rGPRegisterC_reg_n_0_[12] ;
  wire \rGPRegisterC_reg_n_0_[13] ;
  wire \rGPRegisterC_reg_n_0_[14] ;
  wire \rGPRegisterC_reg_n_0_[15] ;
  wire \rGPRegisterC_reg_n_0_[16] ;
  wire \rGPRegisterC_reg_n_0_[17] ;
  wire \rGPRegisterC_reg_n_0_[18] ;
  wire \rGPRegisterC_reg_n_0_[19] ;
  wire \rGPRegisterC_reg_n_0_[1] ;
  wire \rGPRegisterC_reg_n_0_[20] ;
  wire \rGPRegisterC_reg_n_0_[21] ;
  wire \rGPRegisterC_reg_n_0_[22] ;
  wire \rGPRegisterC_reg_n_0_[23] ;
  wire \rGPRegisterC_reg_n_0_[24] ;
  wire \rGPRegisterC_reg_n_0_[25] ;
  wire \rGPRegisterC_reg_n_0_[26] ;
  wire \rGPRegisterC_reg_n_0_[27] ;
  wire \rGPRegisterC_reg_n_0_[28] ;
  wire \rGPRegisterC_reg_n_0_[29] ;
  wire \rGPRegisterC_reg_n_0_[2] ;
  wire \rGPRegisterC_reg_n_0_[30] ;
  wire \rGPRegisterC_reg_n_0_[31] ;
  wire \rGPRegisterC_reg_n_0_[3] ;
  wire \rGPRegisterC_reg_n_0_[4] ;
  wire \rGPRegisterC_reg_n_0_[5] ;
  wire \rGPRegisterC_reg_n_0_[6] ;
  wire \rGPRegisterC_reg_n_0_[7] ;
  wire \rGPRegisterC_reg_n_0_[8] ;
  wire \rGPRegisterC_reg_n_0_[9] ;
  wire rGPRegisterD;
  wire \rGPRegisterD_reg_n_0_[0] ;
  wire \rGPRegisterD_reg_n_0_[10] ;
  wire \rGPRegisterD_reg_n_0_[11] ;
  wire \rGPRegisterD_reg_n_0_[12] ;
  wire \rGPRegisterD_reg_n_0_[13] ;
  wire \rGPRegisterD_reg_n_0_[14] ;
  wire \rGPRegisterD_reg_n_0_[15] ;
  wire \rGPRegisterD_reg_n_0_[16] ;
  wire \rGPRegisterD_reg_n_0_[17] ;
  wire \rGPRegisterD_reg_n_0_[18] ;
  wire \rGPRegisterD_reg_n_0_[19] ;
  wire \rGPRegisterD_reg_n_0_[1] ;
  wire \rGPRegisterD_reg_n_0_[20] ;
  wire \rGPRegisterD_reg_n_0_[21] ;
  wire \rGPRegisterD_reg_n_0_[22] ;
  wire \rGPRegisterD_reg_n_0_[23] ;
  wire \rGPRegisterD_reg_n_0_[24] ;
  wire \rGPRegisterD_reg_n_0_[25] ;
  wire \rGPRegisterD_reg_n_0_[26] ;
  wire \rGPRegisterD_reg_n_0_[27] ;
  wire \rGPRegisterD_reg_n_0_[28] ;
  wire \rGPRegisterD_reg_n_0_[29] ;
  wire \rGPRegisterD_reg_n_0_[2] ;
  wire \rGPRegisterD_reg_n_0_[30] ;
  wire \rGPRegisterD_reg_n_0_[31] ;
  wire \rGPRegisterD_reg_n_0_[3] ;
  wire \rGPRegisterD_reg_n_0_[4] ;
  wire \rGPRegisterD_reg_n_0_[5] ;
  wire \rGPRegisterD_reg_n_0_[6] ;
  wire \rGPRegisterD_reg_n_0_[7] ;
  wire \rGPRegisterD_reg_n_0_[8] ;
  wire \rGPRegisterD_reg_n_0_[9] ;
  wire rGPRegisterE;
  wire \rGPRegisterE_reg_n_0_[0] ;
  wire \rGPRegisterE_reg_n_0_[10] ;
  wire \rGPRegisterE_reg_n_0_[11] ;
  wire \rGPRegisterE_reg_n_0_[12] ;
  wire \rGPRegisterE_reg_n_0_[13] ;
  wire \rGPRegisterE_reg_n_0_[14] ;
  wire \rGPRegisterE_reg_n_0_[15] ;
  wire \rGPRegisterE_reg_n_0_[16] ;
  wire \rGPRegisterE_reg_n_0_[17] ;
  wire \rGPRegisterE_reg_n_0_[18] ;
  wire \rGPRegisterE_reg_n_0_[19] ;
  wire \rGPRegisterE_reg_n_0_[1] ;
  wire \rGPRegisterE_reg_n_0_[20] ;
  wire \rGPRegisterE_reg_n_0_[21] ;
  wire \rGPRegisterE_reg_n_0_[22] ;
  wire \rGPRegisterE_reg_n_0_[23] ;
  wire \rGPRegisterE_reg_n_0_[24] ;
  wire \rGPRegisterE_reg_n_0_[25] ;
  wire \rGPRegisterE_reg_n_0_[26] ;
  wire \rGPRegisterE_reg_n_0_[27] ;
  wire \rGPRegisterE_reg_n_0_[28] ;
  wire \rGPRegisterE_reg_n_0_[29] ;
  wire \rGPRegisterE_reg_n_0_[2] ;
  wire \rGPRegisterE_reg_n_0_[30] ;
  wire \rGPRegisterE_reg_n_0_[31] ;
  wire \rGPRegisterE_reg_n_0_[3] ;
  wire \rGPRegisterE_reg_n_0_[4] ;
  wire \rGPRegisterE_reg_n_0_[5] ;
  wire \rGPRegisterE_reg_n_0_[6] ;
  wire \rGPRegisterE_reg_n_0_[7] ;
  wire \rGPRegisterE_reg_n_0_[8] ;
  wire \rGPRegisterE_reg_n_0_[9] ;
  wire rGPRegisterF;
  wire \rGPRegisterF_reg_n_0_[0] ;
  wire \rGPRegisterF_reg_n_0_[10] ;
  wire \rGPRegisterF_reg_n_0_[11] ;
  wire \rGPRegisterF_reg_n_0_[12] ;
  wire \rGPRegisterF_reg_n_0_[13] ;
  wire \rGPRegisterF_reg_n_0_[14] ;
  wire \rGPRegisterF_reg_n_0_[15] ;
  wire \rGPRegisterF_reg_n_0_[16] ;
  wire \rGPRegisterF_reg_n_0_[17] ;
  wire \rGPRegisterF_reg_n_0_[18] ;
  wire \rGPRegisterF_reg_n_0_[19] ;
  wire \rGPRegisterF_reg_n_0_[1] ;
  wire \rGPRegisterF_reg_n_0_[20] ;
  wire \rGPRegisterF_reg_n_0_[21] ;
  wire \rGPRegisterF_reg_n_0_[22] ;
  wire \rGPRegisterF_reg_n_0_[23] ;
  wire \rGPRegisterF_reg_n_0_[24] ;
  wire \rGPRegisterF_reg_n_0_[25] ;
  wire \rGPRegisterF_reg_n_0_[26] ;
  wire \rGPRegisterF_reg_n_0_[27] ;
  wire \rGPRegisterF_reg_n_0_[28] ;
  wire \rGPRegisterF_reg_n_0_[29] ;
  wire \rGPRegisterF_reg_n_0_[2] ;
  wire \rGPRegisterF_reg_n_0_[30] ;
  wire \rGPRegisterF_reg_n_0_[31] ;
  wire \rGPRegisterF_reg_n_0_[3] ;
  wire \rGPRegisterF_reg_n_0_[4] ;
  wire \rGPRegisterF_reg_n_0_[5] ;
  wire \rGPRegisterF_reg_n_0_[6] ;
  wire \rGPRegisterF_reg_n_0_[7] ;
  wire \rGPRegisterF_reg_n_0_[8] ;
  wire \rGPRegisterF_reg_n_0_[9] ;
  wire rGPRegisterG;
  wire \rGPRegisterG_reg_n_0_[0] ;
  wire \rGPRegisterG_reg_n_0_[10] ;
  wire \rGPRegisterG_reg_n_0_[11] ;
  wire \rGPRegisterG_reg_n_0_[12] ;
  wire \rGPRegisterG_reg_n_0_[13] ;
  wire \rGPRegisterG_reg_n_0_[14] ;
  wire \rGPRegisterG_reg_n_0_[15] ;
  wire \rGPRegisterG_reg_n_0_[16] ;
  wire \rGPRegisterG_reg_n_0_[17] ;
  wire \rGPRegisterG_reg_n_0_[18] ;
  wire \rGPRegisterG_reg_n_0_[19] ;
  wire \rGPRegisterG_reg_n_0_[1] ;
  wire \rGPRegisterG_reg_n_0_[20] ;
  wire \rGPRegisterG_reg_n_0_[21] ;
  wire \rGPRegisterG_reg_n_0_[22] ;
  wire \rGPRegisterG_reg_n_0_[23] ;
  wire \rGPRegisterG_reg_n_0_[24] ;
  wire \rGPRegisterG_reg_n_0_[25] ;
  wire \rGPRegisterG_reg_n_0_[26] ;
  wire \rGPRegisterG_reg_n_0_[27] ;
  wire \rGPRegisterG_reg_n_0_[28] ;
  wire \rGPRegisterG_reg_n_0_[29] ;
  wire \rGPRegisterG_reg_n_0_[2] ;
  wire \rGPRegisterG_reg_n_0_[30] ;
  wire \rGPRegisterG_reg_n_0_[31] ;
  wire \rGPRegisterG_reg_n_0_[3] ;
  wire \rGPRegisterG_reg_n_0_[4] ;
  wire \rGPRegisterG_reg_n_0_[5] ;
  wire \rGPRegisterG_reg_n_0_[6] ;
  wire \rGPRegisterG_reg_n_0_[7] ;
  wire \rGPRegisterG_reg_n_0_[8] ;
  wire \rGPRegisterG_reg_n_0_[9] ;
  wire rGPRegisterH;
  wire \rGPRegisterH_reg_n_0_[0] ;
  wire \rGPRegisterH_reg_n_0_[10] ;
  wire \rGPRegisterH_reg_n_0_[11] ;
  wire \rGPRegisterH_reg_n_0_[12] ;
  wire \rGPRegisterH_reg_n_0_[13] ;
  wire \rGPRegisterH_reg_n_0_[14] ;
  wire \rGPRegisterH_reg_n_0_[15] ;
  wire \rGPRegisterH_reg_n_0_[16] ;
  wire \rGPRegisterH_reg_n_0_[17] ;
  wire \rGPRegisterH_reg_n_0_[18] ;
  wire \rGPRegisterH_reg_n_0_[19] ;
  wire \rGPRegisterH_reg_n_0_[1] ;
  wire \rGPRegisterH_reg_n_0_[20] ;
  wire \rGPRegisterH_reg_n_0_[21] ;
  wire \rGPRegisterH_reg_n_0_[22] ;
  wire \rGPRegisterH_reg_n_0_[23] ;
  wire \rGPRegisterH_reg_n_0_[24] ;
  wire \rGPRegisterH_reg_n_0_[25] ;
  wire \rGPRegisterH_reg_n_0_[26] ;
  wire \rGPRegisterH_reg_n_0_[27] ;
  wire \rGPRegisterH_reg_n_0_[28] ;
  wire \rGPRegisterH_reg_n_0_[29] ;
  wire \rGPRegisterH_reg_n_0_[2] ;
  wire \rGPRegisterH_reg_n_0_[30] ;
  wire \rGPRegisterH_reg_n_0_[31] ;
  wire \rGPRegisterH_reg_n_0_[3] ;
  wire \rGPRegisterH_reg_n_0_[4] ;
  wire \rGPRegisterH_reg_n_0_[5] ;
  wire \rGPRegisterH_reg_n_0_[6] ;
  wire \rGPRegisterH_reg_n_0_[7] ;
  wire \rGPRegisterH_reg_n_0_[8] ;
  wire \rGPRegisterH_reg_n_0_[9] ;
  wire [0:0]\rNumberOfItems_reg[31] ;
  wire rProgramCounter;
  wire rProgramCounter0_carry__0_i_1_n_0;
  wire rProgramCounter0_carry__0_i_2_n_0;
  wire rProgramCounter0_carry__0_i_3_n_0;
  wire rProgramCounter0_carry__0_i_4_n_0;
  wire rProgramCounter0_carry__0_i_5_n_0;
  wire rProgramCounter0_carry__0_i_6_n_0;
  wire rProgramCounter0_carry__0_i_7_n_0;
  wire rProgramCounter0_carry__0_i_8_n_0;
  wire rProgramCounter0_carry__0_n_0;
  wire rProgramCounter0_carry__0_n_1;
  wire rProgramCounter0_carry__0_n_2;
  wire rProgramCounter0_carry__0_n_3;
  wire rProgramCounter0_carry__0_n_4;
  wire rProgramCounter0_carry__0_n_5;
  wire rProgramCounter0_carry__0_n_6;
  wire rProgramCounter0_carry__0_n_7;
  wire rProgramCounter0_carry__1_i_1_n_0;
  wire rProgramCounter0_carry__1_i_2_n_0;
  wire rProgramCounter0_carry__1_i_3_n_0;
  wire rProgramCounter0_carry__1_i_4_n_0;
  wire rProgramCounter0_carry__1_i_5_n_0;
  wire rProgramCounter0_carry__1_i_6_n_0;
  wire rProgramCounter0_carry__1_i_7_n_0;
  wire rProgramCounter0_carry__1_i_8_n_0;
  wire rProgramCounter0_carry__1_i_9_n_0;
  wire rProgramCounter0_carry__1_n_0;
  wire rProgramCounter0_carry__1_n_1;
  wire rProgramCounter0_carry__1_n_2;
  wire rProgramCounter0_carry__1_n_3;
  wire rProgramCounter0_carry__1_n_4;
  wire rProgramCounter0_carry__1_n_5;
  wire rProgramCounter0_carry__1_n_6;
  wire rProgramCounter0_carry__1_n_7;
  wire rProgramCounter0_carry__2_i_1_n_0;
  wire rProgramCounter0_carry__2_i_2_n_0;
  wire rProgramCounter0_carry__2_i_3_n_0;
  wire rProgramCounter0_carry__2_i_4_n_0;
  wire rProgramCounter0_carry__2_i_5_n_0;
  wire rProgramCounter0_carry__2_i_6_n_0;
  wire rProgramCounter0_carry__2_i_7_n_0;
  wire rProgramCounter0_carry__2_i_8_n_0;
  wire rProgramCounter0_carry__2_n_1;
  wire rProgramCounter0_carry__2_n_2;
  wire rProgramCounter0_carry__2_n_3;
  wire rProgramCounter0_carry__2_n_4;
  wire rProgramCounter0_carry__2_n_5;
  wire rProgramCounter0_carry__2_n_6;
  wire rProgramCounter0_carry__2_n_7;
  wire rProgramCounter0_carry_i_1_n_0;
  wire rProgramCounter0_carry_i_2_n_0;
  wire rProgramCounter0_carry_i_3_n_0;
  wire rProgramCounter0_carry_i_4_n_0;
  wire rProgramCounter0_carry_i_5_n_0;
  wire rProgramCounter0_carry_i_6_n_0;
  wire rProgramCounter0_carry_i_7_n_0;
  wire rProgramCounter0_carry_i_8_n_0;
  wire rProgramCounter0_carry_n_0;
  wire rProgramCounter0_carry_n_1;
  wire rProgramCounter0_carry_n_2;
  wire rProgramCounter0_carry_n_3;
  wire rProgramCounter0_carry_n_4;
  wire rProgramCounter0_carry_n_5;
  wire rProgramCounter0_carry_n_6;
  wire rProgramCounter0_carry_n_7;
  wire \rProgramCounter0_inferred__0/i__carry__0_n_0 ;
  wire \rProgramCounter0_inferred__0/i__carry__0_n_1 ;
  wire \rProgramCounter0_inferred__0/i__carry__0_n_2 ;
  wire \rProgramCounter0_inferred__0/i__carry__0_n_3 ;
  wire \rProgramCounter0_inferred__0/i__carry__0_n_4 ;
  wire \rProgramCounter0_inferred__0/i__carry__0_n_5 ;
  wire \rProgramCounter0_inferred__0/i__carry__0_n_6 ;
  wire \rProgramCounter0_inferred__0/i__carry__0_n_7 ;
  wire \rProgramCounter0_inferred__0/i__carry__1_n_0 ;
  wire \rProgramCounter0_inferred__0/i__carry__1_n_1 ;
  wire \rProgramCounter0_inferred__0/i__carry__1_n_2 ;
  wire \rProgramCounter0_inferred__0/i__carry__1_n_3 ;
  wire \rProgramCounter0_inferred__0/i__carry__1_n_4 ;
  wire \rProgramCounter0_inferred__0/i__carry__1_n_5 ;
  wire \rProgramCounter0_inferred__0/i__carry__1_n_6 ;
  wire \rProgramCounter0_inferred__0/i__carry__1_n_7 ;
  wire \rProgramCounter0_inferred__0/i__carry__2_n_2 ;
  wire \rProgramCounter0_inferred__0/i__carry__2_n_3 ;
  wire \rProgramCounter0_inferred__0/i__carry__2_n_4 ;
  wire \rProgramCounter0_inferred__0/i__carry__2_n_5 ;
  wire \rProgramCounter0_inferred__0/i__carry__2_n_6 ;
  wire \rProgramCounter0_inferred__0/i__carry__2_n_7 ;
  wire \rProgramCounter0_inferred__0/i__carry_n_0 ;
  wire \rProgramCounter0_inferred__0/i__carry_n_1 ;
  wire \rProgramCounter0_inferred__0/i__carry_n_2 ;
  wire \rProgramCounter0_inferred__0/i__carry_n_3 ;
  wire \rProgramCounter0_inferred__0/i__carry_n_4 ;
  wire \rProgramCounter0_inferred__0/i__carry_n_5 ;
  wire \rProgramCounter0_inferred__0/i__carry_n_6 ;
  wire \rProgramCounter0_inferred__0/i__carry_n_7 ;
  wire \rProgramCounter[0]_i_1_n_0 ;
  wire \rProgramCounter[10]_i_1_n_0 ;
  wire \rProgramCounter[11]_i_1_n_0 ;
  wire \rProgramCounter[12]_i_1_n_0 ;
  wire \rProgramCounter[13]_i_1_n_0 ;
  wire \rProgramCounter[14]_i_1_n_0 ;
  wire \rProgramCounter[15]_i_1_n_0 ;
  wire \rProgramCounter[16]_i_1_n_0 ;
  wire \rProgramCounter[17]_i_1_n_0 ;
  wire \rProgramCounter[18]_i_1_n_0 ;
  wire \rProgramCounter[19]_i_1_n_0 ;
  wire \rProgramCounter[1]_i_1_n_0 ;
  wire \rProgramCounter[20]_i_1_n_0 ;
  wire \rProgramCounter[21]_i_1_n_0 ;
  wire \rProgramCounter[22]_i_1_n_0 ;
  wire \rProgramCounter[23]_i_1_n_0 ;
  wire \rProgramCounter[24]_i_1_n_0 ;
  wire \rProgramCounter[25]_i_1_n_0 ;
  wire \rProgramCounter[26]_i_1_n_0 ;
  wire \rProgramCounter[27]_i_1_n_0 ;
  wire \rProgramCounter[28]_i_1_n_0 ;
  wire \rProgramCounter[29]_i_1_n_0 ;
  wire \rProgramCounter[2]_i_1_n_0 ;
  wire \rProgramCounter[30]_i_1_n_0 ;
  wire \rProgramCounter[31]_i_2_n_0 ;
  wire \rProgramCounter[3]_i_1_n_0 ;
  wire \rProgramCounter[4]_i_1_n_0 ;
  wire \rProgramCounter[5]_i_1_n_0 ;
  wire \rProgramCounter[6]_i_1_n_0 ;
  wire \rProgramCounter[7]_i_1_n_0 ;
  wire \rProgramCounter[8]_i_1_n_0 ;
  wire \rProgramCounter[9]_i_1_n_0 ;
  wire [15:0]\rResult_reg[15] ;
  wire [31:0]\rResult_reg[15]_0 ;
  wire [0:0]rZero_reg;
  wire rZero_reg_0;
  wire [31:16]wBufWordWriteData;
  wire wSPPopBundleReady;
  wire [7:7]NLW_rProgramCounter0_carry__2_CO_UNCONNECTED;
  wire [7:6]\NLW_rProgramCounter0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [7:7]\NLW_rProgramCounter0_inferred__0/i__carry__2_O_UNCONNECTED ;

  assign iROMRData_0_sp_1 = iROMRData_0_sn_1;
  assign iROMRData_18_sp_1 = iROMRData_18_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_rCurState[0]_i_1 
       (.I0(wSPPopBundleReady),
        .I1(\FSM_onehot_rCurState_reg[0]_0 ),
        .I2(p_0_in9_in),
        .O(\FSM_onehot_rCurState[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \FSM_onehot_rCurState[1]_i_1__1 
       (.I0(iROMRData[30]),
        .I1(iROMRData[31]),
        .I2(p_0_in7_in),
        .O(\FSM_onehot_rCurState[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_rCurState[6]_i_1 
       (.I0(p_0_in9_in),
        .I1(\FSM_onehot_rCurState_reg[0]_0 ),
        .O(\FSM_onehot_rCurState[6]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1_n_0 ),
        .Q(p_0_in9_in),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1__1_n_0 ),
        .Q(wSPPopBundleReady),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(Inst_ALU_n_8),
        .Q(\FSM_onehot_rCurState_reg[2]_0 ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(rProgramCounter),
        .Q(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(p_1_in),
        .Q(p_0_in7_in),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[5] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .Q(p_1_in),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_Decode:0100000,State_Execute:0010000,State_Halt:0000001,State_LeavingHalt:1000000,State_EnteringHalt:0000010,State_WriteWait:0000100,State_Fetch:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[6] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[6]_i_1_n_0 ),
        .Q(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .R(iReset));
  sys_top_t4nfc_hlper_0_0_DispALU Inst_ALU
       (.D({rProgramCounter,Inst_ALU_n_8}),
        .\FSM_onehot_rCurState_reg[2] (\FSM_onehot_rCurState_reg[2]_1 ),
        .\FSM_onehot_rCurState_reg[3] ({\FSM_onehot_rCurState_reg_n_0_[6] ,p_1_in,p_0_in7_in,\FSM_onehot_rCurState_reg[2]_0 ,p_0_in9_in}),
        .\FSM_onehot_rCurState_reg[3]_0 (\FSM_onehot_rCurState_reg[3]_0 ),
        .\FSM_onehot_rCurState_reg[4] (\FSM_onehot_rCurState_reg[4]_0 ),
        .Q({\rGPRegisterB_reg_n_0_[31] ,\rGPRegisterB_reg_n_0_[30] ,\rGPRegisterB_reg_n_0_[29] ,\rGPRegisterB_reg_n_0_[28] ,\rGPRegisterB_reg_n_0_[27] ,\rGPRegisterB_reg_n_0_[26] ,\rGPRegisterB_reg_n_0_[25] ,\rGPRegisterB_reg_n_0_[24] ,\rGPRegisterB_reg_n_0_[23] ,\rGPRegisterB_reg_n_0_[22] ,\rGPRegisterB_reg_n_0_[21] ,\rGPRegisterB_reg_n_0_[20] ,\rGPRegisterB_reg_n_0_[19] ,\rGPRegisterB_reg_n_0_[18] ,\rGPRegisterB_reg_n_0_[17] ,\rGPRegisterB_reg_n_0_[16] ,\rGPRegisterB_reg_n_0_[15] ,\rGPRegisterB_reg_n_0_[14] ,\rGPRegisterB_reg_n_0_[13] ,\rGPRegisterB_reg_n_0_[12] ,\rGPRegisterB_reg_n_0_[11] ,\rGPRegisterB_reg_n_0_[10] ,\rGPRegisterB_reg_n_0_[9] ,\rGPRegisterB_reg_n_0_[8] ,\rGPRegisterB_reg_n_0_[7] ,\rGPRegisterB_reg_n_0_[6] ,\rGPRegisterB_reg_n_0_[5] ,\rGPRegisterB_reg_n_0_[4] ,\rGPRegisterB_reg_n_0_[3] ,\rGPRegisterB_reg_n_0_[2] ,\rGPRegisterB_reg_n_0_[1] ,\rGPRegisterB_reg_n_0_[0] }),
        .doutb(doutb),
        .\gen_wr_b.gen_word_narrow.mem_reg_bram_0 (\gen_wr_b.gen_word_narrow.mem_reg_bram_0 ),
        .\gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 (\gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ),
        .iClock(iClock),
        .iROMRData({iROMRData[31:26],iROMRData[23],iROMRData[21:0]}),
        .\iROMRData[28] (\iROMRData[28] ),
        .iROMRData_0_sp_1(iROMRData_0_sn_1),
        .iROMRData_18_sp_1(iROMRData_18_sn_1),
        .iReset(iReset),
        .rBufHalfWordWriteValid_reg(rBufWordWriteValid_i_3_n_0),
        .rBufHalfWordWriteValid_reg_0(rBufWordWriteValid_i_5_n_0),
        .rBufHalfWordWriteValid_reg_1(\FSM_onehot_rCurState_reg[0]_0 ),
        .rCmpResult0_carry__2_i_1_0({\rGPRegisterC_reg_n_0_[31] ,\rGPRegisterC_reg_n_0_[30] ,\rGPRegisterC_reg_n_0_[29] ,\rGPRegisterC_reg_n_0_[28] ,\rGPRegisterC_reg_n_0_[27] ,\rGPRegisterC_reg_n_0_[26] ,\rGPRegisterC_reg_n_0_[25] ,\rGPRegisterC_reg_n_0_[24] ,\rGPRegisterC_reg_n_0_[23] ,\rGPRegisterC_reg_n_0_[22] ,\rGPRegisterC_reg_n_0_[21] ,\rGPRegisterC_reg_n_0_[20] ,\rGPRegisterC_reg_n_0_[19] ,\rGPRegisterC_reg_n_0_[18] ,\rGPRegisterC_reg_n_0_[17] ,\rGPRegisterC_reg_n_0_[16] ,\rGPRegisterC_reg_n_0_[15] ,\rGPRegisterC_reg_n_0_[14] ,\rGPRegisterC_reg_n_0_[13] ,\rGPRegisterC_reg_n_0_[12] ,\rGPRegisterC_reg_n_0_[11] ,\rGPRegisterC_reg_n_0_[10] ,\rGPRegisterC_reg_n_0_[9] ,\rGPRegisterC_reg_n_0_[8] ,\rGPRegisterC_reg_n_0_[7] ,\rGPRegisterC_reg_n_0_[6] ,\rGPRegisterC_reg_n_0_[5] ,\rGPRegisterC_reg_n_0_[4] ,\rGPRegisterC_reg_n_0_[3] ,\rGPRegisterC_reg_n_0_[2] ,\rGPRegisterC_reg_n_0_[1] ,\rGPRegisterC_reg_n_0_[0] }),
        .rCmpResult0_carry__2_i_1_1({\rGPRegisterD_reg_n_0_[31] ,\rGPRegisterD_reg_n_0_[30] ,\rGPRegisterD_reg_n_0_[29] ,\rGPRegisterD_reg_n_0_[28] ,\rGPRegisterD_reg_n_0_[27] ,\rGPRegisterD_reg_n_0_[26] ,\rGPRegisterD_reg_n_0_[25] ,\rGPRegisterD_reg_n_0_[24] ,\rGPRegisterD_reg_n_0_[23] ,\rGPRegisterD_reg_n_0_[22] ,\rGPRegisterD_reg_n_0_[21] ,\rGPRegisterD_reg_n_0_[20] ,\rGPRegisterD_reg_n_0_[19] ,\rGPRegisterD_reg_n_0_[18] ,\rGPRegisterD_reg_n_0_[17] ,\rGPRegisterD_reg_n_0_[16] ,\rGPRegisterD_reg_n_0_[15] ,\rGPRegisterD_reg_n_0_[14] ,\rGPRegisterD_reg_n_0_[13] ,\rGPRegisterD_reg_n_0_[12] ,\rGPRegisterD_reg_n_0_[11] ,\rGPRegisterD_reg_n_0_[10] ,\rGPRegisterD_reg_n_0_[9] ,\rGPRegisterD_reg_n_0_[8] ,\rGPRegisterD_reg_n_0_[7] ,\rGPRegisterD_reg_n_0_[6] ,\rGPRegisterD_reg_n_0_[5] ,\rGPRegisterD_reg_n_0_[4] ,\rGPRegisterD_reg_n_0_[3] ,\rGPRegisterD_reg_n_0_[2] ,\rGPRegisterD_reg_n_0_[1] ,\rGPRegisterD_reg_n_0_[0] }),
        .rCmpResult0_carry__2_i_1_2({\rGPRegisterH_reg_n_0_[31] ,\rGPRegisterH_reg_n_0_[30] ,\rGPRegisterH_reg_n_0_[29] ,\rGPRegisterH_reg_n_0_[28] ,\rGPRegisterH_reg_n_0_[27] ,\rGPRegisterH_reg_n_0_[26] ,\rGPRegisterH_reg_n_0_[25] ,\rGPRegisterH_reg_n_0_[24] ,\rGPRegisterH_reg_n_0_[23] ,\rGPRegisterH_reg_n_0_[22] ,\rGPRegisterH_reg_n_0_[21] ,\rGPRegisterH_reg_n_0_[20] ,\rGPRegisterH_reg_n_0_[19] ,\rGPRegisterH_reg_n_0_[18] ,\rGPRegisterH_reg_n_0_[17] ,\rGPRegisterH_reg_n_0_[16] ,\rGPRegisterH_reg_n_0_[15] ,\rGPRegisterH_reg_n_0_[14] ,\rGPRegisterH_reg_n_0_[13] ,\rGPRegisterH_reg_n_0_[12] ,\rGPRegisterH_reg_n_0_[11] ,\rGPRegisterH_reg_n_0_[10] ,\rGPRegisterH_reg_n_0_[9] ,\rGPRegisterH_reg_n_0_[8] ,\rGPRegisterH_reg_n_0_[7] ,\rGPRegisterH_reg_n_0_[6] ,\rGPRegisterH_reg_n_0_[5] ,\rGPRegisterH_reg_n_0_[4] ,\rGPRegisterH_reg_n_0_[3] ,\rGPRegisterH_reg_n_0_[2] ,\rGPRegisterH_reg_n_0_[1] ,\rGPRegisterH_reg_n_0_[0] }),
        .rCmpResult0_carry__2_i_1_3({\rGPRegisterG_reg_n_0_[31] ,\rGPRegisterG_reg_n_0_[30] ,\rGPRegisterG_reg_n_0_[29] ,\rGPRegisterG_reg_n_0_[28] ,\rGPRegisterG_reg_n_0_[27] ,\rGPRegisterG_reg_n_0_[26] ,\rGPRegisterG_reg_n_0_[25] ,\rGPRegisterG_reg_n_0_[24] ,\rGPRegisterG_reg_n_0_[23] ,\rGPRegisterG_reg_n_0_[22] ,\rGPRegisterG_reg_n_0_[21] ,\rGPRegisterG_reg_n_0_[20] ,\rGPRegisterG_reg_n_0_[19] ,\rGPRegisterG_reg_n_0_[18] ,\rGPRegisterG_reg_n_0_[17] ,\rGPRegisterG_reg_n_0_[16] ,\rGPRegisterG_reg_n_0_[15] ,\rGPRegisterG_reg_n_0_[14] ,\rGPRegisterG_reg_n_0_[13] ,\rGPRegisterG_reg_n_0_[12] ,\rGPRegisterG_reg_n_0_[11] ,\rGPRegisterG_reg_n_0_[10] ,\rGPRegisterG_reg_n_0_[9] ,\rGPRegisterG_reg_n_0_[8] ,\rGPRegisterG_reg_n_0_[7] ,\rGPRegisterG_reg_n_0_[6] ,\rGPRegisterG_reg_n_0_[5] ,\rGPRegisterG_reg_n_0_[4] ,\rGPRegisterG_reg_n_0_[3] ,\rGPRegisterG_reg_n_0_[2] ,\rGPRegisterG_reg_n_0_[1] ,\rGPRegisterG_reg_n_0_[0] }),
        .rCmpResult0_carry__2_i_1_4({\rGPRegisterF_reg_n_0_[31] ,\rGPRegisterF_reg_n_0_[30] ,\rGPRegisterF_reg_n_0_[29] ,\rGPRegisterF_reg_n_0_[28] ,\rGPRegisterF_reg_n_0_[27] ,\rGPRegisterF_reg_n_0_[26] ,\rGPRegisterF_reg_n_0_[25] ,\rGPRegisterF_reg_n_0_[24] ,\rGPRegisterF_reg_n_0_[23] ,\rGPRegisterF_reg_n_0_[22] ,\rGPRegisterF_reg_n_0_[21] ,\rGPRegisterF_reg_n_0_[20] ,\rGPRegisterF_reg_n_0_[19] ,\rGPRegisterF_reg_n_0_[18] ,\rGPRegisterF_reg_n_0_[17] ,\rGPRegisterF_reg_n_0_[16] ,\rGPRegisterF_reg_n_0_[15] ,\rGPRegisterF_reg_n_0_[14] ,\rGPRegisterF_reg_n_0_[13] ,\rGPRegisterF_reg_n_0_[12] ,\rGPRegisterF_reg_n_0_[11] ,\rGPRegisterF_reg_n_0_[10] ,\rGPRegisterF_reg_n_0_[9] ,\rGPRegisterF_reg_n_0_[8] ,\rGPRegisterF_reg_n_0_[7] ,\rGPRegisterF_reg_n_0_[6] ,\rGPRegisterF_reg_n_0_[5] ,\rGPRegisterF_reg_n_0_[4] ,\rGPRegisterF_reg_n_0_[3] ,\rGPRegisterF_reg_n_0_[2] ,\rGPRegisterF_reg_n_0_[1] ,\rGPRegisterF_reg_n_0_[0] }),
        .rCmpResult0_carry__2_i_1_5({\rGPRegisterE_reg_n_0_[31] ,\rGPRegisterE_reg_n_0_[30] ,\rGPRegisterE_reg_n_0_[29] ,\rGPRegisterE_reg_n_0_[28] ,\rGPRegisterE_reg_n_0_[27] ,\rGPRegisterE_reg_n_0_[26] ,\rGPRegisterE_reg_n_0_[25] ,\rGPRegisterE_reg_n_0_[24] ,\rGPRegisterE_reg_n_0_[23] ,\rGPRegisterE_reg_n_0_[22] ,\rGPRegisterE_reg_n_0_[21] ,\rGPRegisterE_reg_n_0_[20] ,\rGPRegisterE_reg_n_0_[19] ,\rGPRegisterE_reg_n_0_[18] ,\rGPRegisterE_reg_n_0_[17] ,\rGPRegisterE_reg_n_0_[16] ,\rGPRegisterE_reg_n_0_[15] ,\rGPRegisterE_reg_n_0_[14] ,\rGPRegisterE_reg_n_0_[13] ,\rGPRegisterE_reg_n_0_[12] ,\rGPRegisterE_reg_n_0_[11] ,\rGPRegisterE_reg_n_0_[10] ,\rGPRegisterE_reg_n_0_[9] ,\rGPRegisterE_reg_n_0_[8] ,\rGPRegisterE_reg_n_0_[7] ,\rGPRegisterE_reg_n_0_[6] ,\rGPRegisterE_reg_n_0_[5] ,\rGPRegisterE_reg_n_0_[4] ,\rGPRegisterE_reg_n_0_[3] ,\rGPRegisterE_reg_n_0_[2] ,\rGPRegisterE_reg_n_0_[1] ,\rGPRegisterE_reg_n_0_[0] }),
        .\rOutLength_reg[0] (rBufHalfWordWriteValid_reg_0),
        .\rResult_reg[15]_0 (\rResult_reg[15]_0 ),
        .\rResult_reg[31]_0 (D),
        .\rResult_reg[31]_1 ({wBufWordWriteData,\rResult_reg[15] }),
        .rZero_reg_0(rZero_reg),
        .rZero_reg_1(rZero_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Inst_SPBRAM_i_10
       (.I0(iROMRData[17]),
        .I1(p_0_in9_in),
        .O(addrb[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Inst_SPBRAM_i_11
       (.I0(iROMRData[16]),
        .I1(p_0_in9_in),
        .O(addrb[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    Inst_SPBRAM_i_7
       (.I0(iROMRData[31]),
        .I1(iROMRData[30]),
        .I2(iROMRData[20]),
        .I3(p_0_in9_in),
        .O(addrb[4]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    Inst_SPBRAM_i_8
       (.I0(iROMRData[31]),
        .I1(iROMRData[30]),
        .I2(iROMRData[19]),
        .I3(p_0_in9_in),
        .O(addrb[3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Inst_SPBRAM_i_9
       (.I0(iROMRData[18]),
        .I1(p_0_in9_in),
        .O(addrb[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1__0
       (.I0(Q[2]),
        .O(i__carry_i_1__0_n_0));
  FDRE rBufHalfWordWriteValid_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rBufHalfWordWriteValid_reg_1),
        .Q(rBufHalfWordWriteValid_reg_0),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    rBufWordWriteValid_i_3
       (.I0(rBufWordWriteValid_i_6_n_0),
        .I1(\FSM_onehot_rCurState_reg_n_0_[3] ),
        .I2(p_1_in),
        .I3(\FSM_onehot_rCurState_reg[2]_0 ),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .O(rBufWordWriteValid_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rBufWordWriteValid_i_5
       (.I0(\FSM_onehot_rCurState_reg[2]_0 ),
        .I1(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .O(rBufWordWriteValid_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    rBufWordWriteValid_i_6
       (.I0(iROMRData[30]),
        .I1(iROMRData[31]),
        .I2(p_0_in7_in),
        .O(rBufWordWriteValid_i_6_n_0));
  FDRE rBufWordWriteValid_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rBufWordWriteValid_reg_1),
        .Q(rBufWordWriteValid_reg_0),
        .R(iReset));
  LUT5 #(
    .INIT(32'h00000400)) 
    \rGPRegisterB[31]_i_1 
       (.I0(iROMRData[23]),
        .I1(iROMRData[22]),
        .I2(iROMRData[25]),
        .I3(\FSM_onehot_rCurState_reg[2]_0 ),
        .I4(iROMRData[24]),
        .O(rGPRegisterB));
  FDRE \rGPRegisterB_reg[0] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [0]),
        .Q(\rGPRegisterB_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[10] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [10]),
        .Q(\rGPRegisterB_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[11] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [11]),
        .Q(\rGPRegisterB_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[12] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [12]),
        .Q(\rGPRegisterB_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[13] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [13]),
        .Q(\rGPRegisterB_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[14] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [14]),
        .Q(\rGPRegisterB_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[15] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [15]),
        .Q(\rGPRegisterB_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[16] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[16]),
        .Q(\rGPRegisterB_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[17] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[17]),
        .Q(\rGPRegisterB_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[18] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[18]),
        .Q(\rGPRegisterB_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[19] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[19]),
        .Q(\rGPRegisterB_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[1] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [1]),
        .Q(\rGPRegisterB_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[20] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[20]),
        .Q(\rGPRegisterB_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[21] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[21]),
        .Q(\rGPRegisterB_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[22] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[22]),
        .Q(\rGPRegisterB_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[23] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[23]),
        .Q(\rGPRegisterB_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[24] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[24]),
        .Q(\rGPRegisterB_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[25] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[25]),
        .Q(\rGPRegisterB_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[26] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[26]),
        .Q(\rGPRegisterB_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[27] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[27]),
        .Q(\rGPRegisterB_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[28] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[28]),
        .Q(\rGPRegisterB_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[29] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[29]),
        .Q(\rGPRegisterB_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[2] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [2]),
        .Q(\rGPRegisterB_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[30] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[30]),
        .Q(\rGPRegisterB_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[31] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(wBufWordWriteData[31]),
        .Q(\rGPRegisterB_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[3] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [3]),
        .Q(\rGPRegisterB_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[4] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [4]),
        .Q(\rGPRegisterB_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[5] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [5]),
        .Q(\rGPRegisterB_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[6] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [6]),
        .Q(\rGPRegisterB_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[7] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [7]),
        .Q(\rGPRegisterB_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[8] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [8]),
        .Q(\rGPRegisterB_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rGPRegisterB_reg[9] 
       (.C(iClock),
        .CE(rGPRegisterB),
        .D(\rResult_reg[15] [9]),
        .Q(\rGPRegisterB_reg_n_0_[9] ),
        .R(iReset));
  LUT5 #(
    .INIT(32'h00000400)) 
    \rGPRegisterC[31]_i_1 
       (.I0(iROMRData[22]),
        .I1(iROMRData[23]),
        .I2(iROMRData[25]),
        .I3(\FSM_onehot_rCurState_reg[2]_0 ),
        .I4(iROMRData[24]),
        .O(rGPRegisterC));
  FDRE \rGPRegisterC_reg[0] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [0]),
        .Q(\rGPRegisterC_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[10] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [10]),
        .Q(\rGPRegisterC_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[11] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [11]),
        .Q(\rGPRegisterC_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[12] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [12]),
        .Q(\rGPRegisterC_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[13] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [13]),
        .Q(\rGPRegisterC_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[14] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [14]),
        .Q(\rGPRegisterC_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[15] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [15]),
        .Q(\rGPRegisterC_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[16] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[16]),
        .Q(\rGPRegisterC_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[17] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[17]),
        .Q(\rGPRegisterC_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[18] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[18]),
        .Q(\rGPRegisterC_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[19] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[19]),
        .Q(\rGPRegisterC_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[1] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [1]),
        .Q(\rGPRegisterC_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[20] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[20]),
        .Q(\rGPRegisterC_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[21] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[21]),
        .Q(\rGPRegisterC_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[22] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[22]),
        .Q(\rGPRegisterC_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[23] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[23]),
        .Q(\rGPRegisterC_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[24] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[24]),
        .Q(\rGPRegisterC_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[25] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[25]),
        .Q(\rGPRegisterC_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[26] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[26]),
        .Q(\rGPRegisterC_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[27] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[27]),
        .Q(\rGPRegisterC_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[28] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[28]),
        .Q(\rGPRegisterC_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[29] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[29]),
        .Q(\rGPRegisterC_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[2] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [2]),
        .Q(\rGPRegisterC_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[30] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[30]),
        .Q(\rGPRegisterC_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[31] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(wBufWordWriteData[31]),
        .Q(\rGPRegisterC_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[3] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [3]),
        .Q(\rGPRegisterC_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[4] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [4]),
        .Q(\rGPRegisterC_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[5] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [5]),
        .Q(\rGPRegisterC_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[6] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [6]),
        .Q(\rGPRegisterC_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[7] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [7]),
        .Q(\rGPRegisterC_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[8] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [8]),
        .Q(\rGPRegisterC_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rGPRegisterC_reg[9] 
       (.C(iClock),
        .CE(rGPRegisterC),
        .D(\rResult_reg[15] [9]),
        .Q(\rGPRegisterC_reg_n_0_[9] ),
        .R(iReset));
  LUT5 #(
    .INIT(32'h00000800)) 
    \rGPRegisterD[31]_i_1 
       (.I0(iROMRData[22]),
        .I1(iROMRData[23]),
        .I2(iROMRData[25]),
        .I3(\FSM_onehot_rCurState_reg[2]_0 ),
        .I4(iROMRData[24]),
        .O(rGPRegisterD));
  FDRE \rGPRegisterD_reg[0] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [0]),
        .Q(\rGPRegisterD_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[10] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [10]),
        .Q(\rGPRegisterD_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[11] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [11]),
        .Q(\rGPRegisterD_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[12] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [12]),
        .Q(\rGPRegisterD_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[13] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [13]),
        .Q(\rGPRegisterD_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[14] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [14]),
        .Q(\rGPRegisterD_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[15] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [15]),
        .Q(\rGPRegisterD_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[16] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[16]),
        .Q(\rGPRegisterD_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[17] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[17]),
        .Q(\rGPRegisterD_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[18] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[18]),
        .Q(\rGPRegisterD_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[19] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[19]),
        .Q(\rGPRegisterD_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[1] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [1]),
        .Q(\rGPRegisterD_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[20] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[20]),
        .Q(\rGPRegisterD_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[21] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[21]),
        .Q(\rGPRegisterD_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[22] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[22]),
        .Q(\rGPRegisterD_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[23] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[23]),
        .Q(\rGPRegisterD_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[24] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[24]),
        .Q(\rGPRegisterD_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[25] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[25]),
        .Q(\rGPRegisterD_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[26] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[26]),
        .Q(\rGPRegisterD_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[27] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[27]),
        .Q(\rGPRegisterD_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[28] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[28]),
        .Q(\rGPRegisterD_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[29] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[29]),
        .Q(\rGPRegisterD_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[2] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [2]),
        .Q(\rGPRegisterD_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[30] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[30]),
        .Q(\rGPRegisterD_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[31] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(wBufWordWriteData[31]),
        .Q(\rGPRegisterD_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[3] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [3]),
        .Q(\rGPRegisterD_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[4] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [4]),
        .Q(\rGPRegisterD_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[5] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [5]),
        .Q(\rGPRegisterD_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[6] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [6]),
        .Q(\rGPRegisterD_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[7] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [7]),
        .Q(\rGPRegisterD_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[8] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [8]),
        .Q(\rGPRegisterD_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rGPRegisterD_reg[9] 
       (.C(iClock),
        .CE(rGPRegisterD),
        .D(\rResult_reg[15] [9]),
        .Q(\rGPRegisterD_reg_n_0_[9] ),
        .R(iReset));
  LUT5 #(
    .INIT(32'h00000040)) 
    \rGPRegisterE[31]_i_1 
       (.I0(iROMRData[25]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(iROMRData[24]),
        .I3(iROMRData[22]),
        .I4(iROMRData[23]),
        .O(rGPRegisterE));
  FDRE \rGPRegisterE_reg[0] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [0]),
        .Q(\rGPRegisterE_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[10] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [10]),
        .Q(\rGPRegisterE_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[11] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [11]),
        .Q(\rGPRegisterE_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[12] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [12]),
        .Q(\rGPRegisterE_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[13] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [13]),
        .Q(\rGPRegisterE_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[14] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [14]),
        .Q(\rGPRegisterE_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[15] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [15]),
        .Q(\rGPRegisterE_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[16] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[16]),
        .Q(\rGPRegisterE_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[17] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[17]),
        .Q(\rGPRegisterE_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[18] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[18]),
        .Q(\rGPRegisterE_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[19] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[19]),
        .Q(\rGPRegisterE_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[1] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [1]),
        .Q(\rGPRegisterE_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[20] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[20]),
        .Q(\rGPRegisterE_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[21] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[21]),
        .Q(\rGPRegisterE_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[22] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[22]),
        .Q(\rGPRegisterE_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[23] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[23]),
        .Q(\rGPRegisterE_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[24] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[24]),
        .Q(\rGPRegisterE_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[25] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[25]),
        .Q(\rGPRegisterE_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[26] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[26]),
        .Q(\rGPRegisterE_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[27] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[27]),
        .Q(\rGPRegisterE_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[28] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[28]),
        .Q(\rGPRegisterE_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[29] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[29]),
        .Q(\rGPRegisterE_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[2] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [2]),
        .Q(\rGPRegisterE_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[30] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[30]),
        .Q(\rGPRegisterE_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[31] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(wBufWordWriteData[31]),
        .Q(\rGPRegisterE_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[3] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [3]),
        .Q(\rGPRegisterE_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[4] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [4]),
        .Q(\rGPRegisterE_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[5] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [5]),
        .Q(\rGPRegisterE_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[6] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [6]),
        .Q(\rGPRegisterE_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[7] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [7]),
        .Q(\rGPRegisterE_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[8] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [8]),
        .Q(\rGPRegisterE_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rGPRegisterE_reg[9] 
       (.C(iClock),
        .CE(rGPRegisterE),
        .D(\rResult_reg[15] [9]),
        .Q(\rGPRegisterE_reg_n_0_[9] ),
        .R(iReset));
  LUT5 #(
    .INIT(32'h00400000)) 
    \rGPRegisterF[31]_i_1 
       (.I0(iROMRData[25]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(iROMRData[24]),
        .I3(iROMRData[23]),
        .I4(iROMRData[22]),
        .O(rGPRegisterF));
  FDRE \rGPRegisterF_reg[0] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [0]),
        .Q(\rGPRegisterF_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[10] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [10]),
        .Q(\rGPRegisterF_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[11] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [11]),
        .Q(\rGPRegisterF_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[12] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [12]),
        .Q(\rGPRegisterF_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[13] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [13]),
        .Q(\rGPRegisterF_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[14] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [14]),
        .Q(\rGPRegisterF_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[15] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [15]),
        .Q(\rGPRegisterF_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[16] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[16]),
        .Q(\rGPRegisterF_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[17] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[17]),
        .Q(\rGPRegisterF_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[18] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[18]),
        .Q(\rGPRegisterF_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[19] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[19]),
        .Q(\rGPRegisterF_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[1] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [1]),
        .Q(\rGPRegisterF_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[20] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[20]),
        .Q(\rGPRegisterF_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[21] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[21]),
        .Q(\rGPRegisterF_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[22] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[22]),
        .Q(\rGPRegisterF_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[23] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[23]),
        .Q(\rGPRegisterF_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[24] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[24]),
        .Q(\rGPRegisterF_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[25] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[25]),
        .Q(\rGPRegisterF_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[26] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[26]),
        .Q(\rGPRegisterF_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[27] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[27]),
        .Q(\rGPRegisterF_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[28] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[28]),
        .Q(\rGPRegisterF_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[29] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[29]),
        .Q(\rGPRegisterF_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[2] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [2]),
        .Q(\rGPRegisterF_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[30] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[30]),
        .Q(\rGPRegisterF_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[31] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(wBufWordWriteData[31]),
        .Q(\rGPRegisterF_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[3] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [3]),
        .Q(\rGPRegisterF_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[4] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [4]),
        .Q(\rGPRegisterF_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[5] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [5]),
        .Q(\rGPRegisterF_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[6] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [6]),
        .Q(\rGPRegisterF_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[7] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [7]),
        .Q(\rGPRegisterF_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[8] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [8]),
        .Q(\rGPRegisterF_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rGPRegisterF_reg[9] 
       (.C(iClock),
        .CE(rGPRegisterF),
        .D(\rResult_reg[15] [9]),
        .Q(\rGPRegisterF_reg_n_0_[9] ),
        .R(iReset));
  LUT5 #(
    .INIT(32'h00400000)) 
    \rGPRegisterG[31]_i_1 
       (.I0(iROMRData[25]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(iROMRData[24]),
        .I3(iROMRData[22]),
        .I4(iROMRData[23]),
        .O(rGPRegisterG));
  FDRE \rGPRegisterG_reg[0] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [0]),
        .Q(\rGPRegisterG_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[10] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [10]),
        .Q(\rGPRegisterG_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[11] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [11]),
        .Q(\rGPRegisterG_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[12] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [12]),
        .Q(\rGPRegisterG_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[13] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [13]),
        .Q(\rGPRegisterG_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[14] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [14]),
        .Q(\rGPRegisterG_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[15] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [15]),
        .Q(\rGPRegisterG_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[16] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[16]),
        .Q(\rGPRegisterG_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[17] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[17]),
        .Q(\rGPRegisterG_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[18] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[18]),
        .Q(\rGPRegisterG_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[19] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[19]),
        .Q(\rGPRegisterG_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[1] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [1]),
        .Q(\rGPRegisterG_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[20] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[20]),
        .Q(\rGPRegisterG_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[21] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[21]),
        .Q(\rGPRegisterG_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[22] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[22]),
        .Q(\rGPRegisterG_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[23] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[23]),
        .Q(\rGPRegisterG_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[24] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[24]),
        .Q(\rGPRegisterG_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[25] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[25]),
        .Q(\rGPRegisterG_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[26] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[26]),
        .Q(\rGPRegisterG_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[27] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[27]),
        .Q(\rGPRegisterG_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[28] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[28]),
        .Q(\rGPRegisterG_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[29] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[29]),
        .Q(\rGPRegisterG_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[2] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [2]),
        .Q(\rGPRegisterG_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[30] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[30]),
        .Q(\rGPRegisterG_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[31] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(wBufWordWriteData[31]),
        .Q(\rGPRegisterG_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[3] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [3]),
        .Q(\rGPRegisterG_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[4] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [4]),
        .Q(\rGPRegisterG_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[5] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [5]),
        .Q(\rGPRegisterG_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[6] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [6]),
        .Q(\rGPRegisterG_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[7] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [7]),
        .Q(\rGPRegisterG_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[8] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [8]),
        .Q(\rGPRegisterG_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rGPRegisterG_reg[9] 
       (.C(iClock),
        .CE(rGPRegisterG),
        .D(\rResult_reg[15] [9]),
        .Q(\rGPRegisterG_reg_n_0_[9] ),
        .R(iReset));
  LUT5 #(
    .INIT(32'h40000000)) 
    \rGPRegisterH[31]_i_1 
       (.I0(iROMRData[25]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(iROMRData[24]),
        .I3(iROMRData[22]),
        .I4(iROMRData[23]),
        .O(rGPRegisterH));
  FDRE \rGPRegisterH_reg[0] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [0]),
        .Q(\rGPRegisterH_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[10] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [10]),
        .Q(\rGPRegisterH_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[11] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [11]),
        .Q(\rGPRegisterH_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[12] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [12]),
        .Q(\rGPRegisterH_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[13] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [13]),
        .Q(\rGPRegisterH_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[14] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [14]),
        .Q(\rGPRegisterH_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[15] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [15]),
        .Q(\rGPRegisterH_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[16] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[16]),
        .Q(\rGPRegisterH_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[17] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[17]),
        .Q(\rGPRegisterH_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[18] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[18]),
        .Q(\rGPRegisterH_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[19] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[19]),
        .Q(\rGPRegisterH_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[1] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [1]),
        .Q(\rGPRegisterH_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[20] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[20]),
        .Q(\rGPRegisterH_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[21] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[21]),
        .Q(\rGPRegisterH_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[22] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[22]),
        .Q(\rGPRegisterH_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[23] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[23]),
        .Q(\rGPRegisterH_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[24] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[24]),
        .Q(\rGPRegisterH_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[25] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[25]),
        .Q(\rGPRegisterH_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[26] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[26]),
        .Q(\rGPRegisterH_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[27] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[27]),
        .Q(\rGPRegisterH_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[28] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[28]),
        .Q(\rGPRegisterH_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[29] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[29]),
        .Q(\rGPRegisterH_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[2] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [2]),
        .Q(\rGPRegisterH_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[30] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[30]),
        .Q(\rGPRegisterH_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[31] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(wBufWordWriteData[31]),
        .Q(\rGPRegisterH_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[3] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [3]),
        .Q(\rGPRegisterH_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[4] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [4]),
        .Q(\rGPRegisterH_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[5] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [5]),
        .Q(\rGPRegisterH_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[6] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [6]),
        .Q(\rGPRegisterH_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[7] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [7]),
        .Q(\rGPRegisterH_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[8] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [8]),
        .Q(\rGPRegisterH_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rGPRegisterH_reg[9] 
       (.C(iClock),
        .CE(rGPRegisterH),
        .D(\rResult_reg[15] [9]),
        .Q(\rGPRegisterH_reg_n_0_[9] ),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \rNumberOfItems[0]_i_1 
       (.I0(wSPPopBundleReady),
        .I1(\FSM_onehot_rCurState_reg[0]_0 ),
        .I2(\rNumberOfItems_reg[31] ),
        .O(\FSM_onehot_rCurState_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h22D0)) 
    \rOutAddress[15]_i_1 
       (.I0(iROMRData[22]),
        .I1(iROMRData[23]),
        .I2(rBufWordWriteValid_reg_0),
        .I3(rBufHalfWordWriteValid_reg_0),
        .O(\iROMRData[22] [0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \rOutAddress[31]_i_1 
       (.I0(iROMRData[22]),
        .I1(iROMRData[23]),
        .I2(rBufHalfWordWriteValid_reg_0),
        .I3(rBufWordWriteValid_reg_0),
        .O(\iROMRData[22] [1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h8680)) 
    \rOutLength[15]_i_1 
       (.I0(iROMRData[23]),
        .I1(iROMRData[22]),
        .I2(rBufHalfWordWriteValid_reg_0),
        .I3(rBufWordWriteValid_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \rOutSourceID[4]_i_1 
       (.I0(iROMRData[23]),
        .I1(rBufHalfWordWriteValid_reg_0),
        .I2(iROMRData[22]),
        .I3(rBufWordWriteValid_reg_0),
        .O(\iROMRData[23] ));
  LUT2 #(
    .INIT(4'h2)) 
    \rPopDataCursor[0]_i_1 
       (.I0(wSPPopBundleReady),
        .I1(\FSM_onehot_rCurState_reg[0]_0 ),
        .O(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rProgramCounter0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({rProgramCounter0_carry_n_0,rProgramCounter0_carry_n_1,rProgramCounter0_carry_n_2,rProgramCounter0_carry_n_3,rProgramCounter0_carry_n_4,rProgramCounter0_carry_n_5,rProgramCounter0_carry_n_6,rProgramCounter0_carry_n_7}),
        .DI(Q[7:0]),
        .O(in11[7:0]),
        .S({rProgramCounter0_carry_i_1_n_0,rProgramCounter0_carry_i_2_n_0,rProgramCounter0_carry_i_3_n_0,rProgramCounter0_carry_i_4_n_0,rProgramCounter0_carry_i_5_n_0,rProgramCounter0_carry_i_6_n_0,rProgramCounter0_carry_i_7_n_0,rProgramCounter0_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rProgramCounter0_carry__0
       (.CI(rProgramCounter0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rProgramCounter0_carry__0_n_0,rProgramCounter0_carry__0_n_1,rProgramCounter0_carry__0_n_2,rProgramCounter0_carry__0_n_3,rProgramCounter0_carry__0_n_4,rProgramCounter0_carry__0_n_5,rProgramCounter0_carry__0_n_6,rProgramCounter0_carry__0_n_7}),
        .DI({iROMRData[15],Q[14:8]}),
        .O(in11[15:8]),
        .S({rProgramCounter0_carry__0_i_1_n_0,rProgramCounter0_carry__0_i_2_n_0,rProgramCounter0_carry__0_i_3_n_0,rProgramCounter0_carry__0_i_4_n_0,rProgramCounter0_carry__0_i_5_n_0,rProgramCounter0_carry__0_i_6_n_0,rProgramCounter0_carry__0_i_7_n_0,rProgramCounter0_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry__0_i_1
       (.I0(iROMRData[15]),
        .I1(Q[15]),
        .O(rProgramCounter0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry__0_i_2
       (.I0(Q[14]),
        .I1(iROMRData[14]),
        .O(rProgramCounter0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry__0_i_3
       (.I0(Q[13]),
        .I1(iROMRData[13]),
        .O(rProgramCounter0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry__0_i_4
       (.I0(Q[12]),
        .I1(iROMRData[12]),
        .O(rProgramCounter0_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry__0_i_5
       (.I0(Q[11]),
        .I1(iROMRData[11]),
        .O(rProgramCounter0_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry__0_i_6
       (.I0(Q[10]),
        .I1(iROMRData[10]),
        .O(rProgramCounter0_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry__0_i_7
       (.I0(Q[9]),
        .I1(iROMRData[9]),
        .O(rProgramCounter0_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry__0_i_8
       (.I0(Q[8]),
        .I1(iROMRData[8]),
        .O(rProgramCounter0_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rProgramCounter0_carry__1
       (.CI(rProgramCounter0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rProgramCounter0_carry__1_n_0,rProgramCounter0_carry__1_n_1,rProgramCounter0_carry__1_n_2,rProgramCounter0_carry__1_n_3,rProgramCounter0_carry__1_n_4,rProgramCounter0_carry__1_n_5,rProgramCounter0_carry__1_n_6,rProgramCounter0_carry__1_n_7}),
        .DI({Q[22:16],rProgramCounter0_carry__1_i_1_n_0}),
        .O(in11[23:16]),
        .S({rProgramCounter0_carry__1_i_2_n_0,rProgramCounter0_carry__1_i_3_n_0,rProgramCounter0_carry__1_i_4_n_0,rProgramCounter0_carry__1_i_5_n_0,rProgramCounter0_carry__1_i_6_n_0,rProgramCounter0_carry__1_i_7_n_0,rProgramCounter0_carry__1_i_8_n_0,rProgramCounter0_carry__1_i_9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rProgramCounter0_carry__1_i_1
       (.I0(iROMRData[15]),
        .O(rProgramCounter0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__1_i_2
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(rProgramCounter0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__1_i_3
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(rProgramCounter0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__1_i_4
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(rProgramCounter0_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__1_i_5
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(rProgramCounter0_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__1_i_6
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(rProgramCounter0_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__1_i_7
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(rProgramCounter0_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__1_i_8
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(rProgramCounter0_carry__1_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry__1_i_9
       (.I0(iROMRData[15]),
        .I1(Q[16]),
        .O(rProgramCounter0_carry__1_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 rProgramCounter0_carry__2
       (.CI(rProgramCounter0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rProgramCounter0_carry__2_CO_UNCONNECTED[7],rProgramCounter0_carry__2_n_1,rProgramCounter0_carry__2_n_2,rProgramCounter0_carry__2_n_3,rProgramCounter0_carry__2_n_4,rProgramCounter0_carry__2_n_5,rProgramCounter0_carry__2_n_6,rProgramCounter0_carry__2_n_7}),
        .DI({1'b0,Q[29:23]}),
        .O(in11[31:24]),
        .S({rProgramCounter0_carry__2_i_1_n_0,rProgramCounter0_carry__2_i_2_n_0,rProgramCounter0_carry__2_i_3_n_0,rProgramCounter0_carry__2_i_4_n_0,rProgramCounter0_carry__2_i_5_n_0,rProgramCounter0_carry__2_i_6_n_0,rProgramCounter0_carry__2_i_7_n_0,rProgramCounter0_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__2_i_1
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(rProgramCounter0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__2_i_2
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(rProgramCounter0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__2_i_3
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(rProgramCounter0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__2_i_4
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(rProgramCounter0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__2_i_5
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(rProgramCounter0_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__2_i_6
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(rProgramCounter0_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__2_i_7
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(rProgramCounter0_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    rProgramCounter0_carry__2_i_8
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(rProgramCounter0_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry_i_1
       (.I0(Q[7]),
        .I1(iROMRData[7]),
        .O(rProgramCounter0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry_i_2
       (.I0(Q[6]),
        .I1(iROMRData[6]),
        .O(rProgramCounter0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry_i_3
       (.I0(Q[5]),
        .I1(iROMRData[5]),
        .O(rProgramCounter0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry_i_4
       (.I0(Q[4]),
        .I1(iROMRData[4]),
        .O(rProgramCounter0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry_i_5
       (.I0(Q[3]),
        .I1(iROMRData[3]),
        .O(rProgramCounter0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry_i_6
       (.I0(Q[2]),
        .I1(iROMRData[2]),
        .O(rProgramCounter0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry_i_7
       (.I0(Q[1]),
        .I1(iROMRData[1]),
        .O(rProgramCounter0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    rProgramCounter0_carry_i_8
       (.I0(Q[0]),
        .I1(iROMRData[0]),
        .O(rProgramCounter0_carry_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \rProgramCounter0_inferred__0/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rProgramCounter0_inferred__0/i__carry_n_0 ,\rProgramCounter0_inferred__0/i__carry_n_1 ,\rProgramCounter0_inferred__0/i__carry_n_2 ,\rProgramCounter0_inferred__0/i__carry_n_3 ,\rProgramCounter0_inferred__0/i__carry_n_4 ,\rProgramCounter0_inferred__0/i__carry_n_5 ,\rProgramCounter0_inferred__0/i__carry_n_6 ,\rProgramCounter0_inferred__0/i__carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[2],1'b0}),
        .O(in12[8:1]),
        .S({Q[8:3],i__carry_i_1__0_n_0,Q[1]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \rProgramCounter0_inferred__0/i__carry__0 
       (.CI(\rProgramCounter0_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rProgramCounter0_inferred__0/i__carry__0_n_0 ,\rProgramCounter0_inferred__0/i__carry__0_n_1 ,\rProgramCounter0_inferred__0/i__carry__0_n_2 ,\rProgramCounter0_inferred__0/i__carry__0_n_3 ,\rProgramCounter0_inferred__0/i__carry__0_n_4 ,\rProgramCounter0_inferred__0/i__carry__0_n_5 ,\rProgramCounter0_inferred__0/i__carry__0_n_6 ,\rProgramCounter0_inferred__0/i__carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(in12[16:9]),
        .S(Q[16:9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \rProgramCounter0_inferred__0/i__carry__1 
       (.CI(\rProgramCounter0_inferred__0/i__carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rProgramCounter0_inferred__0/i__carry__1_n_0 ,\rProgramCounter0_inferred__0/i__carry__1_n_1 ,\rProgramCounter0_inferred__0/i__carry__1_n_2 ,\rProgramCounter0_inferred__0/i__carry__1_n_3 ,\rProgramCounter0_inferred__0/i__carry__1_n_4 ,\rProgramCounter0_inferred__0/i__carry__1_n_5 ,\rProgramCounter0_inferred__0/i__carry__1_n_6 ,\rProgramCounter0_inferred__0/i__carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(in12[24:17]),
        .S(Q[24:17]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \rProgramCounter0_inferred__0/i__carry__2 
       (.CI(\rProgramCounter0_inferred__0/i__carry__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rProgramCounter0_inferred__0/i__carry__2_CO_UNCONNECTED [7:6],\rProgramCounter0_inferred__0/i__carry__2_n_2 ,\rProgramCounter0_inferred__0/i__carry__2_n_3 ,\rProgramCounter0_inferred__0/i__carry__2_n_4 ,\rProgramCounter0_inferred__0/i__carry__2_n_5 ,\rProgramCounter0_inferred__0/i__carry__2_n_6 ,\rProgramCounter0_inferred__0/i__carry__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rProgramCounter0_inferred__0/i__carry__2_O_UNCONNECTED [7],in12[31:25]}),
        .S({1'b0,Q[31:25]}));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[0]_i_1 
       (.I0(Q[0]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[0]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[0]),
        .O(\rProgramCounter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[10]_i_1 
       (.I0(in12[10]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[10]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[10]),
        .O(\rProgramCounter[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[11]_i_1 
       (.I0(in12[11]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[11]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[11]),
        .O(\rProgramCounter[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[12]_i_1 
       (.I0(in12[12]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[12]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[12]),
        .O(\rProgramCounter[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[13]_i_1 
       (.I0(in12[13]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[13]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[13]),
        .O(\rProgramCounter[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[14]_i_1 
       (.I0(in12[14]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[14]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[14]),
        .O(\rProgramCounter[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[15]_i_1 
       (.I0(in12[15]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[15]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[15]),
        .O(\rProgramCounter[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[16]_i_1 
       (.I0(in12[16]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[16]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[16]),
        .O(\rProgramCounter[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[17]_i_1 
       (.I0(in12[17]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[17]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[17]),
        .O(\rProgramCounter[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[18]_i_1 
       (.I0(in12[18]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[18]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[18]),
        .O(\rProgramCounter[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[19]_i_1 
       (.I0(in12[19]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[19]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[19]),
        .O(\rProgramCounter[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[1]_i_1 
       (.I0(in12[1]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[1]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[1]),
        .O(\rProgramCounter[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[20]_i_1 
       (.I0(in12[20]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[20]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[20]),
        .O(\rProgramCounter[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[21]_i_1 
       (.I0(in12[21]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[21]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[21]),
        .O(\rProgramCounter[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[22]_i_1 
       (.I0(in12[22]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[22]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[22]),
        .O(\rProgramCounter[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[23]_i_1 
       (.I0(in12[23]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[23]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[23]),
        .O(\rProgramCounter[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[24]_i_1 
       (.I0(in12[24]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[24]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[24]),
        .O(\rProgramCounter[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[25]_i_1 
       (.I0(in12[25]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[25]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[25]),
        .O(\rProgramCounter[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[26]_i_1 
       (.I0(in12[26]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[26]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[26]),
        .O(\rProgramCounter[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[27]_i_1 
       (.I0(in12[27]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[27]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[27]),
        .O(\rProgramCounter[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[28]_i_1 
       (.I0(in12[28]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[28]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[28]),
        .O(\rProgramCounter[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[29]_i_1 
       (.I0(in12[29]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[29]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[29]),
        .O(\rProgramCounter[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[2]_i_1 
       (.I0(in12[2]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[2]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[2]),
        .O(\rProgramCounter[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[30]_i_1 
       (.I0(in12[30]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[30]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[30]),
        .O(\rProgramCounter[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[31]_i_2 
       (.I0(in12[31]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[31]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[31]),
        .O(\rProgramCounter[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[3]_i_1 
       (.I0(in12[3]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[3]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[3]),
        .O(\rProgramCounter[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[4]_i_1 
       (.I0(in12[4]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[4]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[4]),
        .O(\rProgramCounter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[5]_i_1 
       (.I0(in12[5]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[5]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[5]),
        .O(\rProgramCounter[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[6]_i_1 
       (.I0(in12[6]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[6]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[6]),
        .O(\rProgramCounter[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[7]_i_1 
       (.I0(in12[7]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[7]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[7]),
        .O(\rProgramCounter[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[8]_i_1 
       (.I0(in12[8]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[8]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[8]),
        .O(\rProgramCounter[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rProgramCounter[9]_i_1 
       (.I0(in12[9]),
        .I1(\FSM_onehot_rCurState_reg[2]_0 ),
        .I2(p_0_in7_in),
        .I3(in11[9]),
        .I4(\FSM_onehot_rCurState_reg_n_0_[6] ),
        .I5(doutb[9]),
        .O(\rProgramCounter[9]_i_1_n_0 ));
  FDRE \rProgramCounter_reg[0] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(iReset));
  FDRE \rProgramCounter_reg[10] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(iReset));
  FDRE \rProgramCounter_reg[11] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(iReset));
  FDRE \rProgramCounter_reg[12] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(iReset));
  FDRE \rProgramCounter_reg[13] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(iReset));
  FDRE \rProgramCounter_reg[14] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(iReset));
  FDRE \rProgramCounter_reg[15] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(iReset));
  FDRE \rProgramCounter_reg[16] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(iReset));
  FDRE \rProgramCounter_reg[17] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(iReset));
  FDRE \rProgramCounter_reg[18] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(iReset));
  FDRE \rProgramCounter_reg[19] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(iReset));
  FDRE \rProgramCounter_reg[1] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(iReset));
  FDRE \rProgramCounter_reg[20] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(iReset));
  FDRE \rProgramCounter_reg[21] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[21]_i_1_n_0 ),
        .Q(Q[21]),
        .R(iReset));
  FDRE \rProgramCounter_reg[22] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[22]_i_1_n_0 ),
        .Q(Q[22]),
        .R(iReset));
  FDRE \rProgramCounter_reg[23] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[23]_i_1_n_0 ),
        .Q(Q[23]),
        .R(iReset));
  FDRE \rProgramCounter_reg[24] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[24]_i_1_n_0 ),
        .Q(Q[24]),
        .R(iReset));
  FDRE \rProgramCounter_reg[25] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[25]_i_1_n_0 ),
        .Q(Q[25]),
        .R(iReset));
  FDRE \rProgramCounter_reg[26] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[26]_i_1_n_0 ),
        .Q(Q[26]),
        .R(iReset));
  FDRE \rProgramCounter_reg[27] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[27]_i_1_n_0 ),
        .Q(Q[27]),
        .R(iReset));
  FDRE \rProgramCounter_reg[28] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[28]_i_1_n_0 ),
        .Q(Q[28]),
        .R(iReset));
  FDRE \rProgramCounter_reg[29] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[29]_i_1_n_0 ),
        .Q(Q[29]),
        .R(iReset));
  FDRE \rProgramCounter_reg[2] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(iReset));
  FDRE \rProgramCounter_reg[30] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[30]_i_1_n_0 ),
        .Q(Q[30]),
        .R(iReset));
  FDRE \rProgramCounter_reg[31] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[31]_i_2_n_0 ),
        .Q(Q[31]),
        .R(iReset));
  FDRE \rProgramCounter_reg[3] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(iReset));
  FDRE \rProgramCounter_reg[4] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(iReset));
  FDRE \rProgramCounter_reg[5] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(iReset));
  FDRE \rProgramCounter_reg[6] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(iReset));
  FDRE \rProgramCounter_reg[7] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(iReset));
  FDRE \rProgramCounter_reg[8] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(iReset));
  FDRE \rProgramCounter_reg[9] 
       (.C(iClock),
        .CE(rProgramCounter),
        .D(\rProgramCounter[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "DispIOCmdBuffer" *) 
module sys_top_t4nfc_hlper_0_0_DispIOCmdBuffer
   (dout,
    empty,
    rValid_reg,
    D,
    rNextState,
    E,
    rNextState_0,
    \gen_rd_b.doutb_reg_reg[55] ,
    \FSM_onehot_rCurState_reg[2] ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    iCMDReady_0,
    SR,
    iReset_0,
    \gen_rd_b.doutb_reg_reg[15] ,
    S,
    oCMDValid,
    \gen_rd_b.doutb_reg_reg[14] ,
    iToECCRCmdReady_0,
    \gen_rd_b.doutb_reg_reg[58] ,
    \gen_rd_b.doutb_reg_reg[57] ,
    \FSM_onehot_rCurState_reg[0] ,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \gen_rd_b.doutb_reg_reg[58]_0 ,
    \FSM_onehot_rCurState_reg[0]_1 ,
    iToECCWCmdReady_0,
    \gen_rd_b.doutb_reg_reg[59] ,
    \gen_rd_b.doutb_reg_reg[59]_0 ,
    iReset,
    iClock,
    rValid_reg_0,
    rCurState_reg_0,
    oWriteLast,
    rCurState_reg_1,
    rCurState_reg_2,
    oToECCWLast,
    rCurState_reg_3,
    iROMRData,
    rCurState_reg_4,
    iCMDReady,
    \FSM_onehot_rCurState_reg[4] ,
    Q,
    iToECCRCmdReady,
    iToECCWCmdReady,
    rScramblerGEn,
    rScramblerGEn_1,
    \rOutLength_reg[15]_0 ,
    \rOutLength_reg[15]_1 ,
    \rOutAddress_reg[16]_0 ,
    \rOutAddress_reg[31]_0 ,
    \rOutTargetID_reg[0]_0 ,
    \rOutOpcode_reg[5]_0 );
  output [61:0]dout;
  output empty;
  output rValid_reg;
  output [1:0]D;
  output rNextState;
  output [0:0]E;
  output rNextState_0;
  output [0:0]\gen_rd_b.doutb_reg_reg[55] ;
  output \FSM_onehot_rCurState_reg[2] ;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output iCMDReady_0;
  output [0:0]SR;
  output [0:0]iReset_0;
  output [6:0]\gen_rd_b.doutb_reg_reg[15] ;
  output [7:0]S;
  output oCMDValid;
  output [14:0]\gen_rd_b.doutb_reg_reg[14] ;
  output [1:0]iToECCRCmdReady_0;
  output [0:0]\gen_rd_b.doutb_reg_reg[58] ;
  output [0:0]\gen_rd_b.doutb_reg_reg[57] ;
  output \FSM_onehot_rCurState_reg[0] ;
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output [0:0]\gen_rd_b.doutb_reg_reg[58]_0 ;
  output \FSM_onehot_rCurState_reg[0]_1 ;
  output [1:0]iToECCWCmdReady_0;
  output \gen_rd_b.doutb_reg_reg[59] ;
  output \gen_rd_b.doutb_reg_reg[59]_0 ;
  input iReset;
  input iClock;
  input rValid_reg_0;
  input rCurState_reg_0;
  input oWriteLast;
  input rCurState_reg_1;
  input rCurState_reg_2;
  input oToECCWLast;
  input rCurState_reg_3;
  input [0:0]iROMRData;
  input [0:0]rCurState_reg_4;
  input iCMDReady;
  input [2:0]\FSM_onehot_rCurState_reg[4] ;
  input [2:0]Q;
  input iToECCRCmdReady;
  input iToECCWCmdReady;
  input rScramblerGEn;
  input rScramblerGEn_1;
  input [0:0]\rOutLength_reg[15]_0 ;
  input [15:0]\rOutLength_reg[15]_1 ;
  input [1:0]\rOutAddress_reg[16]_0 ;
  input [31:0]\rOutAddress_reg[31]_0 ;
  input [0:0]\rOutTargetID_reg[0]_0 ;
  input [15:0]\rOutOpcode_reg[5]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState_reg[0] ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire \FSM_onehot_rCurState_reg[2] ;
  wire [2:0]\FSM_onehot_rCurState_reg[4] ;
  wire [2:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [61:0]dout;
  wire empty;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [14:0]\gen_rd_b.doutb_reg_reg[14] ;
  wire [6:0]\gen_rd_b.doutb_reg_reg[15] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[55] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[57] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[58] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[58]_0 ;
  wire \gen_rd_b.doutb_reg_reg[59] ;
  wire \gen_rd_b.doutb_reg_reg[59]_0 ;
  wire iCMDReady;
  wire iCMDReady_0;
  wire iClock;
  wire [0:0]iROMRData;
  wire iReset;
  wire [0:0]iReset_0;
  wire iToECCRCmdReady;
  wire [1:0]iToECCRCmdReady_0;
  wire iToECCWCmdReady;
  wire [1:0]iToECCWCmdReady_0;
  wire oCMDValid;
  wire oToECCWLast;
  wire oWriteLast;
  wire rCurState_reg_0;
  wire rCurState_reg_1;
  wire rCurState_reg_2;
  wire rCurState_reg_3;
  wire [0:0]rCurState_reg_4;
  wire rNextState;
  wire rNextState_0;
  wire rNextState_1;
  wire [31:0]rOutAddress;
  wire [1:0]\rOutAddress_reg[16]_0 ;
  wire [31:0]\rOutAddress_reg[31]_0 ;
  wire rOutCmdValid;
  wire [0:0]\rOutLength_reg[15]_0 ;
  wire [15:0]\rOutLength_reg[15]_1 ;
  wire \rOutLength_reg_n_0_[0] ;
  wire \rOutLength_reg_n_0_[10] ;
  wire \rOutLength_reg_n_0_[11] ;
  wire \rOutLength_reg_n_0_[12] ;
  wire \rOutLength_reg_n_0_[13] ;
  wire \rOutLength_reg_n_0_[14] ;
  wire \rOutLength_reg_n_0_[15] ;
  wire \rOutLength_reg_n_0_[1] ;
  wire \rOutLength_reg_n_0_[2] ;
  wire \rOutLength_reg_n_0_[3] ;
  wire \rOutLength_reg_n_0_[4] ;
  wire \rOutLength_reg_n_0_[5] ;
  wire \rOutLength_reg_n_0_[6] ;
  wire \rOutLength_reg_n_0_[7] ;
  wire \rOutLength_reg_n_0_[8] ;
  wire \rOutLength_reg_n_0_[9] ;
  wire [15:0]\rOutOpcode_reg[5]_0 ;
  wire \rOutOpcode_reg_n_0_[0] ;
  wire \rOutOpcode_reg_n_0_[1] ;
  wire \rOutOpcode_reg_n_0_[2] ;
  wire \rOutOpcode_reg_n_0_[3] ;
  wire \rOutOpcode_reg_n_0_[4] ;
  wire \rOutOpcode_reg_n_0_[5] ;
  wire \rOutSourceID_reg_n_0_[0] ;
  wire \rOutSourceID_reg_n_0_[1] ;
  wire \rOutSourceID_reg_n_0_[2] ;
  wire \rOutSourceID_reg_n_0_[3] ;
  wire \rOutSourceID_reg_n_0_[4] ;
  wire [4:0]rOutTargetID;
  wire [0:0]\rOutTargetID_reg[0]_0 ;
  wire rScramblerGEn;
  wire rScramblerGEn_1;
  wire rValid_reg;
  wire rValid_reg_0;

  sys_top_t4nfc_hlper_0_0_AutoFIFOPopControl Inst_WriteBufferAutoPopControl
       (.iClock(iClock),
        .iReset(iReset),
        .rValid_reg_0(rValid_reg),
        .rValid_reg_1(rValid_reg_0));
  sys_top_t4nfc_hlper_0_0_SCFIFO_64x16DR_withCount Inst_WriteBufferFIFO
       (.D(D),
        .E(E),
        .\FSM_onehot_rCurState_reg[0] (\FSM_onehot_rCurState_reg[0] ),
        .\FSM_onehot_rCurState_reg[0]_0 (\FSM_onehot_rCurState_reg[0]_0 ),
        .\FSM_onehot_rCurState_reg[0]_1 (\FSM_onehot_rCurState_reg[0]_1 ),
        .\FSM_onehot_rCurState_reg[2] (\FSM_onehot_rCurState_reg[2] ),
        .\FSM_onehot_rCurState_reg[4] (\FSM_onehot_rCurState_reg[4] ),
        .Q(Q),
        .S(S),
        .SR(SR),
        .din({\rOutOpcode_reg_n_0_[5] ,\rOutOpcode_reg_n_0_[4] ,\rOutOpcode_reg_n_0_[3] ,\rOutOpcode_reg_n_0_[2] ,\rOutOpcode_reg_n_0_[1] ,\rOutOpcode_reg_n_0_[0] ,rOutTargetID,\rOutSourceID_reg_n_0_[4] ,\rOutSourceID_reg_n_0_[3] ,\rOutSourceID_reg_n_0_[2] ,\rOutSourceID_reg_n_0_[1] ,\rOutSourceID_reg_n_0_[0] ,rOutAddress,\rOutLength_reg_n_0_[15] ,\rOutLength_reg_n_0_[14] ,\rOutLength_reg_n_0_[13] ,\rOutLength_reg_n_0_[12] ,\rOutLength_reg_n_0_[11] ,\rOutLength_reg_n_0_[10] ,\rOutLength_reg_n_0_[9] ,\rOutLength_reg_n_0_[8] ,\rOutLength_reg_n_0_[7] ,\rOutLength_reg_n_0_[6] ,\rOutLength_reg_n_0_[5] ,\rOutLength_reg_n_0_[4] ,\rOutLength_reg_n_0_[3] ,\rOutLength_reg_n_0_[2] ,\rOutLength_reg_n_0_[1] ,\rOutLength_reg_n_0_[0] }),
        .dout(dout),
        .empty(empty),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .\gen_rd_b.doutb_reg_reg[14] (\gen_rd_b.doutb_reg_reg[14] ),
        .\gen_rd_b.doutb_reg_reg[15] (\gen_rd_b.doutb_reg_reg[15] ),
        .\gen_rd_b.doutb_reg_reg[55] (\gen_rd_b.doutb_reg_reg[55] ),
        .\gen_rd_b.doutb_reg_reg[57] (\gen_rd_b.doutb_reg_reg[57] ),
        .\gen_rd_b.doutb_reg_reg[58] (\gen_rd_b.doutb_reg_reg[58] ),
        .\gen_rd_b.doutb_reg_reg[58]_0 (\gen_rd_b.doutb_reg_reg[58]_0 ),
        .\gen_rd_b.doutb_reg_reg[59] (\gen_rd_b.doutb_reg_reg[59] ),
        .\gen_rd_b.doutb_reg_reg[59]_0 (\gen_rd_b.doutb_reg_reg[59]_0 ),
        .iCMDReady(iCMDReady),
        .iCMDReady_0(iCMDReady_0),
        .iClock(iClock),
        .iROMRData(iROMRData),
        .iReset(iReset),
        .iReset_0(iReset_0),
        .iToECCRCmdReady(iToECCRCmdReady),
        .iToECCRCmdReady_0(iToECCRCmdReady_0),
        .iToECCWCmdReady(iToECCWCmdReady),
        .iToECCWCmdReady_0(iToECCWCmdReady_0),
        .oCMDValid(oCMDValid),
        .oToECCWLast(oToECCWLast),
        .oWriteLast(oWriteLast),
        .\rCount_reg[15] (rValid_reg),
        .rCurState_reg(rCurState_reg_0),
        .rCurState_reg_0(rCurState_reg_1),
        .rCurState_reg_1(rCurState_reg_2),
        .rCurState_reg_2(rCurState_reg_3),
        .rCurState_reg_3(rCurState_reg_4),
        .rNextState(rNextState),
        .rNextState_0(rNextState_0),
        .rNextState_1(rNextState_1),
        .rOutCmdValid(rOutCmdValid),
        .rScramblerGEn(rScramblerGEn),
        .rScramblerGEn_1(rScramblerGEn_1));
  FDRE rCurState_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rNextState_1),
        .Q(rOutCmdValid),
        .R(iReset));
  FDRE \rOutAddress_reg[0] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [0]),
        .Q(rOutAddress[0]),
        .R(iReset));
  FDRE \rOutAddress_reg[10] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [10]),
        .Q(rOutAddress[10]),
        .R(iReset));
  FDRE \rOutAddress_reg[11] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [11]),
        .Q(rOutAddress[11]),
        .R(iReset));
  FDRE \rOutAddress_reg[12] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [12]),
        .Q(rOutAddress[12]),
        .R(iReset));
  FDRE \rOutAddress_reg[13] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [13]),
        .Q(rOutAddress[13]),
        .R(iReset));
  FDRE \rOutAddress_reg[14] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [14]),
        .Q(rOutAddress[14]),
        .R(iReset));
  FDRE \rOutAddress_reg[15] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [15]),
        .Q(rOutAddress[15]),
        .R(iReset));
  FDRE \rOutAddress_reg[16] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [16]),
        .Q(rOutAddress[16]),
        .R(iReset));
  FDRE \rOutAddress_reg[17] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [17]),
        .Q(rOutAddress[17]),
        .R(iReset));
  FDRE \rOutAddress_reg[18] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [18]),
        .Q(rOutAddress[18]),
        .R(iReset));
  FDRE \rOutAddress_reg[19] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [19]),
        .Q(rOutAddress[19]),
        .R(iReset));
  FDRE \rOutAddress_reg[1] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [1]),
        .Q(rOutAddress[1]),
        .R(iReset));
  FDRE \rOutAddress_reg[20] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [20]),
        .Q(rOutAddress[20]),
        .R(iReset));
  FDRE \rOutAddress_reg[21] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [21]),
        .Q(rOutAddress[21]),
        .R(iReset));
  FDRE \rOutAddress_reg[22] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [22]),
        .Q(rOutAddress[22]),
        .R(iReset));
  FDRE \rOutAddress_reg[23] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [23]),
        .Q(rOutAddress[23]),
        .R(iReset));
  FDRE \rOutAddress_reg[24] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [24]),
        .Q(rOutAddress[24]),
        .R(iReset));
  FDRE \rOutAddress_reg[25] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [25]),
        .Q(rOutAddress[25]),
        .R(iReset));
  FDRE \rOutAddress_reg[26] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [26]),
        .Q(rOutAddress[26]),
        .R(iReset));
  FDRE \rOutAddress_reg[27] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [27]),
        .Q(rOutAddress[27]),
        .R(iReset));
  FDRE \rOutAddress_reg[28] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [28]),
        .Q(rOutAddress[28]),
        .R(iReset));
  FDRE \rOutAddress_reg[29] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [29]),
        .Q(rOutAddress[29]),
        .R(iReset));
  FDRE \rOutAddress_reg[2] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [2]),
        .Q(rOutAddress[2]),
        .R(iReset));
  FDRE \rOutAddress_reg[30] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [30]),
        .Q(rOutAddress[30]),
        .R(iReset));
  FDRE \rOutAddress_reg[31] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [1]),
        .D(\rOutAddress_reg[31]_0 [31]),
        .Q(rOutAddress[31]),
        .R(iReset));
  FDRE \rOutAddress_reg[3] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [3]),
        .Q(rOutAddress[3]),
        .R(iReset));
  FDRE \rOutAddress_reg[4] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [4]),
        .Q(rOutAddress[4]),
        .R(iReset));
  FDRE \rOutAddress_reg[5] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [5]),
        .Q(rOutAddress[5]),
        .R(iReset));
  FDRE \rOutAddress_reg[6] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [6]),
        .Q(rOutAddress[6]),
        .R(iReset));
  FDRE \rOutAddress_reg[7] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [7]),
        .Q(rOutAddress[7]),
        .R(iReset));
  FDRE \rOutAddress_reg[8] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [8]),
        .Q(rOutAddress[8]),
        .R(iReset));
  FDRE \rOutAddress_reg[9] 
       (.C(iClock),
        .CE(\rOutAddress_reg[16]_0 [0]),
        .D(\rOutAddress_reg[31]_0 [9]),
        .Q(rOutAddress[9]),
        .R(iReset));
  FDRE \rOutLength_reg[0] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [0]),
        .Q(\rOutLength_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rOutLength_reg[10] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [10]),
        .Q(\rOutLength_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rOutLength_reg[11] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [11]),
        .Q(\rOutLength_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rOutLength_reg[12] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [12]),
        .Q(\rOutLength_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rOutLength_reg[13] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [13]),
        .Q(\rOutLength_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rOutLength_reg[14] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [14]),
        .Q(\rOutLength_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rOutLength_reg[15] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [15]),
        .Q(\rOutLength_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rOutLength_reg[1] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [1]),
        .Q(\rOutLength_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rOutLength_reg[2] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [2]),
        .Q(\rOutLength_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rOutLength_reg[3] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [3]),
        .Q(\rOutLength_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rOutLength_reg[4] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [4]),
        .Q(\rOutLength_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rOutLength_reg[5] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [5]),
        .Q(\rOutLength_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rOutLength_reg[6] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [6]),
        .Q(\rOutLength_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rOutLength_reg[7] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [7]),
        .Q(\rOutLength_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rOutLength_reg[8] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [8]),
        .Q(\rOutLength_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rOutLength_reg[9] 
       (.C(iClock),
        .CE(\rOutLength_reg[15]_0 ),
        .D(\rOutLength_reg[15]_1 [9]),
        .Q(\rOutLength_reg_n_0_[9] ),
        .R(iReset));
  FDRE \rOutOpcode_reg[0] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [10]),
        .Q(\rOutOpcode_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rOutOpcode_reg[1] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [11]),
        .Q(\rOutOpcode_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rOutOpcode_reg[2] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [12]),
        .Q(\rOutOpcode_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rOutOpcode_reg[3] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [13]),
        .Q(\rOutOpcode_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rOutOpcode_reg[4] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [14]),
        .Q(\rOutOpcode_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rOutOpcode_reg[5] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [15]),
        .Q(\rOutOpcode_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rOutSourceID_reg[0] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [0]),
        .Q(\rOutSourceID_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rOutSourceID_reg[1] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [1]),
        .Q(\rOutSourceID_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rOutSourceID_reg[2] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [2]),
        .Q(\rOutSourceID_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rOutSourceID_reg[3] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [3]),
        .Q(\rOutSourceID_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rOutSourceID_reg[4] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [4]),
        .Q(\rOutSourceID_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rOutTargetID_reg[0] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [5]),
        .Q(rOutTargetID[0]),
        .R(iReset));
  FDRE \rOutTargetID_reg[1] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [6]),
        .Q(rOutTargetID[1]),
        .R(iReset));
  FDRE \rOutTargetID_reg[2] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [7]),
        .Q(rOutTargetID[2]),
        .R(iReset));
  FDRE \rOutTargetID_reg[3] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [8]),
        .Q(rOutTargetID[3]),
        .R(iReset));
  FDRE \rOutTargetID_reg[4] 
       (.C(iClock),
        .CE(\rOutTargetID_reg[0]_0 ),
        .D(\rOutOpcode_reg[5]_0 [9]),
        .Q(rOutTargetID[4]),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "DispRegExt" *) 
module sys_top_t4nfc_hlper_0_0_DispRegExt
   (wExtReadAck,
    \rSampledCount_reg[30] ,
    \rSampledCount_reg[30]_0 ,
    \rReadAddress_reg[4] ,
    \rSampledCount_reg[29] ,
    \rSampledCount_reg[29]_0 ,
    \rReadAddress_reg[4]_0 ,
    \rSampledCount_reg[28] ,
    \rSampledCount_reg[28]_0 ,
    \rReadAddress_reg[4]_1 ,
    \rSampledCount_reg[25] ,
    \rSampledCount_reg[25]_0 ,
    \rReadAddress_reg[4]_2 ,
    \rSampledCount_reg[24] ,
    \rSampledCount_reg[24]_0 ,
    \rReadAddress_reg[4]_3 ,
    \rSampledCount_reg[21] ,
    \rSampledCount_reg[21]_0 ,
    \rReadAddress_reg[4]_4 ,
    \rSampledCount_reg[20] ,
    \rSampledCount_reg[20]_0 ,
    \rReadAddress_reg[4]_5 ,
    \rSampledCount_reg[19] ,
    \rSampledCount_reg[19]_0 ,
    \rReadAddress_reg[4]_6 ,
    \rSampledCount_reg[18] ,
    \rSampledCount_reg[18]_0 ,
    \rReadAddress_reg[4]_7 ,
    \rSampledCount_reg[16] ,
    \rSampledCount_reg[16]_0 ,
    \rReadAddress_reg[4]_8 ,
    \rSampledCount_reg[15] ,
    \rSampledCount_reg[15]_0 ,
    \rReadAddress_reg[4]_9 ,
    \rSampledCount_reg[12] ,
    \rSampledCount_reg[12]_0 ,
    \rReadAddress_reg[4]_10 ,
    \rSampledCount_reg[11] ,
    \rSampledCount_reg[11]_0 ,
    \rReadAddress_reg[4]_11 ,
    \rSampledCount_reg[9] ,
    \rSampledCount_reg[9]_0 ,
    \rReadAddress_reg[4]_12 ,
    \rSampledCount_reg[8] ,
    \rSampledCount_reg[8]_0 ,
    \rReadAddress_reg[4]_13 ,
    \rSampledCount_reg[7] ,
    \rSampledCount_reg[7]_0 ,
    \rReadAddress_reg[4]_14 ,
    \rSampledCount_reg[6] ,
    \rSampledCount_reg[6]_0 ,
    \rReadAddress_reg[4]_15 ,
    \rSampledCount_reg[5] ,
    \rSampledCount_reg[5]_0 ,
    \rReadAddress_reg[4]_16 ,
    \rSampledCount_reg[4] ,
    \rSampledCount_reg[4]_0 ,
    \rReadAddress_reg[4]_17 ,
    \rSampledCount_reg[3] ,
    \rSampledCount_reg[3]_0 ,
    \rReadAddress_reg[4]_18 ,
    \rSampledCount_reg[2] ,
    \rSampledCount_reg[2]_0 ,
    \rReadAddress_reg[4]_19 ,
    \rSampledCount_reg[1] ,
    \rSampledCount_reg[1]_0 ,
    \rReadAddress_reg[4]_20 ,
    \rSampledCount_reg[0] ,
    \rSampledCount_reg[0]_0 ,
    \rReadAddress_reg[4]_21 ,
    \rReadData_reg[31]_0 ,
    iReset,
    E,
    iClock,
    iCMDReady,
    \rCounter_reg[31] ,
    \rCounter_reg[31]_0 ,
    Q,
    \rCounter_reg[31]_1 ,
    iReadyBusy,
    \rReadData_reg[10]_0 ,
    \rReadData_reg[10]_1 ,
    \rPeriod_reg[31] ,
    D,
    \rPeriod_reg[31]_0 ,
    \rPeriod_reg[31]_1 ,
    \rPeriod_reg[31]_2 ,
    \rPeriod_reg[31]_3 ,
    \rPeriod_reg[31]_4 ,
    \rPeriod_reg[31]_5 ,
    \rPeriod_reg[31]_6 ,
    \rReadData_reg[30]_0 );
  output wExtReadAck;
  output \rSampledCount_reg[30] ;
  output \rSampledCount_reg[30]_0 ;
  output \rReadAddress_reg[4] ;
  output \rSampledCount_reg[29] ;
  output \rSampledCount_reg[29]_0 ;
  output \rReadAddress_reg[4]_0 ;
  output \rSampledCount_reg[28] ;
  output \rSampledCount_reg[28]_0 ;
  output \rReadAddress_reg[4]_1 ;
  output \rSampledCount_reg[25] ;
  output \rSampledCount_reg[25]_0 ;
  output \rReadAddress_reg[4]_2 ;
  output \rSampledCount_reg[24] ;
  output \rSampledCount_reg[24]_0 ;
  output \rReadAddress_reg[4]_3 ;
  output \rSampledCount_reg[21] ;
  output \rSampledCount_reg[21]_0 ;
  output \rReadAddress_reg[4]_4 ;
  output \rSampledCount_reg[20] ;
  output \rSampledCount_reg[20]_0 ;
  output \rReadAddress_reg[4]_5 ;
  output \rSampledCount_reg[19] ;
  output \rSampledCount_reg[19]_0 ;
  output \rReadAddress_reg[4]_6 ;
  output \rSampledCount_reg[18] ;
  output \rSampledCount_reg[18]_0 ;
  output \rReadAddress_reg[4]_7 ;
  output \rSampledCount_reg[16] ;
  output \rSampledCount_reg[16]_0 ;
  output \rReadAddress_reg[4]_8 ;
  output \rSampledCount_reg[15] ;
  output \rSampledCount_reg[15]_0 ;
  output \rReadAddress_reg[4]_9 ;
  output \rSampledCount_reg[12] ;
  output \rSampledCount_reg[12]_0 ;
  output \rReadAddress_reg[4]_10 ;
  output \rSampledCount_reg[11] ;
  output \rSampledCount_reg[11]_0 ;
  output \rReadAddress_reg[4]_11 ;
  output \rSampledCount_reg[9] ;
  output \rSampledCount_reg[9]_0 ;
  output \rReadAddress_reg[4]_12 ;
  output \rSampledCount_reg[8] ;
  output \rSampledCount_reg[8]_0 ;
  output \rReadAddress_reg[4]_13 ;
  output \rSampledCount_reg[7] ;
  output \rSampledCount_reg[7]_0 ;
  output \rReadAddress_reg[4]_14 ;
  output \rSampledCount_reg[6] ;
  output \rSampledCount_reg[6]_0 ;
  output \rReadAddress_reg[4]_15 ;
  output \rSampledCount_reg[5] ;
  output \rSampledCount_reg[5]_0 ;
  output \rReadAddress_reg[4]_16 ;
  output \rSampledCount_reg[4] ;
  output \rSampledCount_reg[4]_0 ;
  output \rReadAddress_reg[4]_17 ;
  output \rSampledCount_reg[3] ;
  output \rSampledCount_reg[3]_0 ;
  output \rReadAddress_reg[4]_18 ;
  output \rSampledCount_reg[2] ;
  output \rSampledCount_reg[2]_0 ;
  output \rReadAddress_reg[4]_19 ;
  output \rSampledCount_reg[1] ;
  output \rSampledCount_reg[1]_0 ;
  output \rReadAddress_reg[4]_20 ;
  output \rSampledCount_reg[0] ;
  output \rSampledCount_reg[0]_0 ;
  output \rReadAddress_reg[4]_21 ;
  output [31:0]\rReadData_reg[31]_0 ;
  input iReset;
  input [0:0]E;
  input iClock;
  input iCMDReady;
  input \rCounter_reg[31] ;
  input \rCounter_reg[31]_0 ;
  input [0:0]Q;
  input [0:0]\rCounter_reg[31]_1 ;
  input [0:0]iReadyBusy;
  input [3:0]\rReadData_reg[10]_0 ;
  input \rReadData_reg[10]_1 ;
  input [0:0]\rPeriod_reg[31] ;
  input [31:0]D;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [0:0]\rPeriod_reg[31]_1 ;
  input [0:0]\rPeriod_reg[31]_2 ;
  input [0:0]\rPeriod_reg[31]_3 ;
  input [0:0]\rPeriod_reg[31]_4 ;
  input [0:0]\rPeriod_reg[31]_5 ;
  input [0:0]\rPeriod_reg[31]_6 ;
  input [22:0]\rReadData_reg[30]_0 ;

  wire [31:0]D;
  wire DPLRCCmdIdleTimeCounter_n_0;
  wire DPLRCCmdIdleTimeCounter_n_14;
  wire DPLRCCmdIdleTimeCounter_n_17;
  wire DPLRCCmdIdleTimeCounter_n_18;
  wire DPLRCCmdIdleTimeCounter_n_21;
  wire DPLRCCmdIdleTimeCounter_n_4;
  wire DPLRCCmdIdleTimeCounter_n_5;
  wire DPLRCCmdIdleTimeCounter_n_8;
  wire DPLRCCmdIdleTimeCounter_n_9;
  wire DPLRCDataIdleTimeCounter_n_0;
  wire DPLRCDataIdleTimeCounter_n_1;
  wire DPLRCDataIdleTimeCounter_n_10;
  wire DPLRCDataIdleTimeCounter_n_11;
  wire DPLRCDataIdleTimeCounter_n_12;
  wire DPLRCDataIdleTimeCounter_n_13;
  wire DPLRCDataIdleTimeCounter_n_14;
  wire DPLRCDataIdleTimeCounter_n_15;
  wire DPLRCDataIdleTimeCounter_n_16;
  wire DPLRCDataIdleTimeCounter_n_17;
  wire DPLRCDataIdleTimeCounter_n_18;
  wire DPLRCDataIdleTimeCounter_n_19;
  wire DPLRCDataIdleTimeCounter_n_2;
  wire DPLRCDataIdleTimeCounter_n_20;
  wire DPLRCDataIdleTimeCounter_n_21;
  wire DPLRCDataIdleTimeCounter_n_22;
  wire DPLRCDataIdleTimeCounter_n_23;
  wire DPLRCDataIdleTimeCounter_n_24;
  wire DPLRCDataIdleTimeCounter_n_25;
  wire DPLRCDataIdleTimeCounter_n_26;
  wire DPLRCDataIdleTimeCounter_n_27;
  wire DPLRCDataIdleTimeCounter_n_28;
  wire DPLRCDataIdleTimeCounter_n_29;
  wire DPLRCDataIdleTimeCounter_n_3;
  wire DPLRCDataIdleTimeCounter_n_30;
  wire DPLRCDataIdleTimeCounter_n_31;
  wire DPLRCDataIdleTimeCounter_n_32;
  wire DPLRCDataIdleTimeCounter_n_33;
  wire DPLRCDataIdleTimeCounter_n_34;
  wire DPLRCDataIdleTimeCounter_n_35;
  wire DPLRCDataIdleTimeCounter_n_36;
  wire DPLRCDataIdleTimeCounter_n_37;
  wire DPLRCDataIdleTimeCounter_n_38;
  wire DPLRCDataIdleTimeCounter_n_39;
  wire DPLRCDataIdleTimeCounter_n_4;
  wire DPLRCDataIdleTimeCounter_n_40;
  wire DPLRCDataIdleTimeCounter_n_41;
  wire DPLRCDataIdleTimeCounter_n_42;
  wire DPLRCDataIdleTimeCounter_n_43;
  wire DPLRCDataIdleTimeCounter_n_44;
  wire DPLRCDataIdleTimeCounter_n_45;
  wire DPLRCDataIdleTimeCounter_n_46;
  wire DPLRCDataIdleTimeCounter_n_47;
  wire DPLRCDataIdleTimeCounter_n_48;
  wire DPLRCDataIdleTimeCounter_n_49;
  wire DPLRCDataIdleTimeCounter_n_5;
  wire DPLRCDataIdleTimeCounter_n_50;
  wire DPLRCDataIdleTimeCounter_n_51;
  wire DPLRCDataIdleTimeCounter_n_52;
  wire DPLRCDataIdleTimeCounter_n_53;
  wire DPLRCDataIdleTimeCounter_n_54;
  wire DPLRCDataIdleTimeCounter_n_55;
  wire DPLRCDataIdleTimeCounter_n_56;
  wire DPLRCDataIdleTimeCounter_n_57;
  wire DPLRCDataIdleTimeCounter_n_58;
  wire DPLRCDataIdleTimeCounter_n_59;
  wire DPLRCDataIdleTimeCounter_n_6;
  wire DPLRCDataIdleTimeCounter_n_60;
  wire DPLRCDataIdleTimeCounter_n_61;
  wire DPLRCDataIdleTimeCounter_n_62;
  wire DPLRCDataIdleTimeCounter_n_63;
  wire DPLRCDataIdleTimeCounter_n_7;
  wire DPLRCDataIdleTimeCounter_n_8;
  wire DPLRCDataIdleTimeCounter_n_9;
  wire DPLWCCmdIdleTimeCounter_n_0;
  wire DPLWCCmdIdleTimeCounter_n_14;
  wire DPLWCCmdIdleTimeCounter_n_17;
  wire DPLWCCmdIdleTimeCounter_n_18;
  wire DPLWCCmdIdleTimeCounter_n_21;
  wire DPLWCCmdIdleTimeCounter_n_4;
  wire DPLWCCmdIdleTimeCounter_n_5;
  wire DPLWCCmdIdleTimeCounter_n_8;
  wire DPLWCCmdIdleTimeCounter_n_9;
  wire DPLWCDataIdleTimeCounter_n_0;
  wire DPLWCDataIdleTimeCounter_n_1;
  wire DPLWCDataIdleTimeCounter_n_10;
  wire DPLWCDataIdleTimeCounter_n_11;
  wire DPLWCDataIdleTimeCounter_n_12;
  wire DPLWCDataIdleTimeCounter_n_13;
  wire DPLWCDataIdleTimeCounter_n_14;
  wire DPLWCDataIdleTimeCounter_n_15;
  wire DPLWCDataIdleTimeCounter_n_16;
  wire DPLWCDataIdleTimeCounter_n_17;
  wire DPLWCDataIdleTimeCounter_n_18;
  wire DPLWCDataIdleTimeCounter_n_19;
  wire DPLWCDataIdleTimeCounter_n_2;
  wire DPLWCDataIdleTimeCounter_n_20;
  wire DPLWCDataIdleTimeCounter_n_21;
  wire DPLWCDataIdleTimeCounter_n_22;
  wire DPLWCDataIdleTimeCounter_n_23;
  wire DPLWCDataIdleTimeCounter_n_24;
  wire DPLWCDataIdleTimeCounter_n_25;
  wire DPLWCDataIdleTimeCounter_n_26;
  wire DPLWCDataIdleTimeCounter_n_27;
  wire DPLWCDataIdleTimeCounter_n_28;
  wire DPLWCDataIdleTimeCounter_n_29;
  wire DPLWCDataIdleTimeCounter_n_3;
  wire DPLWCDataIdleTimeCounter_n_30;
  wire DPLWCDataIdleTimeCounter_n_31;
  wire DPLWCDataIdleTimeCounter_n_32;
  wire DPLWCDataIdleTimeCounter_n_33;
  wire DPLWCDataIdleTimeCounter_n_34;
  wire DPLWCDataIdleTimeCounter_n_35;
  wire DPLWCDataIdleTimeCounter_n_36;
  wire DPLWCDataIdleTimeCounter_n_37;
  wire DPLWCDataIdleTimeCounter_n_38;
  wire DPLWCDataIdleTimeCounter_n_39;
  wire DPLWCDataIdleTimeCounter_n_4;
  wire DPLWCDataIdleTimeCounter_n_40;
  wire DPLWCDataIdleTimeCounter_n_41;
  wire DPLWCDataIdleTimeCounter_n_42;
  wire DPLWCDataIdleTimeCounter_n_43;
  wire DPLWCDataIdleTimeCounter_n_44;
  wire DPLWCDataIdleTimeCounter_n_45;
  wire DPLWCDataIdleTimeCounter_n_46;
  wire DPLWCDataIdleTimeCounter_n_47;
  wire DPLWCDataIdleTimeCounter_n_48;
  wire DPLWCDataIdleTimeCounter_n_49;
  wire DPLWCDataIdleTimeCounter_n_5;
  wire DPLWCDataIdleTimeCounter_n_50;
  wire DPLWCDataIdleTimeCounter_n_51;
  wire DPLWCDataIdleTimeCounter_n_52;
  wire DPLWCDataIdleTimeCounter_n_53;
  wire DPLWCDataIdleTimeCounter_n_54;
  wire DPLWCDataIdleTimeCounter_n_55;
  wire DPLWCDataIdleTimeCounter_n_56;
  wire DPLWCDataIdleTimeCounter_n_57;
  wire DPLWCDataIdleTimeCounter_n_58;
  wire DPLWCDataIdleTimeCounter_n_59;
  wire DPLWCDataIdleTimeCounter_n_6;
  wire DPLWCDataIdleTimeCounter_n_60;
  wire DPLWCDataIdleTimeCounter_n_61;
  wire DPLWCDataIdleTimeCounter_n_62;
  wire DPLWCDataIdleTimeCounter_n_63;
  wire DPLWCDataIdleTimeCounter_n_7;
  wire DPLWCDataIdleTimeCounter_n_8;
  wire DPLWCDataIdleTimeCounter_n_9;
  wire [0:0]E;
  wire LLNFCReadIdleTimeCounter_n_0;
  wire LLNFCReadIdleTimeCounter_n_1;
  wire LLNFCReadIdleTimeCounter_n_10;
  wire LLNFCReadIdleTimeCounter_n_11;
  wire LLNFCReadIdleTimeCounter_n_12;
  wire LLNFCReadIdleTimeCounter_n_13;
  wire LLNFCReadIdleTimeCounter_n_14;
  wire LLNFCReadIdleTimeCounter_n_15;
  wire LLNFCReadIdleTimeCounter_n_16;
  wire LLNFCReadIdleTimeCounter_n_17;
  wire LLNFCReadIdleTimeCounter_n_18;
  wire LLNFCReadIdleTimeCounter_n_19;
  wire LLNFCReadIdleTimeCounter_n_2;
  wire LLNFCReadIdleTimeCounter_n_20;
  wire LLNFCReadIdleTimeCounter_n_21;
  wire LLNFCReadIdleTimeCounter_n_22;
  wire LLNFCReadIdleTimeCounter_n_23;
  wire LLNFCReadIdleTimeCounter_n_24;
  wire LLNFCReadIdleTimeCounter_n_25;
  wire LLNFCReadIdleTimeCounter_n_26;
  wire LLNFCReadIdleTimeCounter_n_27;
  wire LLNFCReadIdleTimeCounter_n_28;
  wire LLNFCReadIdleTimeCounter_n_29;
  wire LLNFCReadIdleTimeCounter_n_3;
  wire LLNFCReadIdleTimeCounter_n_30;
  wire LLNFCReadIdleTimeCounter_n_31;
  wire LLNFCReadIdleTimeCounter_n_32;
  wire LLNFCReadIdleTimeCounter_n_33;
  wire LLNFCReadIdleTimeCounter_n_34;
  wire LLNFCReadIdleTimeCounter_n_35;
  wire LLNFCReadIdleTimeCounter_n_36;
  wire LLNFCReadIdleTimeCounter_n_37;
  wire LLNFCReadIdleTimeCounter_n_38;
  wire LLNFCReadIdleTimeCounter_n_39;
  wire LLNFCReadIdleTimeCounter_n_4;
  wire LLNFCReadIdleTimeCounter_n_40;
  wire LLNFCReadIdleTimeCounter_n_41;
  wire LLNFCReadIdleTimeCounter_n_42;
  wire LLNFCReadIdleTimeCounter_n_43;
  wire LLNFCReadIdleTimeCounter_n_44;
  wire LLNFCReadIdleTimeCounter_n_45;
  wire LLNFCReadIdleTimeCounter_n_46;
  wire LLNFCReadIdleTimeCounter_n_47;
  wire LLNFCReadIdleTimeCounter_n_48;
  wire LLNFCReadIdleTimeCounter_n_49;
  wire LLNFCReadIdleTimeCounter_n_5;
  wire LLNFCReadIdleTimeCounter_n_50;
  wire LLNFCReadIdleTimeCounter_n_51;
  wire LLNFCReadIdleTimeCounter_n_52;
  wire LLNFCReadIdleTimeCounter_n_53;
  wire LLNFCReadIdleTimeCounter_n_54;
  wire LLNFCReadIdleTimeCounter_n_55;
  wire LLNFCReadIdleTimeCounter_n_56;
  wire LLNFCReadIdleTimeCounter_n_57;
  wire LLNFCReadIdleTimeCounter_n_58;
  wire LLNFCReadIdleTimeCounter_n_59;
  wire LLNFCReadIdleTimeCounter_n_6;
  wire LLNFCReadIdleTimeCounter_n_60;
  wire LLNFCReadIdleTimeCounter_n_61;
  wire LLNFCReadIdleTimeCounter_n_62;
  wire LLNFCReadIdleTimeCounter_n_63;
  wire LLNFCReadIdleTimeCounter_n_7;
  wire LLNFCReadIdleTimeCounter_n_8;
  wire LLNFCReadIdleTimeCounter_n_9;
  wire NANDIdleTimeCounter_n_0;
  wire NANDIdleTimeCounter_n_1;
  wire NANDIdleTimeCounter_n_10;
  wire NANDIdleTimeCounter_n_11;
  wire NANDIdleTimeCounter_n_12;
  wire NANDIdleTimeCounter_n_13;
  wire NANDIdleTimeCounter_n_14;
  wire NANDIdleTimeCounter_n_15;
  wire NANDIdleTimeCounter_n_16;
  wire NANDIdleTimeCounter_n_17;
  wire NANDIdleTimeCounter_n_18;
  wire NANDIdleTimeCounter_n_19;
  wire NANDIdleTimeCounter_n_2;
  wire NANDIdleTimeCounter_n_20;
  wire NANDIdleTimeCounter_n_21;
  wire NANDIdleTimeCounter_n_22;
  wire NANDIdleTimeCounter_n_23;
  wire NANDIdleTimeCounter_n_24;
  wire NANDIdleTimeCounter_n_25;
  wire NANDIdleTimeCounter_n_26;
  wire NANDIdleTimeCounter_n_27;
  wire NANDIdleTimeCounter_n_28;
  wire NANDIdleTimeCounter_n_29;
  wire NANDIdleTimeCounter_n_3;
  wire NANDIdleTimeCounter_n_30;
  wire NANDIdleTimeCounter_n_31;
  wire NANDIdleTimeCounter_n_4;
  wire NANDIdleTimeCounter_n_5;
  wire NANDIdleTimeCounter_n_6;
  wire NANDIdleTimeCounter_n_7;
  wire NANDIdleTimeCounter_n_8;
  wire NANDIdleTimeCounter_n_9;
  wire [0:0]Q;
  wire iCMDReady;
  wire iClock;
  wire [0:0]iReadyBusy;
  wire iReset;
  wire [31:10]p_0_in;
  wire \rCounter_reg[31] ;
  wire \rCounter_reg[31]_0 ;
  wire [0:0]\rCounter_reg[31]_1 ;
  wire [31:0]rPeriod;
  wire [0:0]\rPeriod_reg[31] ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire [0:0]\rPeriod_reg[31]_1 ;
  wire [0:0]\rPeriod_reg[31]_2 ;
  wire [0:0]\rPeriod_reg[31]_3 ;
  wire [0:0]\rPeriod_reg[31]_4 ;
  wire [0:0]\rPeriod_reg[31]_5 ;
  wire [0:0]\rPeriod_reg[31]_6 ;
  wire \rReadAddress_reg[4] ;
  wire \rReadAddress_reg[4]_0 ;
  wire \rReadAddress_reg[4]_1 ;
  wire \rReadAddress_reg[4]_10 ;
  wire \rReadAddress_reg[4]_11 ;
  wire \rReadAddress_reg[4]_12 ;
  wire \rReadAddress_reg[4]_13 ;
  wire \rReadAddress_reg[4]_14 ;
  wire \rReadAddress_reg[4]_15 ;
  wire \rReadAddress_reg[4]_16 ;
  wire \rReadAddress_reg[4]_17 ;
  wire \rReadAddress_reg[4]_18 ;
  wire \rReadAddress_reg[4]_19 ;
  wire \rReadAddress_reg[4]_2 ;
  wire \rReadAddress_reg[4]_20 ;
  wire \rReadAddress_reg[4]_21 ;
  wire \rReadAddress_reg[4]_3 ;
  wire \rReadAddress_reg[4]_4 ;
  wire \rReadAddress_reg[4]_5 ;
  wire \rReadAddress_reg[4]_6 ;
  wire \rReadAddress_reg[4]_7 ;
  wire \rReadAddress_reg[4]_8 ;
  wire \rReadAddress_reg[4]_9 ;
  wire [3:0]\rReadData_reg[10]_0 ;
  wire \rReadData_reg[10]_1 ;
  wire [22:0]\rReadData_reg[30]_0 ;
  wire [31:0]\rReadData_reg[31]_0 ;
  wire [31:0]rSampledCount;
  wire \rSampledCount_reg[0] ;
  wire \rSampledCount_reg[0]_0 ;
  wire \rSampledCount_reg[11] ;
  wire \rSampledCount_reg[11]_0 ;
  wire \rSampledCount_reg[12] ;
  wire \rSampledCount_reg[12]_0 ;
  wire \rSampledCount_reg[15] ;
  wire \rSampledCount_reg[15]_0 ;
  wire \rSampledCount_reg[16] ;
  wire \rSampledCount_reg[16]_0 ;
  wire \rSampledCount_reg[18] ;
  wire \rSampledCount_reg[18]_0 ;
  wire \rSampledCount_reg[19] ;
  wire \rSampledCount_reg[19]_0 ;
  wire \rSampledCount_reg[1] ;
  wire \rSampledCount_reg[1]_0 ;
  wire \rSampledCount_reg[20] ;
  wire \rSampledCount_reg[20]_0 ;
  wire \rSampledCount_reg[21] ;
  wire \rSampledCount_reg[21]_0 ;
  wire \rSampledCount_reg[24] ;
  wire \rSampledCount_reg[24]_0 ;
  wire \rSampledCount_reg[25] ;
  wire \rSampledCount_reg[25]_0 ;
  wire \rSampledCount_reg[28] ;
  wire \rSampledCount_reg[28]_0 ;
  wire \rSampledCount_reg[29] ;
  wire \rSampledCount_reg[29]_0 ;
  wire \rSampledCount_reg[2] ;
  wire \rSampledCount_reg[2]_0 ;
  wire \rSampledCount_reg[30] ;
  wire \rSampledCount_reg[30]_0 ;
  wire \rSampledCount_reg[3] ;
  wire \rSampledCount_reg[3]_0 ;
  wire \rSampledCount_reg[4] ;
  wire \rSampledCount_reg[4]_0 ;
  wire \rSampledCount_reg[5] ;
  wire \rSampledCount_reg[5]_0 ;
  wire \rSampledCount_reg[6] ;
  wire \rSampledCount_reg[6]_0 ;
  wire \rSampledCount_reg[7] ;
  wire \rSampledCount_reg[7]_0 ;
  wire \rSampledCount_reg[8] ;
  wire \rSampledCount_reg[8]_0 ;
  wire \rSampledCount_reg[9] ;
  wire \rSampledCount_reg[9]_0 ;
  wire wExtReadAck;

  sys_top_t4nfc_hlper_0_0_ExtTimeCounter DPLRCCmdIdleTimeCounter
       (.D(D),
        .Q({DPLWCDataIdleTimeCounter_n_32,DPLWCDataIdleTimeCounter_n_33,DPLWCDataIdleTimeCounter_n_34,DPLWCDataIdleTimeCounter_n_35,DPLWCDataIdleTimeCounter_n_36,DPLWCDataIdleTimeCounter_n_37,DPLWCDataIdleTimeCounter_n_38,DPLWCDataIdleTimeCounter_n_39,DPLWCDataIdleTimeCounter_n_40,DPLWCDataIdleTimeCounter_n_41,DPLWCDataIdleTimeCounter_n_42,DPLWCDataIdleTimeCounter_n_43,DPLWCDataIdleTimeCounter_n_44,DPLWCDataIdleTimeCounter_n_45,DPLWCDataIdleTimeCounter_n_46,DPLWCDataIdleTimeCounter_n_47,DPLWCDataIdleTimeCounter_n_48,DPLWCDataIdleTimeCounter_n_49,DPLWCDataIdleTimeCounter_n_50,DPLWCDataIdleTimeCounter_n_51,DPLWCDataIdleTimeCounter_n_52,DPLWCDataIdleTimeCounter_n_53,DPLWCDataIdleTimeCounter_n_54,DPLWCDataIdleTimeCounter_n_55,DPLWCDataIdleTimeCounter_n_56,DPLWCDataIdleTimeCounter_n_57,DPLWCDataIdleTimeCounter_n_58,DPLWCDataIdleTimeCounter_n_59,DPLWCDataIdleTimeCounter_n_60,DPLWCDataIdleTimeCounter_n_61,DPLWCDataIdleTimeCounter_n_62,DPLWCDataIdleTimeCounter_n_63}),
        .iClock(iClock),
        .iReset(iReset),
        .\rCounter_reg[31]_0 (\rCounter_reg[31]_1 ),
        .\rPeriod_reg[31]_0 (\rPeriod_reg[31]_4 ),
        .\rReadAddress_reg[4] (\rReadAddress_reg[4] ),
        .\rReadAddress_reg[4]_0 (\rReadAddress_reg[4]_0 ),
        .\rReadAddress_reg[4]_1 (\rReadAddress_reg[4]_1 ),
        .\rReadAddress_reg[4]_10 (\rReadAddress_reg[4]_10 ),
        .\rReadAddress_reg[4]_11 (\rReadAddress_reg[4]_11 ),
        .\rReadAddress_reg[4]_12 (\rReadAddress_reg[4]_12 ),
        .\rReadAddress_reg[4]_13 (\rReadAddress_reg[4]_13 ),
        .\rReadAddress_reg[4]_14 (\rReadAddress_reg[4]_14 ),
        .\rReadAddress_reg[4]_15 (\rReadAddress_reg[4]_15 ),
        .\rReadAddress_reg[4]_16 (\rReadAddress_reg[4]_16 ),
        .\rReadAddress_reg[4]_17 (\rReadAddress_reg[4]_17 ),
        .\rReadAddress_reg[4]_18 (\rReadAddress_reg[4]_18 ),
        .\rReadAddress_reg[4]_19 (\rReadAddress_reg[4]_19 ),
        .\rReadAddress_reg[4]_2 (\rReadAddress_reg[4]_2 ),
        .\rReadAddress_reg[4]_20 (\rReadAddress_reg[4]_20 ),
        .\rReadAddress_reg[4]_21 (\rReadAddress_reg[4]_21 ),
        .\rReadAddress_reg[4]_3 (\rReadAddress_reg[4]_3 ),
        .\rReadAddress_reg[4]_4 (\rReadAddress_reg[4]_4 ),
        .\rReadAddress_reg[4]_5 (\rReadAddress_reg[4]_5 ),
        .\rReadAddress_reg[4]_6 (\rReadAddress_reg[4]_6 ),
        .\rReadAddress_reg[4]_7 (\rReadAddress_reg[4]_7 ),
        .\rReadAddress_reg[4]_8 (\rReadAddress_reg[4]_8 ),
        .\rReadAddress_reg[4]_9 (\rReadAddress_reg[4]_9 ),
        .\rReadData_reg[0] (NANDIdleTimeCounter_n_31),
        .\rReadData_reg[11] (NANDIdleTimeCounter_n_20),
        .\rReadData_reg[12] (NANDIdleTimeCounter_n_19),
        .\rReadData_reg[15] (NANDIdleTimeCounter_n_16),
        .\rReadData_reg[16] (NANDIdleTimeCounter_n_15),
        .\rReadData_reg[18] (NANDIdleTimeCounter_n_13),
        .\rReadData_reg[19] (NANDIdleTimeCounter_n_12),
        .\rReadData_reg[1] (NANDIdleTimeCounter_n_30),
        .\rReadData_reg[20] (NANDIdleTimeCounter_n_11),
        .\rReadData_reg[21] (NANDIdleTimeCounter_n_10),
        .\rReadData_reg[24] (NANDIdleTimeCounter_n_7),
        .\rReadData_reg[25] (NANDIdleTimeCounter_n_6),
        .\rReadData_reg[28] (NANDIdleTimeCounter_n_3),
        .\rReadData_reg[29] (NANDIdleTimeCounter_n_2),
        .\rReadData_reg[2] (NANDIdleTimeCounter_n_29),
        .\rReadData_reg[30] (\rReadData_reg[10]_0 [2:0]),
        .\rReadData_reg[30]_0 (NANDIdleTimeCounter_n_1),
        .\rReadData_reg[31] ({DPLWCDataIdleTimeCounter_n_0,DPLWCDataIdleTimeCounter_n_1,DPLWCDataIdleTimeCounter_n_2,DPLWCDataIdleTimeCounter_n_3,DPLWCDataIdleTimeCounter_n_4,DPLWCDataIdleTimeCounter_n_5,DPLWCDataIdleTimeCounter_n_6,DPLWCDataIdleTimeCounter_n_7,DPLWCDataIdleTimeCounter_n_8,DPLWCDataIdleTimeCounter_n_9,DPLWCDataIdleTimeCounter_n_10,DPLWCDataIdleTimeCounter_n_11,DPLWCDataIdleTimeCounter_n_12,DPLWCDataIdleTimeCounter_n_13,DPLWCDataIdleTimeCounter_n_14,DPLWCDataIdleTimeCounter_n_15,DPLWCDataIdleTimeCounter_n_16,DPLWCDataIdleTimeCounter_n_17,DPLWCDataIdleTimeCounter_n_18,DPLWCDataIdleTimeCounter_n_19,DPLWCDataIdleTimeCounter_n_20,DPLWCDataIdleTimeCounter_n_21,DPLWCDataIdleTimeCounter_n_22,DPLWCDataIdleTimeCounter_n_23,DPLWCDataIdleTimeCounter_n_24,DPLWCDataIdleTimeCounter_n_25,DPLWCDataIdleTimeCounter_n_26,DPLWCDataIdleTimeCounter_n_27,DPLWCDataIdleTimeCounter_n_28,DPLWCDataIdleTimeCounter_n_29,DPLWCDataIdleTimeCounter_n_30,DPLWCDataIdleTimeCounter_n_31}),
        .\rReadData_reg[3] (NANDIdleTimeCounter_n_28),
        .\rReadData_reg[4] (NANDIdleTimeCounter_n_27),
        .\rReadData_reg[5] (NANDIdleTimeCounter_n_26),
        .\rReadData_reg[6] (NANDIdleTimeCounter_n_25),
        .\rReadData_reg[7] (NANDIdleTimeCounter_n_24),
        .\rReadData_reg[8] (NANDIdleTimeCounter_n_23),
        .\rReadData_reg[9] (NANDIdleTimeCounter_n_22),
        .\rSampledCount_reg[10]_0 (DPLRCCmdIdleTimeCounter_n_21),
        .\rSampledCount_reg[13]_0 (DPLRCCmdIdleTimeCounter_n_18),
        .\rSampledCount_reg[14]_0 (DPLRCCmdIdleTimeCounter_n_17),
        .\rSampledCount_reg[17]_0 (DPLRCCmdIdleTimeCounter_n_14),
        .\rSampledCount_reg[22]_0 (DPLRCCmdIdleTimeCounter_n_9),
        .\rSampledCount_reg[23]_0 (DPLRCCmdIdleTimeCounter_n_8),
        .\rSampledCount_reg[26]_0 (DPLRCCmdIdleTimeCounter_n_5),
        .\rSampledCount_reg[27]_0 (DPLRCCmdIdleTimeCounter_n_4),
        .\rSampledCount_reg[31]_0 (DPLRCCmdIdleTimeCounter_n_0));
  sys_top_t4nfc_hlper_0_0_ExtTimeCounter_8 DPLRCDataIdleTimeCounter
       (.D(D),
        .Q({DPLRCDataIdleTimeCounter_n_0,DPLRCDataIdleTimeCounter_n_1,DPLRCDataIdleTimeCounter_n_2,DPLRCDataIdleTimeCounter_n_3,DPLRCDataIdleTimeCounter_n_4,DPLRCDataIdleTimeCounter_n_5,DPLRCDataIdleTimeCounter_n_6,DPLRCDataIdleTimeCounter_n_7,DPLRCDataIdleTimeCounter_n_8,DPLRCDataIdleTimeCounter_n_9,DPLRCDataIdleTimeCounter_n_10,DPLRCDataIdleTimeCounter_n_11,DPLRCDataIdleTimeCounter_n_12,DPLRCDataIdleTimeCounter_n_13,DPLRCDataIdleTimeCounter_n_14,DPLRCDataIdleTimeCounter_n_15,DPLRCDataIdleTimeCounter_n_16,DPLRCDataIdleTimeCounter_n_17,DPLRCDataIdleTimeCounter_n_18,DPLRCDataIdleTimeCounter_n_19,DPLRCDataIdleTimeCounter_n_20,DPLRCDataIdleTimeCounter_n_21,DPLRCDataIdleTimeCounter_n_22,DPLRCDataIdleTimeCounter_n_23,DPLRCDataIdleTimeCounter_n_24,DPLRCDataIdleTimeCounter_n_25,DPLRCDataIdleTimeCounter_n_26,DPLRCDataIdleTimeCounter_n_27,DPLRCDataIdleTimeCounter_n_28,DPLRCDataIdleTimeCounter_n_29,DPLRCDataIdleTimeCounter_n_30,DPLRCDataIdleTimeCounter_n_31}),
        .iClock(iClock),
        .iReset(iReset),
        .\rCounter_reg[0]_0 (\rCounter_reg[31] ),
        .\rPeriod_reg[31]_0 (\rPeriod_reg[31]_5 ),
        .\rSampledCount_reg[31]_0 ({DPLRCDataIdleTimeCounter_n_32,DPLRCDataIdleTimeCounter_n_33,DPLRCDataIdleTimeCounter_n_34,DPLRCDataIdleTimeCounter_n_35,DPLRCDataIdleTimeCounter_n_36,DPLRCDataIdleTimeCounter_n_37,DPLRCDataIdleTimeCounter_n_38,DPLRCDataIdleTimeCounter_n_39,DPLRCDataIdleTimeCounter_n_40,DPLRCDataIdleTimeCounter_n_41,DPLRCDataIdleTimeCounter_n_42,DPLRCDataIdleTimeCounter_n_43,DPLRCDataIdleTimeCounter_n_44,DPLRCDataIdleTimeCounter_n_45,DPLRCDataIdleTimeCounter_n_46,DPLRCDataIdleTimeCounter_n_47,DPLRCDataIdleTimeCounter_n_48,DPLRCDataIdleTimeCounter_n_49,DPLRCDataIdleTimeCounter_n_50,DPLRCDataIdleTimeCounter_n_51,DPLRCDataIdleTimeCounter_n_52,DPLRCDataIdleTimeCounter_n_53,DPLRCDataIdleTimeCounter_n_54,DPLRCDataIdleTimeCounter_n_55,DPLRCDataIdleTimeCounter_n_56,DPLRCDataIdleTimeCounter_n_57,DPLRCDataIdleTimeCounter_n_58,DPLRCDataIdleTimeCounter_n_59,DPLRCDataIdleTimeCounter_n_60,DPLRCDataIdleTimeCounter_n_61,DPLRCDataIdleTimeCounter_n_62,DPLRCDataIdleTimeCounter_n_63}));
  sys_top_t4nfc_hlper_0_0_ExtTimeCounter_9 DPLWCCmdIdleTimeCounter
       (.D(D),
        .Q(Q),
        .iClock(iClock),
        .iReset(iReset),
        .\rPeriod_reg[31]_0 (\rPeriod_reg[31]_2 ),
        .\rReadData_reg[30] (\rReadData_reg[10]_0 [1:0]),
        .\rReadData_reg[31]_i_2 ({LLNFCReadIdleTimeCounter_n_32,LLNFCReadIdleTimeCounter_n_33,LLNFCReadIdleTimeCounter_n_34,LLNFCReadIdleTimeCounter_n_35,LLNFCReadIdleTimeCounter_n_36,LLNFCReadIdleTimeCounter_n_37,LLNFCReadIdleTimeCounter_n_38,LLNFCReadIdleTimeCounter_n_39,LLNFCReadIdleTimeCounter_n_40,LLNFCReadIdleTimeCounter_n_41,LLNFCReadIdleTimeCounter_n_42,LLNFCReadIdleTimeCounter_n_43,LLNFCReadIdleTimeCounter_n_44,LLNFCReadIdleTimeCounter_n_45,LLNFCReadIdleTimeCounter_n_46,LLNFCReadIdleTimeCounter_n_47,LLNFCReadIdleTimeCounter_n_48,LLNFCReadIdleTimeCounter_n_49,LLNFCReadIdleTimeCounter_n_50,LLNFCReadIdleTimeCounter_n_51,LLNFCReadIdleTimeCounter_n_52,LLNFCReadIdleTimeCounter_n_53,LLNFCReadIdleTimeCounter_n_54,LLNFCReadIdleTimeCounter_n_55,LLNFCReadIdleTimeCounter_n_56,LLNFCReadIdleTimeCounter_n_57,LLNFCReadIdleTimeCounter_n_58,LLNFCReadIdleTimeCounter_n_59,LLNFCReadIdleTimeCounter_n_60,LLNFCReadIdleTimeCounter_n_61,LLNFCReadIdleTimeCounter_n_62,LLNFCReadIdleTimeCounter_n_63}),
        .\rReadData_reg[31]_i_2_0 ({LLNFCReadIdleTimeCounter_n_0,LLNFCReadIdleTimeCounter_n_1,LLNFCReadIdleTimeCounter_n_2,LLNFCReadIdleTimeCounter_n_3,LLNFCReadIdleTimeCounter_n_4,LLNFCReadIdleTimeCounter_n_5,LLNFCReadIdleTimeCounter_n_6,LLNFCReadIdleTimeCounter_n_7,LLNFCReadIdleTimeCounter_n_8,LLNFCReadIdleTimeCounter_n_9,LLNFCReadIdleTimeCounter_n_10,LLNFCReadIdleTimeCounter_n_11,LLNFCReadIdleTimeCounter_n_12,LLNFCReadIdleTimeCounter_n_13,LLNFCReadIdleTimeCounter_n_14,LLNFCReadIdleTimeCounter_n_15,LLNFCReadIdleTimeCounter_n_16,LLNFCReadIdleTimeCounter_n_17,LLNFCReadIdleTimeCounter_n_18,LLNFCReadIdleTimeCounter_n_19,LLNFCReadIdleTimeCounter_n_20,LLNFCReadIdleTimeCounter_n_21,LLNFCReadIdleTimeCounter_n_22,LLNFCReadIdleTimeCounter_n_23,LLNFCReadIdleTimeCounter_n_24,LLNFCReadIdleTimeCounter_n_25,LLNFCReadIdleTimeCounter_n_26,LLNFCReadIdleTimeCounter_n_27,LLNFCReadIdleTimeCounter_n_28,LLNFCReadIdleTimeCounter_n_29,LLNFCReadIdleTimeCounter_n_30,LLNFCReadIdleTimeCounter_n_31}),
        .\rSampledCount_reg[0]_0 (\rSampledCount_reg[0] ),
        .\rSampledCount_reg[10]_0 (DPLWCCmdIdleTimeCounter_n_21),
        .\rSampledCount_reg[11]_0 (\rSampledCount_reg[11] ),
        .\rSampledCount_reg[12]_0 (\rSampledCount_reg[12] ),
        .\rSampledCount_reg[13]_0 (DPLWCCmdIdleTimeCounter_n_18),
        .\rSampledCount_reg[14]_0 (DPLWCCmdIdleTimeCounter_n_17),
        .\rSampledCount_reg[15]_0 (\rSampledCount_reg[15] ),
        .\rSampledCount_reg[16]_0 (\rSampledCount_reg[16] ),
        .\rSampledCount_reg[17]_0 (DPLWCCmdIdleTimeCounter_n_14),
        .\rSampledCount_reg[18]_0 (\rSampledCount_reg[18] ),
        .\rSampledCount_reg[19]_0 (\rSampledCount_reg[19] ),
        .\rSampledCount_reg[1]_0 (\rSampledCount_reg[1] ),
        .\rSampledCount_reg[20]_0 (\rSampledCount_reg[20] ),
        .\rSampledCount_reg[21]_0 (\rSampledCount_reg[21] ),
        .\rSampledCount_reg[22]_0 (DPLWCCmdIdleTimeCounter_n_9),
        .\rSampledCount_reg[23]_0 (DPLWCCmdIdleTimeCounter_n_8),
        .\rSampledCount_reg[24]_0 (\rSampledCount_reg[24] ),
        .\rSampledCount_reg[25]_0 (\rSampledCount_reg[25] ),
        .\rSampledCount_reg[26]_0 (DPLWCCmdIdleTimeCounter_n_5),
        .\rSampledCount_reg[27]_0 (DPLWCCmdIdleTimeCounter_n_4),
        .\rSampledCount_reg[28]_0 (\rSampledCount_reg[28] ),
        .\rSampledCount_reg[29]_0 (\rSampledCount_reg[29] ),
        .\rSampledCount_reg[2]_0 (\rSampledCount_reg[2] ),
        .\rSampledCount_reg[30]_0 (\rSampledCount_reg[30] ),
        .\rSampledCount_reg[31]_0 (DPLWCCmdIdleTimeCounter_n_0),
        .\rSampledCount_reg[3]_0 (\rSampledCount_reg[3] ),
        .\rSampledCount_reg[4]_0 (\rSampledCount_reg[4] ),
        .\rSampledCount_reg[5]_0 (\rSampledCount_reg[5] ),
        .\rSampledCount_reg[6]_0 (\rSampledCount_reg[6] ),
        .\rSampledCount_reg[7]_0 (\rSampledCount_reg[7] ),
        .\rSampledCount_reg[8]_0 (\rSampledCount_reg[8] ),
        .\rSampledCount_reg[9]_0 (\rSampledCount_reg[9] ));
  sys_top_t4nfc_hlper_0_0_ExtTimeCounter_10 DPLWCDataIdleTimeCounter
       (.D(D),
        .Q({DPLWCDataIdleTimeCounter_n_0,DPLWCDataIdleTimeCounter_n_1,DPLWCDataIdleTimeCounter_n_2,DPLWCDataIdleTimeCounter_n_3,DPLWCDataIdleTimeCounter_n_4,DPLWCDataIdleTimeCounter_n_5,DPLWCDataIdleTimeCounter_n_6,DPLWCDataIdleTimeCounter_n_7,DPLWCDataIdleTimeCounter_n_8,DPLWCDataIdleTimeCounter_n_9,DPLWCDataIdleTimeCounter_n_10,DPLWCDataIdleTimeCounter_n_11,DPLWCDataIdleTimeCounter_n_12,DPLWCDataIdleTimeCounter_n_13,DPLWCDataIdleTimeCounter_n_14,DPLWCDataIdleTimeCounter_n_15,DPLWCDataIdleTimeCounter_n_16,DPLWCDataIdleTimeCounter_n_17,DPLWCDataIdleTimeCounter_n_18,DPLWCDataIdleTimeCounter_n_19,DPLWCDataIdleTimeCounter_n_20,DPLWCDataIdleTimeCounter_n_21,DPLWCDataIdleTimeCounter_n_22,DPLWCDataIdleTimeCounter_n_23,DPLWCDataIdleTimeCounter_n_24,DPLWCDataIdleTimeCounter_n_25,DPLWCDataIdleTimeCounter_n_26,DPLWCDataIdleTimeCounter_n_27,DPLWCDataIdleTimeCounter_n_28,DPLWCDataIdleTimeCounter_n_29,DPLWCDataIdleTimeCounter_n_30,DPLWCDataIdleTimeCounter_n_31}),
        .iClock(iClock),
        .iReset(iReset),
        .\rCounter_reg[0]_0 (\rCounter_reg[31]_0 ),
        .\rPeriod_reg[31]_0 (\rPeriod_reg[31]_3 ),
        .\rSampledCount_reg[31]_0 ({DPLWCDataIdleTimeCounter_n_32,DPLWCDataIdleTimeCounter_n_33,DPLWCDataIdleTimeCounter_n_34,DPLWCDataIdleTimeCounter_n_35,DPLWCDataIdleTimeCounter_n_36,DPLWCDataIdleTimeCounter_n_37,DPLWCDataIdleTimeCounter_n_38,DPLWCDataIdleTimeCounter_n_39,DPLWCDataIdleTimeCounter_n_40,DPLWCDataIdleTimeCounter_n_41,DPLWCDataIdleTimeCounter_n_42,DPLWCDataIdleTimeCounter_n_43,DPLWCDataIdleTimeCounter_n_44,DPLWCDataIdleTimeCounter_n_45,DPLWCDataIdleTimeCounter_n_46,DPLWCDataIdleTimeCounter_n_47,DPLWCDataIdleTimeCounter_n_48,DPLWCDataIdleTimeCounter_n_49,DPLWCDataIdleTimeCounter_n_50,DPLWCDataIdleTimeCounter_n_51,DPLWCDataIdleTimeCounter_n_52,DPLWCDataIdleTimeCounter_n_53,DPLWCDataIdleTimeCounter_n_54,DPLWCDataIdleTimeCounter_n_55,DPLWCDataIdleTimeCounter_n_56,DPLWCDataIdleTimeCounter_n_57,DPLWCDataIdleTimeCounter_n_58,DPLWCDataIdleTimeCounter_n_59,DPLWCDataIdleTimeCounter_n_60,DPLWCDataIdleTimeCounter_n_61,DPLWCDataIdleTimeCounter_n_62,DPLWCDataIdleTimeCounter_n_63}));
  sys_top_t4nfc_hlper_0_0_ExtTimeCounter_11 LLNFCCmdIdleTimeCounter
       (.D(D),
        .Q(rPeriod),
        .iCMDReady(iCMDReady),
        .iClock(iClock),
        .iReset(iReset),
        .\rPeriod_reg[31]_0 (\rPeriod_reg[31] ),
        .\rSampledCount_reg[31]_0 (rSampledCount));
  sys_top_t4nfc_hlper_0_0_ExtTimeCounter_12 LLNFCReadIdleTimeCounter
       (.D(D),
        .Q({LLNFCReadIdleTimeCounter_n_0,LLNFCReadIdleTimeCounter_n_1,LLNFCReadIdleTimeCounter_n_2,LLNFCReadIdleTimeCounter_n_3,LLNFCReadIdleTimeCounter_n_4,LLNFCReadIdleTimeCounter_n_5,LLNFCReadIdleTimeCounter_n_6,LLNFCReadIdleTimeCounter_n_7,LLNFCReadIdleTimeCounter_n_8,LLNFCReadIdleTimeCounter_n_9,LLNFCReadIdleTimeCounter_n_10,LLNFCReadIdleTimeCounter_n_11,LLNFCReadIdleTimeCounter_n_12,LLNFCReadIdleTimeCounter_n_13,LLNFCReadIdleTimeCounter_n_14,LLNFCReadIdleTimeCounter_n_15,LLNFCReadIdleTimeCounter_n_16,LLNFCReadIdleTimeCounter_n_17,LLNFCReadIdleTimeCounter_n_18,LLNFCReadIdleTimeCounter_n_19,LLNFCReadIdleTimeCounter_n_20,LLNFCReadIdleTimeCounter_n_21,LLNFCReadIdleTimeCounter_n_22,LLNFCReadIdleTimeCounter_n_23,LLNFCReadIdleTimeCounter_n_24,LLNFCReadIdleTimeCounter_n_25,LLNFCReadIdleTimeCounter_n_26,LLNFCReadIdleTimeCounter_n_27,LLNFCReadIdleTimeCounter_n_28,LLNFCReadIdleTimeCounter_n_29,LLNFCReadIdleTimeCounter_n_30,LLNFCReadIdleTimeCounter_n_31}),
        .iClock(iClock),
        .iReset(iReset),
        .\rCounter_reg[31]_0 (\rCounter_reg[31]_0 ),
        .\rPeriod_reg[31]_0 (\rPeriod_reg[31]_1 ),
        .\rSampledCount_reg[31]_0 ({LLNFCReadIdleTimeCounter_n_32,LLNFCReadIdleTimeCounter_n_33,LLNFCReadIdleTimeCounter_n_34,LLNFCReadIdleTimeCounter_n_35,LLNFCReadIdleTimeCounter_n_36,LLNFCReadIdleTimeCounter_n_37,LLNFCReadIdleTimeCounter_n_38,LLNFCReadIdleTimeCounter_n_39,LLNFCReadIdleTimeCounter_n_40,LLNFCReadIdleTimeCounter_n_41,LLNFCReadIdleTimeCounter_n_42,LLNFCReadIdleTimeCounter_n_43,LLNFCReadIdleTimeCounter_n_44,LLNFCReadIdleTimeCounter_n_45,LLNFCReadIdleTimeCounter_n_46,LLNFCReadIdleTimeCounter_n_47,LLNFCReadIdleTimeCounter_n_48,LLNFCReadIdleTimeCounter_n_49,LLNFCReadIdleTimeCounter_n_50,LLNFCReadIdleTimeCounter_n_51,LLNFCReadIdleTimeCounter_n_52,LLNFCReadIdleTimeCounter_n_53,LLNFCReadIdleTimeCounter_n_54,LLNFCReadIdleTimeCounter_n_55,LLNFCReadIdleTimeCounter_n_56,LLNFCReadIdleTimeCounter_n_57,LLNFCReadIdleTimeCounter_n_58,LLNFCReadIdleTimeCounter_n_59,LLNFCReadIdleTimeCounter_n_60,LLNFCReadIdleTimeCounter_n_61,LLNFCReadIdleTimeCounter_n_62,LLNFCReadIdleTimeCounter_n_63}));
  sys_top_t4nfc_hlper_0_0_ExtTimeCounter_13 LLNFCWriteIdleTimeCounter
       (.D({p_0_in[31],p_0_in[27:26],p_0_in[23:22],p_0_in[17],p_0_in[14:13],p_0_in[10]}),
        .Q(rPeriod),
        .iClock(iClock),
        .iReset(iReset),
        .\rCounter_reg[31]_0 (\rCounter_reg[31] ),
        .\rPeriod_reg[31]_0 (\rPeriod_reg[31]_0 ),
        .\rPeriod_reg[31]_1 (D),
        .\rReadData_reg[10] (\rReadData_reg[10]_0 ),
        .\rReadData_reg[10]_0 (DPLRCCmdIdleTimeCounter_n_21),
        .\rReadData_reg[10]_1 (NANDIdleTimeCounter_n_21),
        .\rReadData_reg[10]_2 (\rReadData_reg[10]_1 ),
        .\rReadData_reg[10]_3 (DPLWCCmdIdleTimeCounter_n_21),
        .\rReadData_reg[13] (DPLRCCmdIdleTimeCounter_n_18),
        .\rReadData_reg[13]_0 (NANDIdleTimeCounter_n_18),
        .\rReadData_reg[13]_1 (DPLWCCmdIdleTimeCounter_n_18),
        .\rReadData_reg[14] (DPLRCCmdIdleTimeCounter_n_17),
        .\rReadData_reg[14]_0 (NANDIdleTimeCounter_n_17),
        .\rReadData_reg[14]_1 (DPLWCCmdIdleTimeCounter_n_17),
        .\rReadData_reg[17] (DPLRCCmdIdleTimeCounter_n_14),
        .\rReadData_reg[17]_0 (NANDIdleTimeCounter_n_14),
        .\rReadData_reg[17]_1 (DPLWCCmdIdleTimeCounter_n_14),
        .\rReadData_reg[22] (DPLRCCmdIdleTimeCounter_n_9),
        .\rReadData_reg[22]_0 (NANDIdleTimeCounter_n_9),
        .\rReadData_reg[22]_1 (DPLWCCmdIdleTimeCounter_n_9),
        .\rReadData_reg[23] (DPLRCCmdIdleTimeCounter_n_8),
        .\rReadData_reg[23]_0 (NANDIdleTimeCounter_n_8),
        .\rReadData_reg[23]_1 (DPLWCCmdIdleTimeCounter_n_8),
        .\rReadData_reg[26] (DPLRCCmdIdleTimeCounter_n_5),
        .\rReadData_reg[26]_0 (NANDIdleTimeCounter_n_5),
        .\rReadData_reg[26]_1 (DPLWCCmdIdleTimeCounter_n_5),
        .\rReadData_reg[27] (DPLRCCmdIdleTimeCounter_n_4),
        .\rReadData_reg[27]_0 (NANDIdleTimeCounter_n_4),
        .\rReadData_reg[27]_1 (DPLWCCmdIdleTimeCounter_n_4),
        .\rReadData_reg[31] (DPLRCCmdIdleTimeCounter_n_0),
        .\rReadData_reg[31]_0 (NANDIdleTimeCounter_n_0),
        .\rReadData_reg[31]_1 (DPLWCCmdIdleTimeCounter_n_0),
        .\rReadData_reg[31]_i_2_0 (rSampledCount),
        .\rSampledCount_reg[0]_0 (\rSampledCount_reg[0]_0 ),
        .\rSampledCount_reg[11]_0 (\rSampledCount_reg[11]_0 ),
        .\rSampledCount_reg[12]_0 (\rSampledCount_reg[12]_0 ),
        .\rSampledCount_reg[15]_0 (\rSampledCount_reg[15]_0 ),
        .\rSampledCount_reg[16]_0 (\rSampledCount_reg[16]_0 ),
        .\rSampledCount_reg[18]_0 (\rSampledCount_reg[18]_0 ),
        .\rSampledCount_reg[19]_0 (\rSampledCount_reg[19]_0 ),
        .\rSampledCount_reg[1]_0 (\rSampledCount_reg[1]_0 ),
        .\rSampledCount_reg[20]_0 (\rSampledCount_reg[20]_0 ),
        .\rSampledCount_reg[21]_0 (\rSampledCount_reg[21]_0 ),
        .\rSampledCount_reg[24]_0 (\rSampledCount_reg[24]_0 ),
        .\rSampledCount_reg[25]_0 (\rSampledCount_reg[25]_0 ),
        .\rSampledCount_reg[28]_0 (\rSampledCount_reg[28]_0 ),
        .\rSampledCount_reg[29]_0 (\rSampledCount_reg[29]_0 ),
        .\rSampledCount_reg[2]_0 (\rSampledCount_reg[2]_0 ),
        .\rSampledCount_reg[30]_0 (\rSampledCount_reg[30]_0 ),
        .\rSampledCount_reg[3]_0 (\rSampledCount_reg[3]_0 ),
        .\rSampledCount_reg[4]_0 (\rSampledCount_reg[4]_0 ),
        .\rSampledCount_reg[5]_0 (\rSampledCount_reg[5]_0 ),
        .\rSampledCount_reg[6]_0 (\rSampledCount_reg[6]_0 ),
        .\rSampledCount_reg[7]_0 (\rSampledCount_reg[7]_0 ),
        .\rSampledCount_reg[8]_0 (\rSampledCount_reg[8]_0 ),
        .\rSampledCount_reg[9]_0 (\rSampledCount_reg[9]_0 ));
  sys_top_t4nfc_hlper_0_0_ExtTimeCounter_14 NANDIdleTimeCounter
       (.D(D),
        .Q({DPLRCDataIdleTimeCounter_n_0,DPLRCDataIdleTimeCounter_n_1,DPLRCDataIdleTimeCounter_n_2,DPLRCDataIdleTimeCounter_n_3,DPLRCDataIdleTimeCounter_n_4,DPLRCDataIdleTimeCounter_n_5,DPLRCDataIdleTimeCounter_n_6,DPLRCDataIdleTimeCounter_n_7,DPLRCDataIdleTimeCounter_n_8,DPLRCDataIdleTimeCounter_n_9,DPLRCDataIdleTimeCounter_n_10,DPLRCDataIdleTimeCounter_n_11,DPLRCDataIdleTimeCounter_n_12,DPLRCDataIdleTimeCounter_n_13,DPLRCDataIdleTimeCounter_n_14,DPLRCDataIdleTimeCounter_n_15,DPLRCDataIdleTimeCounter_n_16,DPLRCDataIdleTimeCounter_n_17,DPLRCDataIdleTimeCounter_n_18,DPLRCDataIdleTimeCounter_n_19,DPLRCDataIdleTimeCounter_n_20,DPLRCDataIdleTimeCounter_n_21,DPLRCDataIdleTimeCounter_n_22,DPLRCDataIdleTimeCounter_n_23,DPLRCDataIdleTimeCounter_n_24,DPLRCDataIdleTimeCounter_n_25,DPLRCDataIdleTimeCounter_n_26,DPLRCDataIdleTimeCounter_n_27,DPLRCDataIdleTimeCounter_n_28,DPLRCDataIdleTimeCounter_n_29,DPLRCDataIdleTimeCounter_n_30,DPLRCDataIdleTimeCounter_n_31}),
        .iClock(iClock),
        .iReadyBusy(iReadyBusy),
        .iReset(iReset),
        .\rPeriod_reg[31]_0 (\rPeriod_reg[31]_6 ),
        .\rReadData_reg[31] (\rReadData_reg[10]_0 [1:0]),
        .\rReadData_reg[31]_0 ({DPLRCDataIdleTimeCounter_n_32,DPLRCDataIdleTimeCounter_n_33,DPLRCDataIdleTimeCounter_n_34,DPLRCDataIdleTimeCounter_n_35,DPLRCDataIdleTimeCounter_n_36,DPLRCDataIdleTimeCounter_n_37,DPLRCDataIdleTimeCounter_n_38,DPLRCDataIdleTimeCounter_n_39,DPLRCDataIdleTimeCounter_n_40,DPLRCDataIdleTimeCounter_n_41,DPLRCDataIdleTimeCounter_n_42,DPLRCDataIdleTimeCounter_n_43,DPLRCDataIdleTimeCounter_n_44,DPLRCDataIdleTimeCounter_n_45,DPLRCDataIdleTimeCounter_n_46,DPLRCDataIdleTimeCounter_n_47,DPLRCDataIdleTimeCounter_n_48,DPLRCDataIdleTimeCounter_n_49,DPLRCDataIdleTimeCounter_n_50,DPLRCDataIdleTimeCounter_n_51,DPLRCDataIdleTimeCounter_n_52,DPLRCDataIdleTimeCounter_n_53,DPLRCDataIdleTimeCounter_n_54,DPLRCDataIdleTimeCounter_n_55,DPLRCDataIdleTimeCounter_n_56,DPLRCDataIdleTimeCounter_n_57,DPLRCDataIdleTimeCounter_n_58,DPLRCDataIdleTimeCounter_n_59,DPLRCDataIdleTimeCounter_n_60,DPLRCDataIdleTimeCounter_n_61,DPLRCDataIdleTimeCounter_n_62,DPLRCDataIdleTimeCounter_n_63}),
        .\rSampledCount_reg[0]_0 (NANDIdleTimeCounter_n_31),
        .\rSampledCount_reg[10]_0 (NANDIdleTimeCounter_n_21),
        .\rSampledCount_reg[11]_0 (NANDIdleTimeCounter_n_20),
        .\rSampledCount_reg[12]_0 (NANDIdleTimeCounter_n_19),
        .\rSampledCount_reg[13]_0 (NANDIdleTimeCounter_n_18),
        .\rSampledCount_reg[14]_0 (NANDIdleTimeCounter_n_17),
        .\rSampledCount_reg[15]_0 (NANDIdleTimeCounter_n_16),
        .\rSampledCount_reg[16]_0 (NANDIdleTimeCounter_n_15),
        .\rSampledCount_reg[17]_0 (NANDIdleTimeCounter_n_14),
        .\rSampledCount_reg[18]_0 (NANDIdleTimeCounter_n_13),
        .\rSampledCount_reg[19]_0 (NANDIdleTimeCounter_n_12),
        .\rSampledCount_reg[1]_0 (NANDIdleTimeCounter_n_30),
        .\rSampledCount_reg[20]_0 (NANDIdleTimeCounter_n_11),
        .\rSampledCount_reg[21]_0 (NANDIdleTimeCounter_n_10),
        .\rSampledCount_reg[22]_0 (NANDIdleTimeCounter_n_9),
        .\rSampledCount_reg[23]_0 (NANDIdleTimeCounter_n_8),
        .\rSampledCount_reg[24]_0 (NANDIdleTimeCounter_n_7),
        .\rSampledCount_reg[25]_0 (NANDIdleTimeCounter_n_6),
        .\rSampledCount_reg[26]_0 (NANDIdleTimeCounter_n_5),
        .\rSampledCount_reg[27]_0 (NANDIdleTimeCounter_n_4),
        .\rSampledCount_reg[28]_0 (NANDIdleTimeCounter_n_3),
        .\rSampledCount_reg[29]_0 (NANDIdleTimeCounter_n_2),
        .\rSampledCount_reg[2]_0 (NANDIdleTimeCounter_n_29),
        .\rSampledCount_reg[30]_0 (NANDIdleTimeCounter_n_1),
        .\rSampledCount_reg[31]_0 (NANDIdleTimeCounter_n_0),
        .\rSampledCount_reg[3]_0 (NANDIdleTimeCounter_n_28),
        .\rSampledCount_reg[4]_0 (NANDIdleTimeCounter_n_27),
        .\rSampledCount_reg[5]_0 (NANDIdleTimeCounter_n_26),
        .\rSampledCount_reg[6]_0 (NANDIdleTimeCounter_n_25),
        .\rSampledCount_reg[7]_0 (NANDIdleTimeCounter_n_24),
        .\rSampledCount_reg[8]_0 (NANDIdleTimeCounter_n_23),
        .\rSampledCount_reg[9]_0 (NANDIdleTimeCounter_n_22));
  FDRE rReadAck_reg
       (.C(iClock),
        .CE(1'b1),
        .D(E),
        .Q(wExtReadAck),
        .R(iReset));
  FDRE \rReadData_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [0]),
        .Q(\rReadData_reg[31]_0 [0]),
        .R(iReset));
  FDRE \rReadData_reg[10] 
       (.C(iClock),
        .CE(E),
        .D(p_0_in[10]),
        .Q(\rReadData_reg[31]_0 [10]),
        .R(iReset));
  FDRE \rReadData_reg[11] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [10]),
        .Q(\rReadData_reg[31]_0 [11]),
        .R(iReset));
  FDRE \rReadData_reg[12] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [11]),
        .Q(\rReadData_reg[31]_0 [12]),
        .R(iReset));
  FDRE \rReadData_reg[13] 
       (.C(iClock),
        .CE(E),
        .D(p_0_in[13]),
        .Q(\rReadData_reg[31]_0 [13]),
        .R(iReset));
  FDRE \rReadData_reg[14] 
       (.C(iClock),
        .CE(E),
        .D(p_0_in[14]),
        .Q(\rReadData_reg[31]_0 [14]),
        .R(iReset));
  FDRE \rReadData_reg[15] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [12]),
        .Q(\rReadData_reg[31]_0 [15]),
        .R(iReset));
  FDRE \rReadData_reg[16] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [13]),
        .Q(\rReadData_reg[31]_0 [16]),
        .R(iReset));
  FDRE \rReadData_reg[17] 
       (.C(iClock),
        .CE(E),
        .D(p_0_in[17]),
        .Q(\rReadData_reg[31]_0 [17]),
        .R(iReset));
  FDRE \rReadData_reg[18] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [14]),
        .Q(\rReadData_reg[31]_0 [18]),
        .R(iReset));
  FDRE \rReadData_reg[19] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [15]),
        .Q(\rReadData_reg[31]_0 [19]),
        .R(iReset));
  FDRE \rReadData_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [1]),
        .Q(\rReadData_reg[31]_0 [1]),
        .R(iReset));
  FDRE \rReadData_reg[20] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [16]),
        .Q(\rReadData_reg[31]_0 [20]),
        .R(iReset));
  FDRE \rReadData_reg[21] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [17]),
        .Q(\rReadData_reg[31]_0 [21]),
        .R(iReset));
  FDRE \rReadData_reg[22] 
       (.C(iClock),
        .CE(E),
        .D(p_0_in[22]),
        .Q(\rReadData_reg[31]_0 [22]),
        .R(iReset));
  FDRE \rReadData_reg[23] 
       (.C(iClock),
        .CE(E),
        .D(p_0_in[23]),
        .Q(\rReadData_reg[31]_0 [23]),
        .R(iReset));
  FDRE \rReadData_reg[24] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [18]),
        .Q(\rReadData_reg[31]_0 [24]),
        .R(iReset));
  FDRE \rReadData_reg[25] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [19]),
        .Q(\rReadData_reg[31]_0 [25]),
        .R(iReset));
  FDRE \rReadData_reg[26] 
       (.C(iClock),
        .CE(E),
        .D(p_0_in[26]),
        .Q(\rReadData_reg[31]_0 [26]),
        .R(iReset));
  FDRE \rReadData_reg[27] 
       (.C(iClock),
        .CE(E),
        .D(p_0_in[27]),
        .Q(\rReadData_reg[31]_0 [27]),
        .R(iReset));
  FDRE \rReadData_reg[28] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [20]),
        .Q(\rReadData_reg[31]_0 [28]),
        .R(iReset));
  FDRE \rReadData_reg[29] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [21]),
        .Q(\rReadData_reg[31]_0 [29]),
        .R(iReset));
  FDRE \rReadData_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [2]),
        .Q(\rReadData_reg[31]_0 [2]),
        .R(iReset));
  FDRE \rReadData_reg[30] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [22]),
        .Q(\rReadData_reg[31]_0 [30]),
        .R(iReset));
  FDRE \rReadData_reg[31] 
       (.C(iClock),
        .CE(E),
        .D(p_0_in[31]),
        .Q(\rReadData_reg[31]_0 [31]),
        .R(iReset));
  FDRE \rReadData_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [3]),
        .Q(\rReadData_reg[31]_0 [3]),
        .R(iReset));
  FDRE \rReadData_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [4]),
        .Q(\rReadData_reg[31]_0 [4]),
        .R(iReset));
  FDRE \rReadData_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [5]),
        .Q(\rReadData_reg[31]_0 [5]),
        .R(iReset));
  FDRE \rReadData_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [6]),
        .Q(\rReadData_reg[31]_0 [6]),
        .R(iReset));
  FDRE \rReadData_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [7]),
        .Q(\rReadData_reg[31]_0 [7]),
        .R(iReset));
  FDRE \rReadData_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [8]),
        .Q(\rReadData_reg[31]_0 [8]),
        .R(iReset));
  FDRE \rReadData_reg[9] 
       (.C(iClock),
        .CE(E),
        .D(\rReadData_reg[30]_0 [9]),
        .Q(\rReadData_reg[31]_0 [9]),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "DispRequestDispatcher" *) 
module sys_top_t4nfc_hlper_0_0_DispRequestDispatcher
   (wCWriteAck,
    wCReadAck,
    wExtReadAck,
    douta,
    wSPadReadAck,
    dout,
    empty,
    rCurState,
    rCurState_0,
    wSPQueueCount,
    \rProgramCounter_reg[31] ,
    wExtWriteValid,
    wExtReadValid,
    wCoreAccWriteValid,
    wSPadWriteValid,
    wSPadReadValid,
    rZero_reg,
    wBufWordWriteValid,
    wBufHalfWordWriteValid,
    rOutCmdValid,
    iROMRData_0_sp_1,
    oWriteLast,
    oToECCWLast,
    \FSM_onehot_rCurState_reg[4] ,
    \rNumberOfItems_reg[8] ,
    \iROMRData[28] ,
    iROMRData_18_sp_1,
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0 ,
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ,
    iCMDReady_0,
    \rSampledCount_reg[30] ,
    \rSampledCount_reg[30]_0 ,
    \rReadAddress_reg[4] ,
    \rSampledCount_reg[29] ,
    \rSampledCount_reg[29]_0 ,
    \rReadAddress_reg[4]_0 ,
    \rSampledCount_reg[28] ,
    \rSampledCount_reg[28]_0 ,
    \rReadAddress_reg[4]_1 ,
    \rSampledCount_reg[25] ,
    \rSampledCount_reg[25]_0 ,
    \rReadAddress_reg[4]_2 ,
    \rSampledCount_reg[24] ,
    \rSampledCount_reg[24]_0 ,
    \rReadAddress_reg[4]_3 ,
    \rSampledCount_reg[21] ,
    \rSampledCount_reg[21]_0 ,
    \rReadAddress_reg[4]_4 ,
    \rSampledCount_reg[20] ,
    \rSampledCount_reg[20]_0 ,
    \rReadAddress_reg[4]_5 ,
    \rSampledCount_reg[19] ,
    \rSampledCount_reg[19]_0 ,
    \rReadAddress_reg[4]_6 ,
    \rSampledCount_reg[18] ,
    \rSampledCount_reg[18]_0 ,
    \rReadAddress_reg[4]_7 ,
    \rSampledCount_reg[16] ,
    \rSampledCount_reg[16]_0 ,
    \rReadAddress_reg[4]_8 ,
    \rSampledCount_reg[15] ,
    \rSampledCount_reg[15]_0 ,
    \rReadAddress_reg[4]_9 ,
    \rSampledCount_reg[12] ,
    \rSampledCount_reg[12]_0 ,
    \rReadAddress_reg[4]_10 ,
    \rSampledCount_reg[11] ,
    \rSampledCount_reg[11]_0 ,
    \rReadAddress_reg[4]_11 ,
    \rSampledCount_reg[9] ,
    \rSampledCount_reg[9]_0 ,
    \rReadAddress_reg[4]_12 ,
    \rSampledCount_reg[8] ,
    \rSampledCount_reg[8]_0 ,
    \rReadAddress_reg[4]_13 ,
    \rSampledCount_reg[7] ,
    \rSampledCount_reg[7]_0 ,
    \rReadAddress_reg[4]_14 ,
    \rSampledCount_reg[6] ,
    \rSampledCount_reg[6]_0 ,
    \rReadAddress_reg[4]_15 ,
    \rSampledCount_reg[5] ,
    \rSampledCount_reg[5]_0 ,
    \rReadAddress_reg[4]_16 ,
    \rSampledCount_reg[4] ,
    \rSampledCount_reg[4]_0 ,
    \rReadAddress_reg[4]_17 ,
    \rSampledCount_reg[3] ,
    \rSampledCount_reg[3]_0 ,
    \rReadAddress_reg[4]_18 ,
    \rSampledCount_reg[2] ,
    \rSampledCount_reg[2]_0 ,
    \rReadAddress_reg[4]_19 ,
    \rSampledCount_reg[1] ,
    \rSampledCount_reg[1]_0 ,
    \rReadAddress_reg[4]_20 ,
    \rSampledCount_reg[0] ,
    \rSampledCount_reg[0]_0 ,
    \rReadAddress_reg[4]_21 ,
    oCMDValid,
    iToECCWReady_0,
    iToECCRCmdReady_0,
    \gen_rd_b.doutb_reg_reg[58] ,
    \gen_rd_b.doutb_reg_reg[57] ,
    \FSM_onehot_rCurState_reg[0] ,
    iToECCRLast_0,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \gen_rd_b.doutb_reg_reg[58]_0 ,
    rOpcode0,
    iToECCWCmdReady_0,
    \gen_rd_b.doutb_reg_reg[59] ,
    \gen_rd_b.doutb_reg_reg[59]_0 ,
    \rReadData_reg[31] ,
    iReset,
    rNextWState,
    iClock,
    rNextRState,
    E,
    addra,
    D,
    iCMDReady,
    \rCounter_reg[31] ,
    \rCounter_reg[31]_0 ,
    Q,
    \FSM_onehot_rCurState_reg[4]_0 ,
    iReadyBusy,
    \rPushDataCursor_reg[0] ,
    iROMRData,
    rExtWriteValid_reg,
    rExtReadValid_reg,
    rCoreAccWriteValid_reg,
    rSPadWriteValid_reg,
    rSPadReadValid_reg,
    rZero_reg_0,
    rBufWordWriteValid_reg,
    rBufHalfWordWriteValid_reg,
    rValid_reg,
    rCurState_reg,
    rCurState_reg_0,
    \rReadData_reg[30] ,
    \rReadData_reg[10] ,
    \rReadData_reg[10]_0 ,
    \rNumberOfItems_reg[7] ,
    \rNumberOfItems_reg[15] ,
    \rNumberOfItems_reg[23] ,
    S,
    iToECCWReady,
    iReadValid,
    iToECCRCmdReady,
    iToECCRLast,
    iWriteReady,
    iToECCRValid,
    iToECCWCmdReady,
    rScramblerGEn,
    rScramblerGEn_1,
    \rPeriod_reg[31] ,
    \rPeriod_reg[31]_0 ,
    \rPeriod_reg[31]_1 ,
    \rPeriod_reg[31]_2 ,
    \rPeriod_reg[31]_3 ,
    \rPeriod_reg[31]_4 ,
    \rPeriod_reg[31]_5 ,
    \rPeriod_reg[31]_6 ,
    \rCount_reg[0] ,
    \rCount_reg[0]_0 );
  output wCWriteAck;
  output wCReadAck;
  output wExtReadAck;
  output [31:0]douta;
  output wSPadReadAck;
  output [61:0]dout;
  output empty;
  output rCurState;
  output rCurState_0;
  output [31:0]wSPQueueCount;
  output [31:0]\rProgramCounter_reg[31] ;
  output wExtWriteValid;
  output wExtReadValid;
  output wCoreAccWriteValid;
  output wSPadWriteValid;
  output wSPadReadValid;
  output [0:0]rZero_reg;
  output wBufWordWriteValid;
  output wBufHalfWordWriteValid;
  output rOutCmdValid;
  output iROMRData_0_sp_1;
  output oWriteLast;
  output oToECCWLast;
  output \FSM_onehot_rCurState_reg[4] ;
  output \rNumberOfItems_reg[8] ;
  output [0:0]\iROMRData[28] ;
  output iROMRData_18_sp_1;
  output \gen_wr_b.gen_word_narrow.mem_reg_bram_0 ;
  output \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ;
  output iCMDReady_0;
  output \rSampledCount_reg[30] ;
  output \rSampledCount_reg[30]_0 ;
  output \rReadAddress_reg[4] ;
  output \rSampledCount_reg[29] ;
  output \rSampledCount_reg[29]_0 ;
  output \rReadAddress_reg[4]_0 ;
  output \rSampledCount_reg[28] ;
  output \rSampledCount_reg[28]_0 ;
  output \rReadAddress_reg[4]_1 ;
  output \rSampledCount_reg[25] ;
  output \rSampledCount_reg[25]_0 ;
  output \rReadAddress_reg[4]_2 ;
  output \rSampledCount_reg[24] ;
  output \rSampledCount_reg[24]_0 ;
  output \rReadAddress_reg[4]_3 ;
  output \rSampledCount_reg[21] ;
  output \rSampledCount_reg[21]_0 ;
  output \rReadAddress_reg[4]_4 ;
  output \rSampledCount_reg[20] ;
  output \rSampledCount_reg[20]_0 ;
  output \rReadAddress_reg[4]_5 ;
  output \rSampledCount_reg[19] ;
  output \rSampledCount_reg[19]_0 ;
  output \rReadAddress_reg[4]_6 ;
  output \rSampledCount_reg[18] ;
  output \rSampledCount_reg[18]_0 ;
  output \rReadAddress_reg[4]_7 ;
  output \rSampledCount_reg[16] ;
  output \rSampledCount_reg[16]_0 ;
  output \rReadAddress_reg[4]_8 ;
  output \rSampledCount_reg[15] ;
  output \rSampledCount_reg[15]_0 ;
  output \rReadAddress_reg[4]_9 ;
  output \rSampledCount_reg[12] ;
  output \rSampledCount_reg[12]_0 ;
  output \rReadAddress_reg[4]_10 ;
  output \rSampledCount_reg[11] ;
  output \rSampledCount_reg[11]_0 ;
  output \rReadAddress_reg[4]_11 ;
  output \rSampledCount_reg[9] ;
  output \rSampledCount_reg[9]_0 ;
  output \rReadAddress_reg[4]_12 ;
  output \rSampledCount_reg[8] ;
  output \rSampledCount_reg[8]_0 ;
  output \rReadAddress_reg[4]_13 ;
  output \rSampledCount_reg[7] ;
  output \rSampledCount_reg[7]_0 ;
  output \rReadAddress_reg[4]_14 ;
  output \rSampledCount_reg[6] ;
  output \rSampledCount_reg[6]_0 ;
  output \rReadAddress_reg[4]_15 ;
  output \rSampledCount_reg[5] ;
  output \rSampledCount_reg[5]_0 ;
  output \rReadAddress_reg[4]_16 ;
  output \rSampledCount_reg[4] ;
  output \rSampledCount_reg[4]_0 ;
  output \rReadAddress_reg[4]_17 ;
  output \rSampledCount_reg[3] ;
  output \rSampledCount_reg[3]_0 ;
  output \rReadAddress_reg[4]_18 ;
  output \rSampledCount_reg[2] ;
  output \rSampledCount_reg[2]_0 ;
  output \rReadAddress_reg[4]_19 ;
  output \rSampledCount_reg[1] ;
  output \rSampledCount_reg[1]_0 ;
  output \rReadAddress_reg[4]_20 ;
  output \rSampledCount_reg[0] ;
  output \rSampledCount_reg[0]_0 ;
  output \rReadAddress_reg[4]_21 ;
  output oCMDValid;
  output iToECCWReady_0;
  output [1:0]iToECCRCmdReady_0;
  output [0:0]\gen_rd_b.doutb_reg_reg[58] ;
  output [0:0]\gen_rd_b.doutb_reg_reg[57] ;
  output \FSM_onehot_rCurState_reg[0] ;
  output iToECCRLast_0;
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output [0:0]\gen_rd_b.doutb_reg_reg[58]_0 ;
  output rOpcode0;
  output [1:0]iToECCWCmdReady_0;
  output \gen_rd_b.doutb_reg_reg[59] ;
  output \gen_rd_b.doutb_reg_reg[59]_0 ;
  output [31:0]\rReadData_reg[31] ;
  input iReset;
  input rNextWState;
  input iClock;
  input rNextRState;
  input [0:0]E;
  input [4:0]addra;
  input [31:0]D;
  input iCMDReady;
  input \rCounter_reg[31] ;
  input \rCounter_reg[31]_0 ;
  input [2:0]Q;
  input [2:0]\FSM_onehot_rCurState_reg[4]_0 ;
  input [0:0]iReadyBusy;
  input [0:0]\rPushDataCursor_reg[0] ;
  input [31:0]iROMRData;
  input rExtWriteValid_reg;
  input rExtReadValid_reg;
  input rCoreAccWriteValid_reg;
  input rSPadWriteValid_reg;
  input rSPadReadValid_reg;
  input rZero_reg_0;
  input rBufWordWriteValid_reg;
  input rBufHalfWordWriteValid_reg;
  input rValid_reg;
  input rCurState_reg;
  input rCurState_reg_0;
  input [22:0]\rReadData_reg[30] ;
  input [3:0]\rReadData_reg[10] ;
  input \rReadData_reg[10]_0 ;
  input [6:0]\rNumberOfItems_reg[7] ;
  input [7:0]\rNumberOfItems_reg[15] ;
  input [7:0]\rNumberOfItems_reg[23] ;
  input [6:0]S;
  input iToECCWReady;
  input iReadValid;
  input iToECCRCmdReady;
  input iToECCRLast;
  input iWriteReady;
  input iToECCRValid;
  input iToECCWCmdReady;
  input rScramblerGEn;
  input rScramblerGEn_1;
  input [0:0]\rPeriod_reg[31] ;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [0:0]\rPeriod_reg[31]_1 ;
  input [0:0]\rPeriod_reg[31]_2 ;
  input [0:0]\rPeriod_reg[31]_3 ;
  input [0:0]\rPeriod_reg[31]_4 ;
  input [0:0]\rPeriod_reg[31]_5 ;
  input [0:0]\rPeriod_reg[31]_6 ;
  input [0:0]\rCount_reg[0] ;
  input [0:0]\rCount_reg[0]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState_reg[0] ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[4] ;
  wire [2:0]\FSM_onehot_rCurState_reg[4]_0 ;
  wire Inst_Executor_n_100;
  wire Inst_Executor_n_101;
  wire Inst_Executor_n_102;
  wire Inst_Executor_n_103;
  wire Inst_Executor_n_104;
  wire Inst_Executor_n_105;
  wire Inst_Executor_n_106;
  wire Inst_Executor_n_107;
  wire Inst_Executor_n_108;
  wire Inst_Executor_n_109;
  wire Inst_Executor_n_110;
  wire Inst_Executor_n_111;
  wire Inst_Executor_n_112;
  wire Inst_Executor_n_113;
  wire Inst_Executor_n_114;
  wire Inst_Executor_n_115;
  wire Inst_Executor_n_116;
  wire Inst_Executor_n_35;
  wire Inst_Executor_n_40;
  wire Inst_Executor_n_42;
  wire Inst_Executor_n_43;
  wire Inst_Executor_n_44;
  wire Inst_Executor_n_85;
  wire Inst_Executor_n_86;
  wire Inst_Executor_n_87;
  wire Inst_Executor_n_88;
  wire Inst_Executor_n_89;
  wire Inst_Executor_n_90;
  wire Inst_Executor_n_91;
  wire Inst_Executor_n_92;
  wire Inst_Executor_n_93;
  wire Inst_Executor_n_94;
  wire Inst_Executor_n_95;
  wire Inst_Executor_n_96;
  wire Inst_Executor_n_97;
  wire Inst_Executor_n_98;
  wire Inst_Executor_n_99;
  wire Inst_IOCmdBuffer_n_64;
  wire Inst_IOCmdBuffer_n_70;
  wire Inst_IOCmdBuffer_n_71;
  wire Inst_IOCmdBuffer_n_73;
  wire Inst_IOCmdBuffer_n_74;
  wire Inst_IOCmdBuffer_n_75;
  wire Inst_IOCmdBuffer_n_76;
  wire Inst_IOCmdBuffer_n_77;
  wire Inst_IOCmdBuffer_n_78;
  wire Inst_IOCmdBuffer_n_79;
  wire Inst_IOCmdBuffer_n_80;
  wire Inst_IOCmdBuffer_n_81;
  wire Inst_IOCmdBuffer_n_82;
  wire Inst_IOCmdBuffer_n_83;
  wire Inst_IOCmdBuffer_n_84;
  wire Inst_IOCmdBuffer_n_85;
  wire Inst_IOCmdBuffer_n_86;
  wire Inst_IOCmdBuffer_n_87;
  wire Inst_IOCmdBuffer_n_88;
  wire Inst_IOCmdBuffer_n_89;
  wire \Inst_PushSideScratchpadInterface/rNextState ;
  wire Inst_RegSPD_n_97;
  wire [2:0]Q;
  wire [6:0]S;
  wire [4:0]addra;
  wire [61:0]dout;
  wire [31:0]douta;
  wire empty;
  wire [0:0]\gen_rd_b.doutb_reg_reg[57] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[58] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[58]_0 ;
  wire \gen_rd_b.doutb_reg_reg[59] ;
  wire \gen_rd_b.doutb_reg_reg[59]_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_bram_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ;
  wire iCMDReady;
  wire iCMDReady_0;
  wire iClock;
  wire [31:0]iROMRData;
  wire [0:0]\iROMRData[28] ;
  wire iROMRData_0_sn_1;
  wire iROMRData_18_sn_1;
  wire iReadValid;
  wire [0:0]iReadyBusy;
  wire iReset;
  wire iToECCRCmdReady;
  wire [1:0]iToECCRCmdReady_0;
  wire iToECCRLast;
  wire iToECCRLast_0;
  wire iToECCRValid;
  wire iToECCWCmdReady;
  wire [1:0]iToECCWCmdReady_0;
  wire iToECCWReady;
  wire iToECCWReady_0;
  wire iWriteReady;
  wire oCMDValid;
  wire oToECCWLast;
  wire oWriteLast;
  wire [0:0]p_0_in;
  wire p_0_in6_in;
  wire [15:0]p_1_in;
  wire rBufHalfWordWriteValid_reg;
  wire rBufWordWriteValid_reg;
  wire rCoreAccWriteValid_reg;
  wire [0:0]\rCount_reg[0] ;
  wire [0:0]\rCount_reg[0]_0 ;
  wire \rCounter_reg[31] ;
  wire \rCounter_reg[31]_0 ;
  wire rCurState;
  wire rCurState_0;
  wire rCurState_reg;
  wire rCurState_reg_0;
  wire rExtReadValid_reg;
  wire rExtWriteValid_reg;
  wire rLength;
  wire [15:1]rLength0;
  wire [0:0]rLength0_2;
  wire rLength_0;
  wire rNextRState;
  wire rNextState;
  wire rNextState_1;
  wire rNextWState;
  wire [7:0]\rNumberOfItems_reg[15] ;
  wire [7:0]\rNumberOfItems_reg[23] ;
  wire [6:0]\rNumberOfItems_reg[7] ;
  wire \rNumberOfItems_reg[8] ;
  wire rOpcode0;
  wire rOutCmdValid;
  wire [0:0]\rPeriod_reg[31] ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire [0:0]\rPeriod_reg[31]_1 ;
  wire [0:0]\rPeriod_reg[31]_2 ;
  wire [0:0]\rPeriod_reg[31]_3 ;
  wire [0:0]\rPeriod_reg[31]_4 ;
  wire [0:0]\rPeriod_reg[31]_5 ;
  wire [0:0]\rPeriod_reg[31]_6 ;
  wire [31:0]\rProgramCounter_reg[31] ;
  wire [0:0]\rPushDataCursor_reg[0] ;
  wire \rReadAddress_reg[4] ;
  wire \rReadAddress_reg[4]_0 ;
  wire \rReadAddress_reg[4]_1 ;
  wire \rReadAddress_reg[4]_10 ;
  wire \rReadAddress_reg[4]_11 ;
  wire \rReadAddress_reg[4]_12 ;
  wire \rReadAddress_reg[4]_13 ;
  wire \rReadAddress_reg[4]_14 ;
  wire \rReadAddress_reg[4]_15 ;
  wire \rReadAddress_reg[4]_16 ;
  wire \rReadAddress_reg[4]_17 ;
  wire \rReadAddress_reg[4]_18 ;
  wire \rReadAddress_reg[4]_19 ;
  wire \rReadAddress_reg[4]_2 ;
  wire \rReadAddress_reg[4]_20 ;
  wire \rReadAddress_reg[4]_21 ;
  wire \rReadAddress_reg[4]_3 ;
  wire \rReadAddress_reg[4]_4 ;
  wire \rReadAddress_reg[4]_5 ;
  wire \rReadAddress_reg[4]_6 ;
  wire \rReadAddress_reg[4]_7 ;
  wire \rReadAddress_reg[4]_8 ;
  wire \rReadAddress_reg[4]_9 ;
  wire [3:0]\rReadData_reg[10] ;
  wire \rReadData_reg[10]_0 ;
  wire [22:0]\rReadData_reg[30] ;
  wire [31:0]\rReadData_reg[31] ;
  wire rSPadReadValid_reg;
  wire rSPadWriteValid_reg;
  wire \rSampledCount_reg[0] ;
  wire \rSampledCount_reg[0]_0 ;
  wire \rSampledCount_reg[11] ;
  wire \rSampledCount_reg[11]_0 ;
  wire \rSampledCount_reg[12] ;
  wire \rSampledCount_reg[12]_0 ;
  wire \rSampledCount_reg[15] ;
  wire \rSampledCount_reg[15]_0 ;
  wire \rSampledCount_reg[16] ;
  wire \rSampledCount_reg[16]_0 ;
  wire \rSampledCount_reg[18] ;
  wire \rSampledCount_reg[18]_0 ;
  wire \rSampledCount_reg[19] ;
  wire \rSampledCount_reg[19]_0 ;
  wire \rSampledCount_reg[1] ;
  wire \rSampledCount_reg[1]_0 ;
  wire \rSampledCount_reg[20] ;
  wire \rSampledCount_reg[20]_0 ;
  wire \rSampledCount_reg[21] ;
  wire \rSampledCount_reg[21]_0 ;
  wire \rSampledCount_reg[24] ;
  wire \rSampledCount_reg[24]_0 ;
  wire \rSampledCount_reg[25] ;
  wire \rSampledCount_reg[25]_0 ;
  wire \rSampledCount_reg[28] ;
  wire \rSampledCount_reg[28]_0 ;
  wire \rSampledCount_reg[29] ;
  wire \rSampledCount_reg[29]_0 ;
  wire \rSampledCount_reg[2] ;
  wire \rSampledCount_reg[2]_0 ;
  wire \rSampledCount_reg[30] ;
  wire \rSampledCount_reg[30]_0 ;
  wire \rSampledCount_reg[3] ;
  wire \rSampledCount_reg[3]_0 ;
  wire \rSampledCount_reg[4] ;
  wire \rSampledCount_reg[4]_0 ;
  wire \rSampledCount_reg[5] ;
  wire \rSampledCount_reg[5]_0 ;
  wire \rSampledCount_reg[6] ;
  wire \rSampledCount_reg[6]_0 ;
  wire \rSampledCount_reg[7] ;
  wire \rSampledCount_reg[7]_0 ;
  wire \rSampledCount_reg[8] ;
  wire \rSampledCount_reg[8]_0 ;
  wire \rSampledCount_reg[9] ;
  wire \rSampledCount_reg[9]_0 ;
  wire rScramblerGEn;
  wire rScramblerGEn_1;
  wire rValid_reg;
  wire [0:0]rZero_reg;
  wire rZero_reg_0;
  wire [15:0]wBufHalfWordWriteData;
  wire wBufHalfWordWriteValid;
  wire wBufWordWriteValid;
  wire wCReadAck;
  wire wCWriteAck;
  wire wCoreAccWriteValid;
  wire wExtReadAck;
  wire wExtReadValid;
  wire wExtWriteValid;
  wire wPushSideWEnable;
  wire [4:0]wSPEXEReadAddress;
  wire [31:0]wSPEXEReadData;
  wire [31:0]wSPQueueCount;
  wire wSPadReadAck;
  wire wSPadReadValid;
  wire wSPadWriteValid;

  assign iROMRData_0_sp_1 = iROMRData_0_sn_1;
  assign iROMRData_18_sp_1 = iROMRData_18_sn_1;
  sys_top_t4nfc_hlper_0_0_DispAddressDecoder Inst_AddressDecoder
       (.iClock(iClock),
        .iReset(iReset),
        .rCoreAccWriteValid_reg_0(rCoreAccWriteValid_reg),
        .rExtReadValid_reg_0(rExtReadValid_reg),
        .rExtWriteValid_reg_0(rExtWriteValid_reg),
        .rNextRState(rNextRState),
        .rNextState(\Inst_PushSideScratchpadInterface/rNextState ),
        .rNextWState(rNextWState),
        .rSPadReadValid_reg_0(rSPadReadValid_reg),
        .rSPadWriteValid_reg_0(rSPadWriteValid_reg),
        .wCReadAck(wCReadAck),
        .wCWriteAck(wCWriteAck),
        .wCoreAccWriteValid(wCoreAccWriteValid),
        .wExtReadValid(wExtReadValid),
        .wExtWriteValid(wExtWriteValid),
        .wSPadReadAck(wSPadReadAck),
        .wSPadReadValid(wSPadReadValid),
        .wSPadWriteValid(wSPadWriteValid),
        .wea(wPushSideWEnable));
  sys_top_t4nfc_hlper_0_0_DispDataDriver Inst_DataDriver_FromDPLToLLNFC_DownDD
       (.D({Inst_IOCmdBuffer_n_64,rLength0_2}),
        .E(rLength_0),
        .S({Inst_IOCmdBuffer_n_82,Inst_IOCmdBuffer_n_83,Inst_IOCmdBuffer_n_84,Inst_IOCmdBuffer_n_85,Inst_IOCmdBuffer_n_86,Inst_IOCmdBuffer_n_87,Inst_IOCmdBuffer_n_88,Inst_IOCmdBuffer_n_89}),
        .SR(Inst_IOCmdBuffer_n_73),
        .dout(dout[14:0]),
        .iClock(iClock),
        .iReset(iReset),
        .iToECCRLast(iToECCRLast),
        .iToECCRLast_0(iToECCRLast_0),
        .iToECCRValid(iToECCRValid),
        .iWriteReady(iWriteReady),
        .oWriteLast(oWriteLast),
        .\rCount_reg[0]_0 (\rCount_reg[0]_0 ),
        .rCurState_reg_0(rCurState_0),
        .\rLength_reg[15]_0 ({Inst_IOCmdBuffer_n_75,Inst_IOCmdBuffer_n_76,Inst_IOCmdBuffer_n_77,Inst_IOCmdBuffer_n_78,Inst_IOCmdBuffer_n_79,Inst_IOCmdBuffer_n_80,Inst_IOCmdBuffer_n_81}),
        .rNextState(rNextState_1));
  sys_top_t4nfc_hlper_0_0_DispDataDriver_7 Inst_DataDriver_FromLLNFCToDPL_UpDD
       (.D({rLength0,rLength0_2}),
        .E(rLength),
        .SR(Inst_IOCmdBuffer_n_74),
        .iClock(iClock),
        .iReadValid(iReadValid),
        .iReset(iReset),
        .iToECCWReady(iToECCWReady),
        .iToECCWReady_0(iToECCWReady_0),
        .oToECCWLast(oToECCWLast),
        .\rCount_reg[0]_0 (\rCount_reg[0] ),
        .rCurState_reg_0(rCurState),
        .rNextState(rNextState));
  sys_top_t4nfc_hlper_0_0_DispExecutor Inst_Executor
       (.D(p_1_in),
        .E(Inst_Executor_n_40),
        .\FSM_onehot_rCurState_reg[0]_0 (Inst_RegSPD_n_97),
        .\FSM_onehot_rCurState_reg[1]_0 (Inst_Executor_n_35),
        .\FSM_onehot_rCurState_reg[2]_0 (p_0_in6_in),
        .\FSM_onehot_rCurState_reg[2]_1 (Inst_IOCmdBuffer_n_70),
        .\FSM_onehot_rCurState_reg[3]_0 (Inst_IOCmdBuffer_n_71),
        .\FSM_onehot_rCurState_reg[4]_0 (\FSM_onehot_rCurState_reg[4] ),
        .Q(\rProgramCounter_reg[31] ),
        .addrb(wSPEXEReadAddress),
        .doutb(wSPEXEReadData),
        .\gen_wr_b.gen_word_narrow.mem_reg_bram_0 (\gen_wr_b.gen_word_narrow.mem_reg_bram_0 ),
        .\gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 (\gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 ),
        .iClock(iClock),
        .iROMRData(iROMRData),
        .\iROMRData[22] ({Inst_Executor_n_43,Inst_Executor_n_44}),
        .\iROMRData[23] (Inst_Executor_n_42),
        .\iROMRData[28] (\iROMRData[28] ),
        .iROMRData_0_sp_1(iROMRData_0_sn_1),
        .iROMRData_18_sp_1(iROMRData_18_sn_1),
        .iReset(iReset),
        .p_0_in(p_0_in),
        .rBufHalfWordWriteValid_reg_0(wBufHalfWordWriteValid),
        .rBufHalfWordWriteValid_reg_1(rBufHalfWordWriteValid_reg),
        .rBufWordWriteValid_reg_0(wBufWordWriteValid),
        .rBufWordWriteValid_reg_1(rBufWordWriteValid_reg),
        .\rNumberOfItems_reg[31] (\rPushDataCursor_reg[0] ),
        .\rResult_reg[15] (wBufHalfWordWriteData),
        .\rResult_reg[15]_0 ({Inst_Executor_n_85,Inst_Executor_n_86,Inst_Executor_n_87,Inst_Executor_n_88,Inst_Executor_n_89,Inst_Executor_n_90,Inst_Executor_n_91,Inst_Executor_n_92,Inst_Executor_n_93,Inst_Executor_n_94,Inst_Executor_n_95,Inst_Executor_n_96,Inst_Executor_n_97,Inst_Executor_n_98,Inst_Executor_n_99,Inst_Executor_n_100,Inst_Executor_n_101,Inst_Executor_n_102,Inst_Executor_n_103,Inst_Executor_n_104,Inst_Executor_n_105,Inst_Executor_n_106,Inst_Executor_n_107,Inst_Executor_n_108,Inst_Executor_n_109,Inst_Executor_n_110,Inst_Executor_n_111,Inst_Executor_n_112,Inst_Executor_n_113,Inst_Executor_n_114,Inst_Executor_n_115,Inst_Executor_n_116}),
        .rZero_reg(rZero_reg),
        .rZero_reg_0(rZero_reg_0));
  sys_top_t4nfc_hlper_0_0_DispIOCmdBuffer Inst_IOCmdBuffer
       (.D({Inst_IOCmdBuffer_n_64,rLength0_2}),
        .E(rLength_0),
        .\FSM_onehot_rCurState_reg[0] (\FSM_onehot_rCurState_reg[0] ),
        .\FSM_onehot_rCurState_reg[0]_0 (\FSM_onehot_rCurState_reg[0]_0 ),
        .\FSM_onehot_rCurState_reg[0]_1 (rOpcode0),
        .\FSM_onehot_rCurState_reg[2] (Inst_IOCmdBuffer_n_70),
        .\FSM_onehot_rCurState_reg[4] (\FSM_onehot_rCurState_reg[4]_0 ),
        .Q(Q),
        .S({Inst_IOCmdBuffer_n_82,Inst_IOCmdBuffer_n_83,Inst_IOCmdBuffer_n_84,Inst_IOCmdBuffer_n_85,Inst_IOCmdBuffer_n_86,Inst_IOCmdBuffer_n_87,Inst_IOCmdBuffer_n_88,Inst_IOCmdBuffer_n_89}),
        .SR(Inst_IOCmdBuffer_n_73),
        .dout(dout),
        .empty(empty),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (Inst_IOCmdBuffer_n_71),
        .\gen_rd_b.doutb_reg_reg[14] (rLength0),
        .\gen_rd_b.doutb_reg_reg[15] ({Inst_IOCmdBuffer_n_75,Inst_IOCmdBuffer_n_76,Inst_IOCmdBuffer_n_77,Inst_IOCmdBuffer_n_78,Inst_IOCmdBuffer_n_79,Inst_IOCmdBuffer_n_80,Inst_IOCmdBuffer_n_81}),
        .\gen_rd_b.doutb_reg_reg[55] (rLength),
        .\gen_rd_b.doutb_reg_reg[57] (\gen_rd_b.doutb_reg_reg[57] ),
        .\gen_rd_b.doutb_reg_reg[58] (\gen_rd_b.doutb_reg_reg[58] ),
        .\gen_rd_b.doutb_reg_reg[58]_0 (\gen_rd_b.doutb_reg_reg[58]_0 ),
        .\gen_rd_b.doutb_reg_reg[59] (\gen_rd_b.doutb_reg_reg[59] ),
        .\gen_rd_b.doutb_reg_reg[59]_0 (\gen_rd_b.doutb_reg_reg[59]_0 ),
        .iCMDReady(iCMDReady),
        .iCMDReady_0(iCMDReady_0),
        .iClock(iClock),
        .iROMRData(iROMRData[29]),
        .iReset(iReset),
        .iReset_0(Inst_IOCmdBuffer_n_74),
        .iToECCRCmdReady(iToECCRCmdReady),
        .iToECCRCmdReady_0(iToECCRCmdReady_0),
        .iToECCWCmdReady(iToECCWCmdReady),
        .iToECCWCmdReady_0(iToECCWCmdReady_0),
        .oCMDValid(oCMDValid),
        .oToECCWLast(oToECCWLast),
        .oWriteLast(oWriteLast),
        .rCurState_reg_0(rCurState_reg),
        .rCurState_reg_1(rCurState_0),
        .rCurState_reg_2(rCurState_reg_0),
        .rCurState_reg_3(rCurState),
        .rCurState_reg_4(p_0_in6_in),
        .rNextState(rNextState_1),
        .rNextState_0(rNextState),
        .\rOutAddress_reg[16]_0 ({Inst_Executor_n_43,Inst_Executor_n_44}),
        .\rOutAddress_reg[31]_0 ({Inst_Executor_n_85,Inst_Executor_n_86,Inst_Executor_n_87,Inst_Executor_n_88,Inst_Executor_n_89,Inst_Executor_n_90,Inst_Executor_n_91,Inst_Executor_n_92,Inst_Executor_n_93,Inst_Executor_n_94,Inst_Executor_n_95,Inst_Executor_n_96,Inst_Executor_n_97,Inst_Executor_n_98,Inst_Executor_n_99,Inst_Executor_n_100,Inst_Executor_n_101,Inst_Executor_n_102,Inst_Executor_n_103,Inst_Executor_n_104,Inst_Executor_n_105,Inst_Executor_n_106,Inst_Executor_n_107,Inst_Executor_n_108,Inst_Executor_n_109,Inst_Executor_n_110,Inst_Executor_n_111,Inst_Executor_n_112,Inst_Executor_n_113,Inst_Executor_n_114,Inst_Executor_n_115,Inst_Executor_n_116}),
        .\rOutLength_reg[15]_0 (Inst_Executor_n_40),
        .\rOutLength_reg[15]_1 (p_1_in),
        .\rOutOpcode_reg[5]_0 (wBufHalfWordWriteData),
        .\rOutTargetID_reg[0]_0 (Inst_Executor_n_42),
        .rScramblerGEn(rScramblerGEn),
        .rScramblerGEn_1(rScramblerGEn_1),
        .rValid_reg(rOutCmdValid),
        .rValid_reg_0(rValid_reg));
  sys_top_t4nfc_hlper_0_0_DispRegExt Inst_RegExt
       (.D(D),
        .E(E),
        .Q(Q[0]),
        .iCMDReady(iCMDReady),
        .iClock(iClock),
        .iReadyBusy(iReadyBusy),
        .iReset(iReset),
        .\rCounter_reg[31] (\rCounter_reg[31] ),
        .\rCounter_reg[31]_0 (\rCounter_reg[31]_0 ),
        .\rCounter_reg[31]_1 (\FSM_onehot_rCurState_reg[4]_0 [0]),
        .\rPeriod_reg[31] (\rPeriod_reg[31] ),
        .\rPeriod_reg[31]_0 (\rPeriod_reg[31]_0 ),
        .\rPeriod_reg[31]_1 (\rPeriod_reg[31]_1 ),
        .\rPeriod_reg[31]_2 (\rPeriod_reg[31]_2 ),
        .\rPeriod_reg[31]_3 (\rPeriod_reg[31]_3 ),
        .\rPeriod_reg[31]_4 (\rPeriod_reg[31]_4 ),
        .\rPeriod_reg[31]_5 (\rPeriod_reg[31]_5 ),
        .\rPeriod_reg[31]_6 (\rPeriod_reg[31]_6 ),
        .\rReadAddress_reg[4] (\rReadAddress_reg[4] ),
        .\rReadAddress_reg[4]_0 (\rReadAddress_reg[4]_0 ),
        .\rReadAddress_reg[4]_1 (\rReadAddress_reg[4]_1 ),
        .\rReadAddress_reg[4]_10 (\rReadAddress_reg[4]_10 ),
        .\rReadAddress_reg[4]_11 (\rReadAddress_reg[4]_11 ),
        .\rReadAddress_reg[4]_12 (\rReadAddress_reg[4]_12 ),
        .\rReadAddress_reg[4]_13 (\rReadAddress_reg[4]_13 ),
        .\rReadAddress_reg[4]_14 (\rReadAddress_reg[4]_14 ),
        .\rReadAddress_reg[4]_15 (\rReadAddress_reg[4]_15 ),
        .\rReadAddress_reg[4]_16 (\rReadAddress_reg[4]_16 ),
        .\rReadAddress_reg[4]_17 (\rReadAddress_reg[4]_17 ),
        .\rReadAddress_reg[4]_18 (\rReadAddress_reg[4]_18 ),
        .\rReadAddress_reg[4]_19 (\rReadAddress_reg[4]_19 ),
        .\rReadAddress_reg[4]_2 (\rReadAddress_reg[4]_2 ),
        .\rReadAddress_reg[4]_20 (\rReadAddress_reg[4]_20 ),
        .\rReadAddress_reg[4]_21 (\rReadAddress_reg[4]_21 ),
        .\rReadAddress_reg[4]_3 (\rReadAddress_reg[4]_3 ),
        .\rReadAddress_reg[4]_4 (\rReadAddress_reg[4]_4 ),
        .\rReadAddress_reg[4]_5 (\rReadAddress_reg[4]_5 ),
        .\rReadAddress_reg[4]_6 (\rReadAddress_reg[4]_6 ),
        .\rReadAddress_reg[4]_7 (\rReadAddress_reg[4]_7 ),
        .\rReadAddress_reg[4]_8 (\rReadAddress_reg[4]_8 ),
        .\rReadAddress_reg[4]_9 (\rReadAddress_reg[4]_9 ),
        .\rReadData_reg[10]_0 (\rReadData_reg[10] ),
        .\rReadData_reg[10]_1 (\rReadData_reg[10]_0 ),
        .\rReadData_reg[30]_0 (\rReadData_reg[30] ),
        .\rReadData_reg[31]_0 (\rReadData_reg[31] ),
        .\rSampledCount_reg[0] (\rSampledCount_reg[0] ),
        .\rSampledCount_reg[0]_0 (\rSampledCount_reg[0]_0 ),
        .\rSampledCount_reg[11] (\rSampledCount_reg[11] ),
        .\rSampledCount_reg[11]_0 (\rSampledCount_reg[11]_0 ),
        .\rSampledCount_reg[12] (\rSampledCount_reg[12] ),
        .\rSampledCount_reg[12]_0 (\rSampledCount_reg[12]_0 ),
        .\rSampledCount_reg[15] (\rSampledCount_reg[15] ),
        .\rSampledCount_reg[15]_0 (\rSampledCount_reg[15]_0 ),
        .\rSampledCount_reg[16] (\rSampledCount_reg[16] ),
        .\rSampledCount_reg[16]_0 (\rSampledCount_reg[16]_0 ),
        .\rSampledCount_reg[18] (\rSampledCount_reg[18] ),
        .\rSampledCount_reg[18]_0 (\rSampledCount_reg[18]_0 ),
        .\rSampledCount_reg[19] (\rSampledCount_reg[19] ),
        .\rSampledCount_reg[19]_0 (\rSampledCount_reg[19]_0 ),
        .\rSampledCount_reg[1] (\rSampledCount_reg[1] ),
        .\rSampledCount_reg[1]_0 (\rSampledCount_reg[1]_0 ),
        .\rSampledCount_reg[20] (\rSampledCount_reg[20] ),
        .\rSampledCount_reg[20]_0 (\rSampledCount_reg[20]_0 ),
        .\rSampledCount_reg[21] (\rSampledCount_reg[21] ),
        .\rSampledCount_reg[21]_0 (\rSampledCount_reg[21]_0 ),
        .\rSampledCount_reg[24] (\rSampledCount_reg[24] ),
        .\rSampledCount_reg[24]_0 (\rSampledCount_reg[24]_0 ),
        .\rSampledCount_reg[25] (\rSampledCount_reg[25] ),
        .\rSampledCount_reg[25]_0 (\rSampledCount_reg[25]_0 ),
        .\rSampledCount_reg[28] (\rSampledCount_reg[28] ),
        .\rSampledCount_reg[28]_0 (\rSampledCount_reg[28]_0 ),
        .\rSampledCount_reg[29] (\rSampledCount_reg[29] ),
        .\rSampledCount_reg[29]_0 (\rSampledCount_reg[29]_0 ),
        .\rSampledCount_reg[2] (\rSampledCount_reg[2] ),
        .\rSampledCount_reg[2]_0 (\rSampledCount_reg[2]_0 ),
        .\rSampledCount_reg[30] (\rSampledCount_reg[30] ),
        .\rSampledCount_reg[30]_0 (\rSampledCount_reg[30]_0 ),
        .\rSampledCount_reg[3] (\rSampledCount_reg[3] ),
        .\rSampledCount_reg[3]_0 (\rSampledCount_reg[3]_0 ),
        .\rSampledCount_reg[4] (\rSampledCount_reg[4] ),
        .\rSampledCount_reg[4]_0 (\rSampledCount_reg[4]_0 ),
        .\rSampledCount_reg[5] (\rSampledCount_reg[5] ),
        .\rSampledCount_reg[5]_0 (\rSampledCount_reg[5]_0 ),
        .\rSampledCount_reg[6] (\rSampledCount_reg[6] ),
        .\rSampledCount_reg[6]_0 (\rSampledCount_reg[6]_0 ),
        .\rSampledCount_reg[7] (\rSampledCount_reg[7] ),
        .\rSampledCount_reg[7]_0 (\rSampledCount_reg[7]_0 ),
        .\rSampledCount_reg[8] (\rSampledCount_reg[8] ),
        .\rSampledCount_reg[8]_0 (\rSampledCount_reg[8]_0 ),
        .\rSampledCount_reg[9] (\rSampledCount_reg[9] ),
        .\rSampledCount_reg[9]_0 (\rSampledCount_reg[9]_0 ),
        .wExtReadAck(wExtReadAck));
  sys_top_t4nfc_hlper_0_0_DispScratchpad Inst_RegSPD
       (.D(D),
        .DI(wSPQueueCount[7:1]),
        .S(S),
        .addra(addra),
        .addrb(wSPEXEReadAddress),
        .douta(douta),
        .doutb(wSPEXEReadData),
        .iClock(iClock),
        .iReset(iReset),
        .p_0_in(p_0_in),
        .rNextState(\Inst_PushSideScratchpadInterface/rNextState ),
        .\rNumberOfItems_reg[0]_0 (wSPQueueCount[0]),
        .\rNumberOfItems_reg[15]_0 (\rNumberOfItems_reg[15] ),
        .\rNumberOfItems_reg[23]_0 (\rNumberOfItems_reg[23] ),
        .\rNumberOfItems_reg[31]_0 (Inst_Executor_n_35),
        .\rNumberOfItems_reg[7]_0 (\rNumberOfItems_reg[7] ),
        .\rNumberOfItems_reg[8]_0 (Inst_RegSPD_n_97),
        .\rNumberOfItems_reg[8]_1 (\rNumberOfItems_reg[8] ),
        .\rPushDataCursor_reg[0]_0 (\rPushDataCursor_reg[0] ),
        .wSPQueueCount(wSPQueueCount[31:8]),
        .wSPadReadAck(wSPadReadAck),
        .wea(wPushSideWEnable));
endmodule

(* ORIG_REF_NAME = "DispScratchpad" *) 
module sys_top_t4nfc_hlper_0_0_DispScratchpad
   (douta,
    doutb,
    wSPadReadAck,
    \rNumberOfItems_reg[0]_0 ,
    DI,
    wSPQueueCount,
    \rNumberOfItems_reg[8]_0 ,
    \rNumberOfItems_reg[8]_1 ,
    iClock,
    wea,
    addra,
    D,
    addrb,
    iReset,
    rNextState,
    \rPushDataCursor_reg[0]_0 ,
    p_0_in,
    \rNumberOfItems_reg[31]_0 ,
    \rNumberOfItems_reg[7]_0 ,
    \rNumberOfItems_reg[15]_0 ,
    \rNumberOfItems_reg[23]_0 ,
    S);
  output [31:0]douta;
  output [31:0]doutb;
  output wSPadReadAck;
  output \rNumberOfItems_reg[0]_0 ;
  output [6:0]DI;
  output [23:0]wSPQueueCount;
  output \rNumberOfItems_reg[8]_0 ;
  output \rNumberOfItems_reg[8]_1 ;
  input iClock;
  input [0:0]wea;
  input [4:0]addra;
  input [31:0]D;
  input [4:0]addrb;
  input iReset;
  input rNextState;
  input [0:0]\rPushDataCursor_reg[0]_0 ;
  input [0:0]p_0_in;
  input \rNumberOfItems_reg[31]_0 ;
  input [6:0]\rNumberOfItems_reg[7]_0 ;
  input [7:0]\rNumberOfItems_reg[15]_0 ;
  input [7:0]\rNumberOfItems_reg[23]_0 ;
  input [6:0]S;

  wire [31:0]D;
  wire [6:0]DI;
  wire \FSM_onehot_rCurState[6]_i_3_n_0 ;
  wire [6:0]S;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire iClock;
  wire iReset;
  wire [0:0]p_0_in;
  wire rNextState;
  wire \rNumberOfItems[0]_i_10_n_0 ;
  wire \rNumberOfItems[24]_i_2_n_0 ;
  wire \rNumberOfItems_reg[0]_0 ;
  wire \rNumberOfItems_reg[0]_i_2_n_0 ;
  wire \rNumberOfItems_reg[0]_i_2_n_1 ;
  wire \rNumberOfItems_reg[0]_i_2_n_10 ;
  wire \rNumberOfItems_reg[0]_i_2_n_11 ;
  wire \rNumberOfItems_reg[0]_i_2_n_12 ;
  wire \rNumberOfItems_reg[0]_i_2_n_13 ;
  wire \rNumberOfItems_reg[0]_i_2_n_14 ;
  wire \rNumberOfItems_reg[0]_i_2_n_15 ;
  wire \rNumberOfItems_reg[0]_i_2_n_2 ;
  wire \rNumberOfItems_reg[0]_i_2_n_3 ;
  wire \rNumberOfItems_reg[0]_i_2_n_4 ;
  wire \rNumberOfItems_reg[0]_i_2_n_5 ;
  wire \rNumberOfItems_reg[0]_i_2_n_6 ;
  wire \rNumberOfItems_reg[0]_i_2_n_7 ;
  wire \rNumberOfItems_reg[0]_i_2_n_8 ;
  wire \rNumberOfItems_reg[0]_i_2_n_9 ;
  wire [7:0]\rNumberOfItems_reg[15]_0 ;
  wire \rNumberOfItems_reg[16]_i_1_n_0 ;
  wire \rNumberOfItems_reg[16]_i_1_n_1 ;
  wire \rNumberOfItems_reg[16]_i_1_n_10 ;
  wire \rNumberOfItems_reg[16]_i_1_n_11 ;
  wire \rNumberOfItems_reg[16]_i_1_n_12 ;
  wire \rNumberOfItems_reg[16]_i_1_n_13 ;
  wire \rNumberOfItems_reg[16]_i_1_n_14 ;
  wire \rNumberOfItems_reg[16]_i_1_n_15 ;
  wire \rNumberOfItems_reg[16]_i_1_n_2 ;
  wire \rNumberOfItems_reg[16]_i_1_n_3 ;
  wire \rNumberOfItems_reg[16]_i_1_n_4 ;
  wire \rNumberOfItems_reg[16]_i_1_n_5 ;
  wire \rNumberOfItems_reg[16]_i_1_n_6 ;
  wire \rNumberOfItems_reg[16]_i_1_n_7 ;
  wire \rNumberOfItems_reg[16]_i_1_n_8 ;
  wire \rNumberOfItems_reg[16]_i_1_n_9 ;
  wire [7:0]\rNumberOfItems_reg[23]_0 ;
  wire \rNumberOfItems_reg[24]_i_1_n_1 ;
  wire \rNumberOfItems_reg[24]_i_1_n_10 ;
  wire \rNumberOfItems_reg[24]_i_1_n_11 ;
  wire \rNumberOfItems_reg[24]_i_1_n_12 ;
  wire \rNumberOfItems_reg[24]_i_1_n_13 ;
  wire \rNumberOfItems_reg[24]_i_1_n_14 ;
  wire \rNumberOfItems_reg[24]_i_1_n_15 ;
  wire \rNumberOfItems_reg[24]_i_1_n_2 ;
  wire \rNumberOfItems_reg[24]_i_1_n_3 ;
  wire \rNumberOfItems_reg[24]_i_1_n_4 ;
  wire \rNumberOfItems_reg[24]_i_1_n_5 ;
  wire \rNumberOfItems_reg[24]_i_1_n_6 ;
  wire \rNumberOfItems_reg[24]_i_1_n_7 ;
  wire \rNumberOfItems_reg[24]_i_1_n_8 ;
  wire \rNumberOfItems_reg[24]_i_1_n_9 ;
  wire \rNumberOfItems_reg[31]_0 ;
  wire [6:0]\rNumberOfItems_reg[7]_0 ;
  wire \rNumberOfItems_reg[8]_0 ;
  wire \rNumberOfItems_reg[8]_1 ;
  wire \rNumberOfItems_reg[8]_i_1_n_0 ;
  wire \rNumberOfItems_reg[8]_i_1_n_1 ;
  wire \rNumberOfItems_reg[8]_i_1_n_10 ;
  wire \rNumberOfItems_reg[8]_i_1_n_11 ;
  wire \rNumberOfItems_reg[8]_i_1_n_12 ;
  wire \rNumberOfItems_reg[8]_i_1_n_13 ;
  wire \rNumberOfItems_reg[8]_i_1_n_14 ;
  wire \rNumberOfItems_reg[8]_i_1_n_15 ;
  wire \rNumberOfItems_reg[8]_i_1_n_2 ;
  wire \rNumberOfItems_reg[8]_i_1_n_3 ;
  wire \rNumberOfItems_reg[8]_i_1_n_4 ;
  wire \rNumberOfItems_reg[8]_i_1_n_5 ;
  wire \rNumberOfItems_reg[8]_i_1_n_6 ;
  wire \rNumberOfItems_reg[8]_i_1_n_7 ;
  wire \rNumberOfItems_reg[8]_i_1_n_8 ;
  wire \rNumberOfItems_reg[8]_i_1_n_9 ;
  wire \rPopDataCursor[0]_i_3_n_0 ;
  wire [4:0]rPopDataCursor_reg;
  wire \rPopDataCursor_reg[0]_i_2_n_11 ;
  wire \rPopDataCursor_reg[0]_i_2_n_12 ;
  wire \rPopDataCursor_reg[0]_i_2_n_13 ;
  wire \rPopDataCursor_reg[0]_i_2_n_14 ;
  wire \rPopDataCursor_reg[0]_i_2_n_15 ;
  wire \rPopDataCursor_reg[0]_i_2_n_4 ;
  wire \rPopDataCursor_reg[0]_i_2_n_5 ;
  wire \rPopDataCursor_reg[0]_i_2_n_6 ;
  wire \rPopDataCursor_reg[0]_i_2_n_7 ;
  wire \rPushDataCursor[0]_i_3_n_0 ;
  wire [4:0]rPushDataCursor_reg;
  wire [0:0]\rPushDataCursor_reg[0]_0 ;
  wire \rPushDataCursor_reg[0]_i_2_n_11 ;
  wire \rPushDataCursor_reg[0]_i_2_n_12 ;
  wire \rPushDataCursor_reg[0]_i_2_n_13 ;
  wire \rPushDataCursor_reg[0]_i_2_n_14 ;
  wire \rPushDataCursor_reg[0]_i_2_n_15 ;
  wire \rPushDataCursor_reg[0]_i_2_n_4 ;
  wire \rPushDataCursor_reg[0]_i_2_n_5 ;
  wire \rPushDataCursor_reg[0]_i_2_n_6 ;
  wire \rPushDataCursor_reg[0]_i_2_n_7 ;
  wire \rReadData[0]_i_10_n_0 ;
  wire \rReadData[0]_i_11_n_0 ;
  wire \rReadData[0]_i_12_n_0 ;
  wire \rReadData[0]_i_5_n_0 ;
  wire \rReadData[0]_i_6_n_0 ;
  wire \rReadData[0]_i_7_n_0 ;
  wire \rReadData[0]_i_8_n_0 ;
  wire \rReadData[0]_i_9_n_0 ;
  wire [23:0]wSPQueueCount;
  wire wSPadReadAck;
  wire [0:0]wea;
  wire NLW_Inst_SPBRAM_dbiterra_UNCONNECTED;
  wire NLW_Inst_SPBRAM_dbiterrb_UNCONNECTED;
  wire NLW_Inst_SPBRAM_sbiterra_UNCONNECTED;
  wire NLW_Inst_SPBRAM_sbiterrb_UNCONNECTED;
  wire [7:7]\NLW_rNumberOfItems_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_rPopDataCursor_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_rPopDataCursor_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_rPushDataCursor_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_rPushDataCursor_reg[0]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_onehot_rCurState[6]_i_2 
       (.I0(\rReadData[0]_i_5_n_0 ),
        .I1(\FSM_onehot_rCurState[6]_i_3_n_0 ),
        .I2(\rReadData[0]_i_6_n_0 ),
        .O(\rNumberOfItems_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_rCurState[6]_i_3 
       (.I0(DI[2]),
        .I1(\rNumberOfItems_reg[0]_0 ),
        .I2(DI[1]),
        .I3(DI[0]),
        .I4(DI[3]),
        .O(\FSM_onehot_rCurState[6]_i_3_n_0 ));
  sys_top_t4nfc_hlper_0_0_ComSPBRAMDPControl Inst_PushSideScratchpadInterface
       (.iClock(iClock),
        .iReset(iReset),
        .rNextState(rNextState),
        .wSPadReadAck(wSPadReadAck));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "common_clock" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "auto" *) 
  (* MEMORY_SIZE = "32768" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* P_CLOCKING_MODE = "0" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_MEMORY_OPTIMIZATION = "1" *) 
  (* P_MEMORY_PRIMITIVE = "0" *) 
  (* P_WAKEUP_TIME = "0" *) 
  (* P_WRITE_MODE_A = "0" *) 
  (* P_WRITE_MODE_B = "0" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* WAKEUP_TIME = "disable_sleep" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "write_first" *) 
  (* WRITE_MODE_B = "write_first" *) 
  (* XPM_MODULE = "TRUE" *) 
  sys_top_t4nfc_hlper_0_0_xpm_memory_tdpram Inst_SPBRAM
       (.addra({rPushDataCursor_reg,addra}),
        .addrb({rPopDataCursor_reg,addrb}),
        .clka(iClock),
        .clkb(iClock),
        .dbiterra(NLW_Inst_SPBRAM_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_Inst_SPBRAM_dbiterrb_UNCONNECTED),
        .dina(D),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(doutb),
        .ena(1'b1),
        .enb(1'b1),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b1),
        .regceb(1'b1),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_Inst_SPBRAM_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_Inst_SPBRAM_sbiterrb_UNCONNECTED),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rNumberOfItems[0]_i_10 
       (.I0(\rNumberOfItems_reg[0]_0 ),
        .O(\rNumberOfItems[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rNumberOfItems[24]_i_2 
       (.I0(wSPQueueCount[23]),
        .I1(\rPushDataCursor_reg[0]_0 ),
        .O(\rNumberOfItems[24]_i_2_n_0 ));
  FDRE \rNumberOfItems_reg[0] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[0]_i_2_n_15 ),
        .Q(\rNumberOfItems_reg[0]_0 ),
        .R(iReset));
  CARRY8 \rNumberOfItems_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rNumberOfItems_reg[0]_i_2_n_0 ,\rNumberOfItems_reg[0]_i_2_n_1 ,\rNumberOfItems_reg[0]_i_2_n_2 ,\rNumberOfItems_reg[0]_i_2_n_3 ,\rNumberOfItems_reg[0]_i_2_n_4 ,\rNumberOfItems_reg[0]_i_2_n_5 ,\rNumberOfItems_reg[0]_i_2_n_6 ,\rNumberOfItems_reg[0]_i_2_n_7 }),
        .DI({DI,1'b1}),
        .O({\rNumberOfItems_reg[0]_i_2_n_8 ,\rNumberOfItems_reg[0]_i_2_n_9 ,\rNumberOfItems_reg[0]_i_2_n_10 ,\rNumberOfItems_reg[0]_i_2_n_11 ,\rNumberOfItems_reg[0]_i_2_n_12 ,\rNumberOfItems_reg[0]_i_2_n_13 ,\rNumberOfItems_reg[0]_i_2_n_14 ,\rNumberOfItems_reg[0]_i_2_n_15 }),
        .S({\rNumberOfItems_reg[7]_0 ,\rNumberOfItems[0]_i_10_n_0 }));
  FDRE \rNumberOfItems_reg[10] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[8]_i_1_n_13 ),
        .Q(wSPQueueCount[2]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[11] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[8]_i_1_n_12 ),
        .Q(wSPQueueCount[3]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[12] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[8]_i_1_n_11 ),
        .Q(wSPQueueCount[4]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[13] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[8]_i_1_n_10 ),
        .Q(wSPQueueCount[5]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[14] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[8]_i_1_n_9 ),
        .Q(wSPQueueCount[6]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[15] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[8]_i_1_n_8 ),
        .Q(wSPQueueCount[7]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[16] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[16]_i_1_n_15 ),
        .Q(wSPQueueCount[8]),
        .R(iReset));
  CARRY8 \rNumberOfItems_reg[16]_i_1 
       (.CI(\rNumberOfItems_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rNumberOfItems_reg[16]_i_1_n_0 ,\rNumberOfItems_reg[16]_i_1_n_1 ,\rNumberOfItems_reg[16]_i_1_n_2 ,\rNumberOfItems_reg[16]_i_1_n_3 ,\rNumberOfItems_reg[16]_i_1_n_4 ,\rNumberOfItems_reg[16]_i_1_n_5 ,\rNumberOfItems_reg[16]_i_1_n_6 ,\rNumberOfItems_reg[16]_i_1_n_7 }),
        .DI(wSPQueueCount[15:8]),
        .O({\rNumberOfItems_reg[16]_i_1_n_8 ,\rNumberOfItems_reg[16]_i_1_n_9 ,\rNumberOfItems_reg[16]_i_1_n_10 ,\rNumberOfItems_reg[16]_i_1_n_11 ,\rNumberOfItems_reg[16]_i_1_n_12 ,\rNumberOfItems_reg[16]_i_1_n_13 ,\rNumberOfItems_reg[16]_i_1_n_14 ,\rNumberOfItems_reg[16]_i_1_n_15 }),
        .S(\rNumberOfItems_reg[23]_0 ));
  FDRE \rNumberOfItems_reg[17] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[16]_i_1_n_14 ),
        .Q(wSPQueueCount[9]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[18] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[16]_i_1_n_13 ),
        .Q(wSPQueueCount[10]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[19] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[16]_i_1_n_12 ),
        .Q(wSPQueueCount[11]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[1] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[0]_i_2_n_14 ),
        .Q(DI[0]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[20] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[16]_i_1_n_11 ),
        .Q(wSPQueueCount[12]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[21] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[16]_i_1_n_10 ),
        .Q(wSPQueueCount[13]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[22] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[16]_i_1_n_9 ),
        .Q(wSPQueueCount[14]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[23] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[16]_i_1_n_8 ),
        .Q(wSPQueueCount[15]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[24] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[24]_i_1_n_15 ),
        .Q(wSPQueueCount[16]),
        .R(iReset));
  CARRY8 \rNumberOfItems_reg[24]_i_1 
       (.CI(\rNumberOfItems_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rNumberOfItems_reg[24]_i_1_CO_UNCONNECTED [7],\rNumberOfItems_reg[24]_i_1_n_1 ,\rNumberOfItems_reg[24]_i_1_n_2 ,\rNumberOfItems_reg[24]_i_1_n_3 ,\rNumberOfItems_reg[24]_i_1_n_4 ,\rNumberOfItems_reg[24]_i_1_n_5 ,\rNumberOfItems_reg[24]_i_1_n_6 ,\rNumberOfItems_reg[24]_i_1_n_7 }),
        .DI({1'b0,wSPQueueCount[22:16]}),
        .O({\rNumberOfItems_reg[24]_i_1_n_8 ,\rNumberOfItems_reg[24]_i_1_n_9 ,\rNumberOfItems_reg[24]_i_1_n_10 ,\rNumberOfItems_reg[24]_i_1_n_11 ,\rNumberOfItems_reg[24]_i_1_n_12 ,\rNumberOfItems_reg[24]_i_1_n_13 ,\rNumberOfItems_reg[24]_i_1_n_14 ,\rNumberOfItems_reg[24]_i_1_n_15 }),
        .S({\rNumberOfItems[24]_i_2_n_0 ,S}));
  FDRE \rNumberOfItems_reg[25] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[24]_i_1_n_14 ),
        .Q(wSPQueueCount[17]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[26] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[24]_i_1_n_13 ),
        .Q(wSPQueueCount[18]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[27] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[24]_i_1_n_12 ),
        .Q(wSPQueueCount[19]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[28] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[24]_i_1_n_11 ),
        .Q(wSPQueueCount[20]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[29] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[24]_i_1_n_10 ),
        .Q(wSPQueueCount[21]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[2] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[0]_i_2_n_13 ),
        .Q(DI[1]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[30] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[24]_i_1_n_9 ),
        .Q(wSPQueueCount[22]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[31] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[24]_i_1_n_8 ),
        .Q(wSPQueueCount[23]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[3] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[0]_i_2_n_12 ),
        .Q(DI[2]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[4] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[0]_i_2_n_11 ),
        .Q(DI[3]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[5] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[0]_i_2_n_10 ),
        .Q(DI[4]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[6] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[0]_i_2_n_9 ),
        .Q(DI[5]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[7] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[0]_i_2_n_8 ),
        .Q(DI[6]),
        .R(iReset));
  FDRE \rNumberOfItems_reg[8] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[8]_i_1_n_15 ),
        .Q(wSPQueueCount[0]),
        .R(iReset));
  CARRY8 \rNumberOfItems_reg[8]_i_1 
       (.CI(\rNumberOfItems_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rNumberOfItems_reg[8]_i_1_n_0 ,\rNumberOfItems_reg[8]_i_1_n_1 ,\rNumberOfItems_reg[8]_i_1_n_2 ,\rNumberOfItems_reg[8]_i_1_n_3 ,\rNumberOfItems_reg[8]_i_1_n_4 ,\rNumberOfItems_reg[8]_i_1_n_5 ,\rNumberOfItems_reg[8]_i_1_n_6 ,\rNumberOfItems_reg[8]_i_1_n_7 }),
        .DI(wSPQueueCount[7:0]),
        .O({\rNumberOfItems_reg[8]_i_1_n_8 ,\rNumberOfItems_reg[8]_i_1_n_9 ,\rNumberOfItems_reg[8]_i_1_n_10 ,\rNumberOfItems_reg[8]_i_1_n_11 ,\rNumberOfItems_reg[8]_i_1_n_12 ,\rNumberOfItems_reg[8]_i_1_n_13 ,\rNumberOfItems_reg[8]_i_1_n_14 ,\rNumberOfItems_reg[8]_i_1_n_15 }),
        .S(\rNumberOfItems_reg[15]_0 ));
  FDRE \rNumberOfItems_reg[9] 
       (.C(iClock),
        .CE(\rNumberOfItems_reg[31]_0 ),
        .D(\rNumberOfItems_reg[8]_i_1_n_14 ),
        .Q(wSPQueueCount[1]),
        .R(iReset));
  LUT1 #(
    .INIT(2'h1)) 
    \rPopDataCursor[0]_i_3 
       (.I0(rPopDataCursor_reg[0]),
        .O(\rPopDataCursor[0]_i_3_n_0 ));
  FDRE \rPopDataCursor_reg[0] 
       (.C(iClock),
        .CE(p_0_in),
        .D(\rPopDataCursor_reg[0]_i_2_n_15 ),
        .Q(rPopDataCursor_reg[0]),
        .R(iReset));
  CARRY8 \rPopDataCursor_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_rPopDataCursor_reg[0]_i_2_CO_UNCONNECTED [7:4],\rPopDataCursor_reg[0]_i_2_n_4 ,\rPopDataCursor_reg[0]_i_2_n_5 ,\rPopDataCursor_reg[0]_i_2_n_6 ,\rPopDataCursor_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_rPopDataCursor_reg[0]_i_2_O_UNCONNECTED [7:5],\rPopDataCursor_reg[0]_i_2_n_11 ,\rPopDataCursor_reg[0]_i_2_n_12 ,\rPopDataCursor_reg[0]_i_2_n_13 ,\rPopDataCursor_reg[0]_i_2_n_14 ,\rPopDataCursor_reg[0]_i_2_n_15 }),
        .S({1'b0,1'b0,1'b0,rPopDataCursor_reg[4:1],\rPopDataCursor[0]_i_3_n_0 }));
  FDRE \rPopDataCursor_reg[1] 
       (.C(iClock),
        .CE(p_0_in),
        .D(\rPopDataCursor_reg[0]_i_2_n_14 ),
        .Q(rPopDataCursor_reg[1]),
        .R(iReset));
  FDRE \rPopDataCursor_reg[2] 
       (.C(iClock),
        .CE(p_0_in),
        .D(\rPopDataCursor_reg[0]_i_2_n_13 ),
        .Q(rPopDataCursor_reg[2]),
        .R(iReset));
  FDRE \rPopDataCursor_reg[3] 
       (.C(iClock),
        .CE(p_0_in),
        .D(\rPopDataCursor_reg[0]_i_2_n_12 ),
        .Q(rPopDataCursor_reg[3]),
        .R(iReset));
  FDRE \rPopDataCursor_reg[4] 
       (.C(iClock),
        .CE(p_0_in),
        .D(\rPopDataCursor_reg[0]_i_2_n_11 ),
        .Q(rPopDataCursor_reg[4]),
        .R(iReset));
  LUT1 #(
    .INIT(2'h1)) 
    \rPushDataCursor[0]_i_3 
       (.I0(rPushDataCursor_reg[0]),
        .O(\rPushDataCursor[0]_i_3_n_0 ));
  FDRE \rPushDataCursor_reg[0] 
       (.C(iClock),
        .CE(\rPushDataCursor_reg[0]_0 ),
        .D(\rPushDataCursor_reg[0]_i_2_n_15 ),
        .Q(rPushDataCursor_reg[0]),
        .R(iReset));
  CARRY8 \rPushDataCursor_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_rPushDataCursor_reg[0]_i_2_CO_UNCONNECTED [7:4],\rPushDataCursor_reg[0]_i_2_n_4 ,\rPushDataCursor_reg[0]_i_2_n_5 ,\rPushDataCursor_reg[0]_i_2_n_6 ,\rPushDataCursor_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_rPushDataCursor_reg[0]_i_2_O_UNCONNECTED [7:5],\rPushDataCursor_reg[0]_i_2_n_11 ,\rPushDataCursor_reg[0]_i_2_n_12 ,\rPushDataCursor_reg[0]_i_2_n_13 ,\rPushDataCursor_reg[0]_i_2_n_14 ,\rPushDataCursor_reg[0]_i_2_n_15 }),
        .S({1'b0,1'b0,1'b0,rPushDataCursor_reg[4:1],\rPushDataCursor[0]_i_3_n_0 }));
  FDRE \rPushDataCursor_reg[1] 
       (.C(iClock),
        .CE(\rPushDataCursor_reg[0]_0 ),
        .D(\rPushDataCursor_reg[0]_i_2_n_14 ),
        .Q(rPushDataCursor_reg[1]),
        .R(iReset));
  FDRE \rPushDataCursor_reg[2] 
       (.C(iClock),
        .CE(\rPushDataCursor_reg[0]_0 ),
        .D(\rPushDataCursor_reg[0]_i_2_n_13 ),
        .Q(rPushDataCursor_reg[2]),
        .R(iReset));
  FDRE \rPushDataCursor_reg[3] 
       (.C(iClock),
        .CE(\rPushDataCursor_reg[0]_0 ),
        .D(\rPushDataCursor_reg[0]_i_2_n_12 ),
        .Q(rPushDataCursor_reg[3]),
        .R(iReset));
  FDRE \rPushDataCursor_reg[4] 
       (.C(iClock),
        .CE(\rPushDataCursor_reg[0]_0 ),
        .D(\rPushDataCursor_reg[0]_i_2_n_11 ),
        .Q(rPushDataCursor_reg[4]),
        .R(iReset));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rReadData[0]_i_10 
       (.I0(wSPQueueCount[10]),
        .I1(wSPQueueCount[16]),
        .I2(wSPQueueCount[5]),
        .I3(wSPQueueCount[23]),
        .O(\rReadData[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rReadData[0]_i_11 
       (.I0(wSPQueueCount[6]),
        .I1(wSPQueueCount[4]),
        .I2(wSPQueueCount[22]),
        .I3(wSPQueueCount[21]),
        .I4(\rReadData[0]_i_12_n_0 ),
        .O(\rReadData[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rReadData[0]_i_12 
       (.I0(wSPQueueCount[17]),
        .I1(wSPQueueCount[20]),
        .I2(wSPQueueCount[3]),
        .I3(wSPQueueCount[9]),
        .O(\rReadData[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rReadData[0]_i_3 
       (.I0(\rReadData[0]_i_5_n_0 ),
        .I1(\rReadData[0]_i_6_n_0 ),
        .I2(\rReadData[0]_i_7_n_0 ),
        .O(\rNumberOfItems_reg[8]_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rReadData[0]_i_5 
       (.I0(wSPQueueCount[0]),
        .I1(wSPQueueCount[13]),
        .I2(DI[5]),
        .I3(\rReadData[0]_i_8_n_0 ),
        .I4(\rReadData[0]_i_9_n_0 ),
        .O(\rReadData[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rReadData[0]_i_6 
       (.I0(\rReadData[0]_i_10_n_0 ),
        .I1(wSPQueueCount[18]),
        .I2(wSPQueueCount[19]),
        .I3(wSPQueueCount[7]),
        .I4(wSPQueueCount[8]),
        .I5(\rReadData[0]_i_11_n_0 ),
        .O(\rReadData[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \rReadData[0]_i_7 
       (.I0(DI[0]),
        .I1(DI[2]),
        .I2(\rNumberOfItems_reg[0]_0 ),
        .I3(DI[3]),
        .I4(DI[1]),
        .O(\rReadData[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rReadData[0]_i_8 
       (.I0(wSPQueueCount[1]),
        .I1(wSPQueueCount[14]),
        .I2(wSPQueueCount[2]),
        .I3(wSPQueueCount[11]),
        .O(\rReadData[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rReadData[0]_i_9 
       (.I0(DI[4]),
        .I1(DI[6]),
        .I2(wSPQueueCount[12]),
        .I3(wSPQueueCount[15]),
        .O(\rReadData[0]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "ExtTimeCounter" *) 
module sys_top_t4nfc_hlper_0_0_ExtTimeCounter
   (\rSampledCount_reg[31]_0 ,
    \rReadAddress_reg[4] ,
    \rReadAddress_reg[4]_0 ,
    \rReadAddress_reg[4]_1 ,
    \rSampledCount_reg[27]_0 ,
    \rSampledCount_reg[26]_0 ,
    \rReadAddress_reg[4]_2 ,
    \rReadAddress_reg[4]_3 ,
    \rSampledCount_reg[23]_0 ,
    \rSampledCount_reg[22]_0 ,
    \rReadAddress_reg[4]_4 ,
    \rReadAddress_reg[4]_5 ,
    \rReadAddress_reg[4]_6 ,
    \rReadAddress_reg[4]_7 ,
    \rSampledCount_reg[17]_0 ,
    \rReadAddress_reg[4]_8 ,
    \rReadAddress_reg[4]_9 ,
    \rSampledCount_reg[14]_0 ,
    \rSampledCount_reg[13]_0 ,
    \rReadAddress_reg[4]_10 ,
    \rReadAddress_reg[4]_11 ,
    \rSampledCount_reg[10]_0 ,
    \rReadAddress_reg[4]_12 ,
    \rReadAddress_reg[4]_13 ,
    \rReadAddress_reg[4]_14 ,
    \rReadAddress_reg[4]_15 ,
    \rReadAddress_reg[4]_16 ,
    \rReadAddress_reg[4]_17 ,
    \rReadAddress_reg[4]_18 ,
    \rReadAddress_reg[4]_19 ,
    \rReadAddress_reg[4]_20 ,
    \rReadAddress_reg[4]_21 ,
    \rCounter_reg[31]_0 ,
    iClock,
    iReset,
    \rReadData_reg[30] ,
    Q,
    \rReadData_reg[31] ,
    \rReadData_reg[30]_0 ,
    \rReadData_reg[29] ,
    \rReadData_reg[28] ,
    \rReadData_reg[25] ,
    \rReadData_reg[24] ,
    \rReadData_reg[21] ,
    \rReadData_reg[20] ,
    \rReadData_reg[19] ,
    \rReadData_reg[18] ,
    \rReadData_reg[16] ,
    \rReadData_reg[15] ,
    \rReadData_reg[12] ,
    \rReadData_reg[11] ,
    \rReadData_reg[9] ,
    \rReadData_reg[8] ,
    \rReadData_reg[7] ,
    \rReadData_reg[6] ,
    \rReadData_reg[5] ,
    \rReadData_reg[4] ,
    \rReadData_reg[3] ,
    \rReadData_reg[2] ,
    \rReadData_reg[1] ,
    \rReadData_reg[0] ,
    \rPeriod_reg[31]_0 ,
    D);
  output \rSampledCount_reg[31]_0 ;
  output \rReadAddress_reg[4] ;
  output \rReadAddress_reg[4]_0 ;
  output \rReadAddress_reg[4]_1 ;
  output \rSampledCount_reg[27]_0 ;
  output \rSampledCount_reg[26]_0 ;
  output \rReadAddress_reg[4]_2 ;
  output \rReadAddress_reg[4]_3 ;
  output \rSampledCount_reg[23]_0 ;
  output \rSampledCount_reg[22]_0 ;
  output \rReadAddress_reg[4]_4 ;
  output \rReadAddress_reg[4]_5 ;
  output \rReadAddress_reg[4]_6 ;
  output \rReadAddress_reg[4]_7 ;
  output \rSampledCount_reg[17]_0 ;
  output \rReadAddress_reg[4]_8 ;
  output \rReadAddress_reg[4]_9 ;
  output \rSampledCount_reg[14]_0 ;
  output \rSampledCount_reg[13]_0 ;
  output \rReadAddress_reg[4]_10 ;
  output \rReadAddress_reg[4]_11 ;
  output \rSampledCount_reg[10]_0 ;
  output \rReadAddress_reg[4]_12 ;
  output \rReadAddress_reg[4]_13 ;
  output \rReadAddress_reg[4]_14 ;
  output \rReadAddress_reg[4]_15 ;
  output \rReadAddress_reg[4]_16 ;
  output \rReadAddress_reg[4]_17 ;
  output \rReadAddress_reg[4]_18 ;
  output \rReadAddress_reg[4]_19 ;
  output \rReadAddress_reg[4]_20 ;
  output \rReadAddress_reg[4]_21 ;
  input [0:0]\rCounter_reg[31]_0 ;
  input iClock;
  input iReset;
  input [2:0]\rReadData_reg[30] ;
  input [31:0]Q;
  input [31:0]\rReadData_reg[31] ;
  input \rReadData_reg[30]_0 ;
  input \rReadData_reg[29] ;
  input \rReadData_reg[28] ;
  input \rReadData_reg[25] ;
  input \rReadData_reg[24] ;
  input \rReadData_reg[21] ;
  input \rReadData_reg[20] ;
  input \rReadData_reg[19] ;
  input \rReadData_reg[18] ;
  input \rReadData_reg[16] ;
  input \rReadData_reg[15] ;
  input \rReadData_reg[12] ;
  input \rReadData_reg[11] ;
  input \rReadData_reg[9] ;
  input \rReadData_reg[8] ;
  input \rReadData_reg[7] ;
  input \rReadData_reg[6] ;
  input \rReadData_reg[5] ;
  input \rReadData_reg[4] ;
  input \rReadData_reg[3] ;
  input \rReadData_reg[2] ;
  input \rReadData_reg[1] ;
  input \rReadData_reg[0] ;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]Q;
  wire iClock;
  wire iReset;
  wire rCounter0;
  wire \rCounter[0]_i_3__2_n_0 ;
  wire [31:0]rCounter_reg;
  wire \rCounter_reg[0]_i_2__2_n_0 ;
  wire \rCounter_reg[0]_i_2__2_n_1 ;
  wire \rCounter_reg[0]_i_2__2_n_10 ;
  wire \rCounter_reg[0]_i_2__2_n_11 ;
  wire \rCounter_reg[0]_i_2__2_n_12 ;
  wire \rCounter_reg[0]_i_2__2_n_13 ;
  wire \rCounter_reg[0]_i_2__2_n_14 ;
  wire \rCounter_reg[0]_i_2__2_n_15 ;
  wire \rCounter_reg[0]_i_2__2_n_2 ;
  wire \rCounter_reg[0]_i_2__2_n_3 ;
  wire \rCounter_reg[0]_i_2__2_n_4 ;
  wire \rCounter_reg[0]_i_2__2_n_5 ;
  wire \rCounter_reg[0]_i_2__2_n_6 ;
  wire \rCounter_reg[0]_i_2__2_n_7 ;
  wire \rCounter_reg[0]_i_2__2_n_8 ;
  wire \rCounter_reg[0]_i_2__2_n_9 ;
  wire \rCounter_reg[16]_i_1__4_n_0 ;
  wire \rCounter_reg[16]_i_1__4_n_1 ;
  wire \rCounter_reg[16]_i_1__4_n_10 ;
  wire \rCounter_reg[16]_i_1__4_n_11 ;
  wire \rCounter_reg[16]_i_1__4_n_12 ;
  wire \rCounter_reg[16]_i_1__4_n_13 ;
  wire \rCounter_reg[16]_i_1__4_n_14 ;
  wire \rCounter_reg[16]_i_1__4_n_15 ;
  wire \rCounter_reg[16]_i_1__4_n_2 ;
  wire \rCounter_reg[16]_i_1__4_n_3 ;
  wire \rCounter_reg[16]_i_1__4_n_4 ;
  wire \rCounter_reg[16]_i_1__4_n_5 ;
  wire \rCounter_reg[16]_i_1__4_n_6 ;
  wire \rCounter_reg[16]_i_1__4_n_7 ;
  wire \rCounter_reg[16]_i_1__4_n_8 ;
  wire \rCounter_reg[16]_i_1__4_n_9 ;
  wire \rCounter_reg[24]_i_1__4_n_1 ;
  wire \rCounter_reg[24]_i_1__4_n_10 ;
  wire \rCounter_reg[24]_i_1__4_n_11 ;
  wire \rCounter_reg[24]_i_1__4_n_12 ;
  wire \rCounter_reg[24]_i_1__4_n_13 ;
  wire \rCounter_reg[24]_i_1__4_n_14 ;
  wire \rCounter_reg[24]_i_1__4_n_15 ;
  wire \rCounter_reg[24]_i_1__4_n_2 ;
  wire \rCounter_reg[24]_i_1__4_n_3 ;
  wire \rCounter_reg[24]_i_1__4_n_4 ;
  wire \rCounter_reg[24]_i_1__4_n_5 ;
  wire \rCounter_reg[24]_i_1__4_n_6 ;
  wire \rCounter_reg[24]_i_1__4_n_7 ;
  wire \rCounter_reg[24]_i_1__4_n_8 ;
  wire \rCounter_reg[24]_i_1__4_n_9 ;
  wire [0:0]\rCounter_reg[31]_0 ;
  wire \rCounter_reg[8]_i_1__4_n_0 ;
  wire \rCounter_reg[8]_i_1__4_n_1 ;
  wire \rCounter_reg[8]_i_1__4_n_10 ;
  wire \rCounter_reg[8]_i_1__4_n_11 ;
  wire \rCounter_reg[8]_i_1__4_n_12 ;
  wire \rCounter_reg[8]_i_1__4_n_13 ;
  wire \rCounter_reg[8]_i_1__4_n_14 ;
  wire \rCounter_reg[8]_i_1__4_n_15 ;
  wire \rCounter_reg[8]_i_1__4_n_2 ;
  wire \rCounter_reg[8]_i_1__4_n_3 ;
  wire \rCounter_reg[8]_i_1__4_n_4 ;
  wire \rCounter_reg[8]_i_1__4_n_5 ;
  wire \rCounter_reg[8]_i_1__4_n_6 ;
  wire \rCounter_reg[8]_i_1__4_n_7 ;
  wire \rCounter_reg[8]_i_1__4_n_8 ;
  wire \rCounter_reg[8]_i_1__4_n_9 ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire \rPeriod_reg_n_0_[0] ;
  wire \rPeriod_reg_n_0_[10] ;
  wire \rPeriod_reg_n_0_[11] ;
  wire \rPeriod_reg_n_0_[12] ;
  wire \rPeriod_reg_n_0_[13] ;
  wire \rPeriod_reg_n_0_[14] ;
  wire \rPeriod_reg_n_0_[15] ;
  wire \rPeriod_reg_n_0_[16] ;
  wire \rPeriod_reg_n_0_[17] ;
  wire \rPeriod_reg_n_0_[18] ;
  wire \rPeriod_reg_n_0_[19] ;
  wire \rPeriod_reg_n_0_[1] ;
  wire \rPeriod_reg_n_0_[20] ;
  wire \rPeriod_reg_n_0_[21] ;
  wire \rPeriod_reg_n_0_[22] ;
  wire \rPeriod_reg_n_0_[23] ;
  wire \rPeriod_reg_n_0_[24] ;
  wire \rPeriod_reg_n_0_[25] ;
  wire \rPeriod_reg_n_0_[26] ;
  wire \rPeriod_reg_n_0_[27] ;
  wire \rPeriod_reg_n_0_[28] ;
  wire \rPeriod_reg_n_0_[29] ;
  wire \rPeriod_reg_n_0_[2] ;
  wire \rPeriod_reg_n_0_[30] ;
  wire \rPeriod_reg_n_0_[31] ;
  wire \rPeriod_reg_n_0_[3] ;
  wire \rPeriod_reg_n_0_[4] ;
  wire \rPeriod_reg_n_0_[5] ;
  wire \rPeriod_reg_n_0_[6] ;
  wire \rPeriod_reg_n_0_[7] ;
  wire \rPeriod_reg_n_0_[8] ;
  wire \rPeriod_reg_n_0_[9] ;
  wire \rReadAddress_reg[4] ;
  wire \rReadAddress_reg[4]_0 ;
  wire \rReadAddress_reg[4]_1 ;
  wire \rReadAddress_reg[4]_10 ;
  wire \rReadAddress_reg[4]_11 ;
  wire \rReadAddress_reg[4]_12 ;
  wire \rReadAddress_reg[4]_13 ;
  wire \rReadAddress_reg[4]_14 ;
  wire \rReadAddress_reg[4]_15 ;
  wire \rReadAddress_reg[4]_16 ;
  wire \rReadAddress_reg[4]_17 ;
  wire \rReadAddress_reg[4]_18 ;
  wire \rReadAddress_reg[4]_19 ;
  wire \rReadAddress_reg[4]_2 ;
  wire \rReadAddress_reg[4]_20 ;
  wire \rReadAddress_reg[4]_21 ;
  wire \rReadAddress_reg[4]_3 ;
  wire \rReadAddress_reg[4]_4 ;
  wire \rReadAddress_reg[4]_5 ;
  wire \rReadAddress_reg[4]_6 ;
  wire \rReadAddress_reg[4]_7 ;
  wire \rReadAddress_reg[4]_8 ;
  wire \rReadAddress_reg[4]_9 ;
  wire \rReadData[0]_i_5__0_n_0 ;
  wire \rReadData[11]_i_5_n_0 ;
  wire \rReadData[12]_i_5_n_0 ;
  wire \rReadData[15]_i_5_n_0 ;
  wire \rReadData[16]_i_5_n_0 ;
  wire \rReadData[18]_i_5_n_0 ;
  wire \rReadData[19]_i_5_n_0 ;
  wire \rReadData[1]_i_5_n_0 ;
  wire \rReadData[20]_i_5_n_0 ;
  wire \rReadData[21]_i_5_n_0 ;
  wire \rReadData[24]_i_5_n_0 ;
  wire \rReadData[25]_i_5_n_0 ;
  wire \rReadData[28]_i_5_n_0 ;
  wire \rReadData[29]_i_5_n_0 ;
  wire \rReadData[2]_i_5_n_0 ;
  wire \rReadData[30]_i_5_n_0 ;
  wire \rReadData[3]_i_5_n_0 ;
  wire \rReadData[4]_i_5_n_0 ;
  wire \rReadData[5]_i_5_n_0 ;
  wire \rReadData[6]_i_5__0_n_0 ;
  wire \rReadData[7]_i_5__0_n_0 ;
  wire \rReadData[8]_i_5_n_0 ;
  wire \rReadData[9]_i_5_n_0 ;
  wire \rReadData_reg[0] ;
  wire \rReadData_reg[11] ;
  wire \rReadData_reg[12] ;
  wire \rReadData_reg[15] ;
  wire \rReadData_reg[16] ;
  wire \rReadData_reg[18] ;
  wire \rReadData_reg[19] ;
  wire \rReadData_reg[1] ;
  wire \rReadData_reg[20] ;
  wire \rReadData_reg[21] ;
  wire \rReadData_reg[24] ;
  wire \rReadData_reg[25] ;
  wire \rReadData_reg[28] ;
  wire \rReadData_reg[29] ;
  wire \rReadData_reg[2] ;
  wire [2:0]\rReadData_reg[30] ;
  wire \rReadData_reg[30]_0 ;
  wire [31:0]\rReadData_reg[31] ;
  wire \rReadData_reg[3] ;
  wire \rReadData_reg[4] ;
  wire \rReadData_reg[5] ;
  wire \rReadData_reg[6] ;
  wire \rReadData_reg[7] ;
  wire \rReadData_reg[8] ;
  wire \rReadData_reg[9] ;
  wire rSampledCount;
  wire \rSampledCount_reg[10]_0 ;
  wire \rSampledCount_reg[13]_0 ;
  wire \rSampledCount_reg[14]_0 ;
  wire \rSampledCount_reg[17]_0 ;
  wire \rSampledCount_reg[22]_0 ;
  wire \rSampledCount_reg[23]_0 ;
  wire \rSampledCount_reg[26]_0 ;
  wire \rSampledCount_reg[27]_0 ;
  wire \rSampledCount_reg[31]_0 ;
  wire \rSampledCount_reg_n_0_[0] ;
  wire \rSampledCount_reg_n_0_[10] ;
  wire \rSampledCount_reg_n_0_[11] ;
  wire \rSampledCount_reg_n_0_[12] ;
  wire \rSampledCount_reg_n_0_[13] ;
  wire \rSampledCount_reg_n_0_[14] ;
  wire \rSampledCount_reg_n_0_[15] ;
  wire \rSampledCount_reg_n_0_[16] ;
  wire \rSampledCount_reg_n_0_[17] ;
  wire \rSampledCount_reg_n_0_[18] ;
  wire \rSampledCount_reg_n_0_[19] ;
  wire \rSampledCount_reg_n_0_[1] ;
  wire \rSampledCount_reg_n_0_[20] ;
  wire \rSampledCount_reg_n_0_[21] ;
  wire \rSampledCount_reg_n_0_[22] ;
  wire \rSampledCount_reg_n_0_[23] ;
  wire \rSampledCount_reg_n_0_[24] ;
  wire \rSampledCount_reg_n_0_[25] ;
  wire \rSampledCount_reg_n_0_[26] ;
  wire \rSampledCount_reg_n_0_[27] ;
  wire \rSampledCount_reg_n_0_[28] ;
  wire \rSampledCount_reg_n_0_[29] ;
  wire \rSampledCount_reg_n_0_[2] ;
  wire \rSampledCount_reg_n_0_[30] ;
  wire \rSampledCount_reg_n_0_[31] ;
  wire \rSampledCount_reg_n_0_[3] ;
  wire \rSampledCount_reg_n_0_[4] ;
  wire \rSampledCount_reg_n_0_[5] ;
  wire \rSampledCount_reg_n_0_[6] ;
  wire \rSampledCount_reg_n_0_[7] ;
  wire \rSampledCount_reg_n_0_[8] ;
  wire \rSampledCount_reg_n_0_[9] ;
  wire [31:0]rTimeCount;
  wire rTimeCount0_carry__0_i_1__4_n_0;
  wire rTimeCount0_carry__0_i_2__4_n_0;
  wire rTimeCount0_carry__0_i_3__4_n_0;
  wire rTimeCount0_carry__0_i_4__4_n_0;
  wire rTimeCount0_carry__0_i_5__4_n_0;
  wire rTimeCount0_carry__0_i_6__4_n_0;
  wire rTimeCount0_carry__0_i_7__4_n_0;
  wire rTimeCount0_carry__0_i_8__4_n_0;
  wire rTimeCount0_carry__0_n_0;
  wire rTimeCount0_carry__0_n_1;
  wire rTimeCount0_carry__0_n_10;
  wire rTimeCount0_carry__0_n_11;
  wire rTimeCount0_carry__0_n_12;
  wire rTimeCount0_carry__0_n_13;
  wire rTimeCount0_carry__0_n_14;
  wire rTimeCount0_carry__0_n_15;
  wire rTimeCount0_carry__0_n_2;
  wire rTimeCount0_carry__0_n_3;
  wire rTimeCount0_carry__0_n_4;
  wire rTimeCount0_carry__0_n_5;
  wire rTimeCount0_carry__0_n_6;
  wire rTimeCount0_carry__0_n_7;
  wire rTimeCount0_carry__0_n_8;
  wire rTimeCount0_carry__0_n_9;
  wire rTimeCount0_carry__1_i_1__4_n_0;
  wire rTimeCount0_carry__1_i_2__4_n_0;
  wire rTimeCount0_carry__1_i_3__4_n_0;
  wire rTimeCount0_carry__1_i_4__4_n_0;
  wire rTimeCount0_carry__1_i_5__4_n_0;
  wire rTimeCount0_carry__1_i_6__4_n_0;
  wire rTimeCount0_carry__1_i_7__4_n_0;
  wire rTimeCount0_carry__1_i_8__4_n_0;
  wire rTimeCount0_carry__1_n_0;
  wire rTimeCount0_carry__1_n_1;
  wire rTimeCount0_carry__1_n_10;
  wire rTimeCount0_carry__1_n_11;
  wire rTimeCount0_carry__1_n_12;
  wire rTimeCount0_carry__1_n_13;
  wire rTimeCount0_carry__1_n_14;
  wire rTimeCount0_carry__1_n_15;
  wire rTimeCount0_carry__1_n_2;
  wire rTimeCount0_carry__1_n_3;
  wire rTimeCount0_carry__1_n_4;
  wire rTimeCount0_carry__1_n_5;
  wire rTimeCount0_carry__1_n_6;
  wire rTimeCount0_carry__1_n_7;
  wire rTimeCount0_carry__1_n_8;
  wire rTimeCount0_carry__1_n_9;
  wire rTimeCount0_carry__2_i_1__4_n_0;
  wire rTimeCount0_carry__2_i_2__4_n_0;
  wire rTimeCount0_carry__2_i_3__4_n_0;
  wire rTimeCount0_carry__2_i_4__4_n_0;
  wire rTimeCount0_carry__2_i_5__4_n_0;
  wire rTimeCount0_carry__2_i_6__4_n_0;
  wire rTimeCount0_carry__2_i_7__4_n_0;
  wire rTimeCount0_carry__2_n_10;
  wire rTimeCount0_carry__2_n_11;
  wire rTimeCount0_carry__2_n_12;
  wire rTimeCount0_carry__2_n_13;
  wire rTimeCount0_carry__2_n_14;
  wire rTimeCount0_carry__2_n_15;
  wire rTimeCount0_carry__2_n_2;
  wire rTimeCount0_carry__2_n_3;
  wire rTimeCount0_carry__2_n_4;
  wire rTimeCount0_carry__2_n_5;
  wire rTimeCount0_carry__2_n_6;
  wire rTimeCount0_carry__2_n_7;
  wire rTimeCount0_carry__2_n_9;
  wire rTimeCount0_carry_i_1__4_n_0;
  wire rTimeCount0_carry_i_2__4_n_0;
  wire rTimeCount0_carry_i_3__4_n_0;
  wire rTimeCount0_carry_i_4__4_n_0;
  wire rTimeCount0_carry_i_5__4_n_0;
  wire rTimeCount0_carry_i_6__4_n_0;
  wire rTimeCount0_carry_i_7__4_n_0;
  wire rTimeCount0_carry_i_8__4_n_0;
  wire rTimeCount0_carry_n_0;
  wire rTimeCount0_carry_n_1;
  wire rTimeCount0_carry_n_10;
  wire rTimeCount0_carry_n_11;
  wire rTimeCount0_carry_n_12;
  wire rTimeCount0_carry_n_13;
  wire rTimeCount0_carry_n_14;
  wire rTimeCount0_carry_n_15;
  wire rTimeCount0_carry_n_2;
  wire rTimeCount0_carry_n_3;
  wire rTimeCount0_carry_n_4;
  wire rTimeCount0_carry_n_5;
  wire rTimeCount0_carry_n_6;
  wire rTimeCount0_carry_n_7;
  wire rTimeCount0_carry_n_8;
  wire rTimeCount0_carry_n_9;
  wire \rTimeCount[31]_i_2__4_n_0 ;
  wire \rTimeCount[31]_i_3__4_n_0 ;
  wire \rTimeCount[31]_i_4__4_n_0 ;
  wire \rTimeCount[31]_i_5__4_n_0 ;
  wire \rTimeCount[31]_i_6__4_n_0 ;
  wire \rTimeCount[31]_i_7__4_n_0 ;
  wire \rTimeCount[31]_i_8__4_n_0 ;
  wire \rTimeCount[31]_i_9__4_n_0 ;
  wire \rTimeCount_reg_n_0_[0] ;
  wire \rTimeCount_reg_n_0_[10] ;
  wire \rTimeCount_reg_n_0_[11] ;
  wire \rTimeCount_reg_n_0_[12] ;
  wire \rTimeCount_reg_n_0_[13] ;
  wire \rTimeCount_reg_n_0_[14] ;
  wire \rTimeCount_reg_n_0_[15] ;
  wire \rTimeCount_reg_n_0_[16] ;
  wire \rTimeCount_reg_n_0_[17] ;
  wire \rTimeCount_reg_n_0_[18] ;
  wire \rTimeCount_reg_n_0_[19] ;
  wire \rTimeCount_reg_n_0_[1] ;
  wire \rTimeCount_reg_n_0_[20] ;
  wire \rTimeCount_reg_n_0_[21] ;
  wire \rTimeCount_reg_n_0_[22] ;
  wire \rTimeCount_reg_n_0_[23] ;
  wire \rTimeCount_reg_n_0_[24] ;
  wire \rTimeCount_reg_n_0_[25] ;
  wire \rTimeCount_reg_n_0_[26] ;
  wire \rTimeCount_reg_n_0_[27] ;
  wire \rTimeCount_reg_n_0_[28] ;
  wire \rTimeCount_reg_n_0_[29] ;
  wire \rTimeCount_reg_n_0_[2] ;
  wire \rTimeCount_reg_n_0_[30] ;
  wire \rTimeCount_reg_n_0_[31] ;
  wire \rTimeCount_reg_n_0_[3] ;
  wire \rTimeCount_reg_n_0_[4] ;
  wire \rTimeCount_reg_n_0_[5] ;
  wire \rTimeCount_reg_n_0_[6] ;
  wire \rTimeCount_reg_n_0_[7] ;
  wire \rTimeCount_reg_n_0_[8] ;
  wire \rTimeCount_reg_n_0_[9] ;
  wire [7:7]\NLW_rCounter_reg[24]_i_1__4_CO_UNCONNECTED ;
  wire [7:6]NLW_rTimeCount0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_rTimeCount0_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \rCounter[0]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(iReset),
        .O(rCounter0));
  LUT1 #(
    .INIT(2'h1)) 
    \rCounter[0]_i_3__2 
       (.I0(rCounter_reg[0]),
        .O(\rCounter[0]_i_3__2_n_0 ));
  FDRE \rCounter_reg[0] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_2__2_n_15 ),
        .Q(rCounter_reg[0]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[0]_i_2__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[0]_i_2__2_n_0 ,\rCounter_reg[0]_i_2__2_n_1 ,\rCounter_reg[0]_i_2__2_n_2 ,\rCounter_reg[0]_i_2__2_n_3 ,\rCounter_reg[0]_i_2__2_n_4 ,\rCounter_reg[0]_i_2__2_n_5 ,\rCounter_reg[0]_i_2__2_n_6 ,\rCounter_reg[0]_i_2__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\rCounter_reg[0]_i_2__2_n_8 ,\rCounter_reg[0]_i_2__2_n_9 ,\rCounter_reg[0]_i_2__2_n_10 ,\rCounter_reg[0]_i_2__2_n_11 ,\rCounter_reg[0]_i_2__2_n_12 ,\rCounter_reg[0]_i_2__2_n_13 ,\rCounter_reg[0]_i_2__2_n_14 ,\rCounter_reg[0]_i_2__2_n_15 }),
        .S({rCounter_reg[7:1],\rCounter[0]_i_3__2_n_0 }));
  FDRE \rCounter_reg[10] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__4_n_13 ),
        .Q(rCounter_reg[10]),
        .R(rCounter0));
  FDRE \rCounter_reg[11] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__4_n_12 ),
        .Q(rCounter_reg[11]),
        .R(rCounter0));
  FDRE \rCounter_reg[12] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__4_n_11 ),
        .Q(rCounter_reg[12]),
        .R(rCounter0));
  FDRE \rCounter_reg[13] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__4_n_10 ),
        .Q(rCounter_reg[13]),
        .R(rCounter0));
  FDRE \rCounter_reg[14] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__4_n_9 ),
        .Q(rCounter_reg[14]),
        .R(rCounter0));
  FDRE \rCounter_reg[15] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__4_n_8 ),
        .Q(rCounter_reg[15]),
        .R(rCounter0));
  FDRE \rCounter_reg[16] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__4_n_15 ),
        .Q(rCounter_reg[16]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[16]_i_1__4 
       (.CI(\rCounter_reg[8]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[16]_i_1__4_n_0 ,\rCounter_reg[16]_i_1__4_n_1 ,\rCounter_reg[16]_i_1__4_n_2 ,\rCounter_reg[16]_i_1__4_n_3 ,\rCounter_reg[16]_i_1__4_n_4 ,\rCounter_reg[16]_i_1__4_n_5 ,\rCounter_reg[16]_i_1__4_n_6 ,\rCounter_reg[16]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[16]_i_1__4_n_8 ,\rCounter_reg[16]_i_1__4_n_9 ,\rCounter_reg[16]_i_1__4_n_10 ,\rCounter_reg[16]_i_1__4_n_11 ,\rCounter_reg[16]_i_1__4_n_12 ,\rCounter_reg[16]_i_1__4_n_13 ,\rCounter_reg[16]_i_1__4_n_14 ,\rCounter_reg[16]_i_1__4_n_15 }),
        .S(rCounter_reg[23:16]));
  FDRE \rCounter_reg[17] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__4_n_14 ),
        .Q(rCounter_reg[17]),
        .R(rCounter0));
  FDRE \rCounter_reg[18] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__4_n_13 ),
        .Q(rCounter_reg[18]),
        .R(rCounter0));
  FDRE \rCounter_reg[19] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__4_n_12 ),
        .Q(rCounter_reg[19]),
        .R(rCounter0));
  FDRE \rCounter_reg[1] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_2__2_n_14 ),
        .Q(rCounter_reg[1]),
        .R(rCounter0));
  FDRE \rCounter_reg[20] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__4_n_11 ),
        .Q(rCounter_reg[20]),
        .R(rCounter0));
  FDRE \rCounter_reg[21] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__4_n_10 ),
        .Q(rCounter_reg[21]),
        .R(rCounter0));
  FDRE \rCounter_reg[22] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__4_n_9 ),
        .Q(rCounter_reg[22]),
        .R(rCounter0));
  FDRE \rCounter_reg[23] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__4_n_8 ),
        .Q(rCounter_reg[23]),
        .R(rCounter0));
  FDRE \rCounter_reg[24] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__4_n_15 ),
        .Q(rCounter_reg[24]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[24]_i_1__4 
       (.CI(\rCounter_reg[16]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCounter_reg[24]_i_1__4_CO_UNCONNECTED [7],\rCounter_reg[24]_i_1__4_n_1 ,\rCounter_reg[24]_i_1__4_n_2 ,\rCounter_reg[24]_i_1__4_n_3 ,\rCounter_reg[24]_i_1__4_n_4 ,\rCounter_reg[24]_i_1__4_n_5 ,\rCounter_reg[24]_i_1__4_n_6 ,\rCounter_reg[24]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[24]_i_1__4_n_8 ,\rCounter_reg[24]_i_1__4_n_9 ,\rCounter_reg[24]_i_1__4_n_10 ,\rCounter_reg[24]_i_1__4_n_11 ,\rCounter_reg[24]_i_1__4_n_12 ,\rCounter_reg[24]_i_1__4_n_13 ,\rCounter_reg[24]_i_1__4_n_14 ,\rCounter_reg[24]_i_1__4_n_15 }),
        .S(rCounter_reg[31:24]));
  FDRE \rCounter_reg[25] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__4_n_14 ),
        .Q(rCounter_reg[25]),
        .R(rCounter0));
  FDRE \rCounter_reg[26] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__4_n_13 ),
        .Q(rCounter_reg[26]),
        .R(rCounter0));
  FDRE \rCounter_reg[27] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__4_n_12 ),
        .Q(rCounter_reg[27]),
        .R(rCounter0));
  FDRE \rCounter_reg[28] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__4_n_11 ),
        .Q(rCounter_reg[28]),
        .R(rCounter0));
  FDRE \rCounter_reg[29] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__4_n_10 ),
        .Q(rCounter_reg[29]),
        .R(rCounter0));
  FDRE \rCounter_reg[2] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_2__2_n_13 ),
        .Q(rCounter_reg[2]),
        .R(rCounter0));
  FDRE \rCounter_reg[30] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__4_n_9 ),
        .Q(rCounter_reg[30]),
        .R(rCounter0));
  FDRE \rCounter_reg[31] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__4_n_8 ),
        .Q(rCounter_reg[31]),
        .R(rCounter0));
  FDRE \rCounter_reg[3] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_2__2_n_12 ),
        .Q(rCounter_reg[3]),
        .R(rCounter0));
  FDRE \rCounter_reg[4] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_2__2_n_11 ),
        .Q(rCounter_reg[4]),
        .R(rCounter0));
  FDRE \rCounter_reg[5] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_2__2_n_10 ),
        .Q(rCounter_reg[5]),
        .R(rCounter0));
  FDRE \rCounter_reg[6] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_2__2_n_9 ),
        .Q(rCounter_reg[6]),
        .R(rCounter0));
  FDRE \rCounter_reg[7] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_2__2_n_8 ),
        .Q(rCounter_reg[7]),
        .R(rCounter0));
  FDRE \rCounter_reg[8] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__4_n_15 ),
        .Q(rCounter_reg[8]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[8]_i_1__4 
       (.CI(\rCounter_reg[0]_i_2__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[8]_i_1__4_n_0 ,\rCounter_reg[8]_i_1__4_n_1 ,\rCounter_reg[8]_i_1__4_n_2 ,\rCounter_reg[8]_i_1__4_n_3 ,\rCounter_reg[8]_i_1__4_n_4 ,\rCounter_reg[8]_i_1__4_n_5 ,\rCounter_reg[8]_i_1__4_n_6 ,\rCounter_reg[8]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[8]_i_1__4_n_8 ,\rCounter_reg[8]_i_1__4_n_9 ,\rCounter_reg[8]_i_1__4_n_10 ,\rCounter_reg[8]_i_1__4_n_11 ,\rCounter_reg[8]_i_1__4_n_12 ,\rCounter_reg[8]_i_1__4_n_13 ,\rCounter_reg[8]_i_1__4_n_14 ,\rCounter_reg[8]_i_1__4_n_15 }),
        .S(rCounter_reg[15:8]));
  FDRE \rCounter_reg[9] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__4_n_14 ),
        .Q(rCounter_reg[9]),
        .R(rCounter0));
  FDRE \rPeriod_reg[0] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[0]),
        .Q(\rPeriod_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rPeriod_reg[10] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[10]),
        .Q(\rPeriod_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rPeriod_reg[11] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[11]),
        .Q(\rPeriod_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rPeriod_reg[12] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[12]),
        .Q(\rPeriod_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rPeriod_reg[13] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[13]),
        .Q(\rPeriod_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rPeriod_reg[14] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[14]),
        .Q(\rPeriod_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rPeriod_reg[15] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[15]),
        .Q(\rPeriod_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rPeriod_reg[16] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[16]),
        .Q(\rPeriod_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rPeriod_reg[17] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[17]),
        .Q(\rPeriod_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rPeriod_reg[18] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[18]),
        .Q(\rPeriod_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rPeriod_reg[19] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[19]),
        .Q(\rPeriod_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rPeriod_reg[1] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[1]),
        .Q(\rPeriod_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rPeriod_reg[20] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[20]),
        .Q(\rPeriod_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rPeriod_reg[21] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[21]),
        .Q(\rPeriod_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rPeriod_reg[22] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[22]),
        .Q(\rPeriod_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rPeriod_reg[23] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[23]),
        .Q(\rPeriod_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rPeriod_reg[24] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[24]),
        .Q(\rPeriod_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rPeriod_reg[25] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[25]),
        .Q(\rPeriod_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rPeriod_reg[26] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[26]),
        .Q(\rPeriod_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rPeriod_reg[27] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[27]),
        .Q(\rPeriod_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rPeriod_reg[28] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[28]),
        .Q(\rPeriod_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rPeriod_reg[29] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[29]),
        .Q(\rPeriod_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rPeriod_reg[2] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[2]),
        .Q(\rPeriod_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rPeriod_reg[30] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[30]),
        .Q(\rPeriod_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rPeriod_reg[31] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[31]),
        .Q(\rPeriod_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rPeriod_reg[3] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[3]),
        .Q(\rPeriod_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rPeriod_reg[4] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[4]),
        .Q(\rPeriod_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rPeriod_reg[5] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[5]),
        .Q(\rPeriod_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rPeriod_reg[6] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[6]),
        .Q(\rPeriod_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rPeriod_reg[7] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[7]),
        .Q(\rPeriod_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rPeriod_reg[8] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[8]),
        .Q(\rPeriod_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rPeriod_reg[9] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[9]),
        .Q(\rPeriod_reg_n_0_[9] ),
        .R(iReset));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[0]_i_5__0 
       (.I0(\rSampledCount_reg_n_0_[0] ),
        .I1(\rPeriod_reg_n_0_[0] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[0]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [0]),
        .O(\rReadData[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[10]_i_3 
       (.I0(\rSampledCount_reg_n_0_[10] ),
        .I1(\rPeriod_reg_n_0_[10] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[10]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [10]),
        .O(\rSampledCount_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[11]_i_5 
       (.I0(\rSampledCount_reg_n_0_[11] ),
        .I1(\rPeriod_reg_n_0_[11] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[11]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [11]),
        .O(\rReadData[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[12]_i_5 
       (.I0(\rSampledCount_reg_n_0_[12] ),
        .I1(\rPeriod_reg_n_0_[12] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[12]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [12]),
        .O(\rReadData[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[13]_i_3 
       (.I0(\rSampledCount_reg_n_0_[13] ),
        .I1(\rPeriod_reg_n_0_[13] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[13]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [13]),
        .O(\rSampledCount_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[14]_i_3 
       (.I0(\rSampledCount_reg_n_0_[14] ),
        .I1(\rPeriod_reg_n_0_[14] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[14]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [14]),
        .O(\rSampledCount_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[15]_i_5 
       (.I0(\rSampledCount_reg_n_0_[15] ),
        .I1(\rPeriod_reg_n_0_[15] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[15]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [15]),
        .O(\rReadData[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[16]_i_5 
       (.I0(\rSampledCount_reg_n_0_[16] ),
        .I1(\rPeriod_reg_n_0_[16] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[16]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [16]),
        .O(\rReadData[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[17]_i_3 
       (.I0(\rSampledCount_reg_n_0_[17] ),
        .I1(\rPeriod_reg_n_0_[17] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[17]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [17]),
        .O(\rSampledCount_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[18]_i_5 
       (.I0(\rSampledCount_reg_n_0_[18] ),
        .I1(\rPeriod_reg_n_0_[18] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[18]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [18]),
        .O(\rReadData[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[19]_i_5 
       (.I0(\rSampledCount_reg_n_0_[19] ),
        .I1(\rPeriod_reg_n_0_[19] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[19]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [19]),
        .O(\rReadData[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[1]_i_5 
       (.I0(\rSampledCount_reg_n_0_[1] ),
        .I1(\rPeriod_reg_n_0_[1] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[1]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [1]),
        .O(\rReadData[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[20]_i_5 
       (.I0(\rSampledCount_reg_n_0_[20] ),
        .I1(\rPeriod_reg_n_0_[20] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[20]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [20]),
        .O(\rReadData[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[21]_i_5 
       (.I0(\rSampledCount_reg_n_0_[21] ),
        .I1(\rPeriod_reg_n_0_[21] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[21]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [21]),
        .O(\rReadData[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[22]_i_3 
       (.I0(\rSampledCount_reg_n_0_[22] ),
        .I1(\rPeriod_reg_n_0_[22] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[22]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [22]),
        .O(\rSampledCount_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[23]_i_3 
       (.I0(\rSampledCount_reg_n_0_[23] ),
        .I1(\rPeriod_reg_n_0_[23] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[23]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [23]),
        .O(\rSampledCount_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[24]_i_5 
       (.I0(\rSampledCount_reg_n_0_[24] ),
        .I1(\rPeriod_reg_n_0_[24] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[24]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [24]),
        .O(\rReadData[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[25]_i_5 
       (.I0(\rSampledCount_reg_n_0_[25] ),
        .I1(\rPeriod_reg_n_0_[25] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[25]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [25]),
        .O(\rReadData[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[26]_i_3 
       (.I0(\rSampledCount_reg_n_0_[26] ),
        .I1(\rPeriod_reg_n_0_[26] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[26]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [26]),
        .O(\rSampledCount_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[27]_i_3 
       (.I0(\rSampledCount_reg_n_0_[27] ),
        .I1(\rPeriod_reg_n_0_[27] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[27]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [27]),
        .O(\rSampledCount_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[28]_i_5 
       (.I0(\rSampledCount_reg_n_0_[28] ),
        .I1(\rPeriod_reg_n_0_[28] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[28]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [28]),
        .O(\rReadData[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[29]_i_5 
       (.I0(\rSampledCount_reg_n_0_[29] ),
        .I1(\rPeriod_reg_n_0_[29] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[29]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [29]),
        .O(\rReadData[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[2]_i_5 
       (.I0(\rSampledCount_reg_n_0_[2] ),
        .I1(\rPeriod_reg_n_0_[2] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[2]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [2]),
        .O(\rReadData[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[30]_i_5 
       (.I0(\rSampledCount_reg_n_0_[30] ),
        .I1(\rPeriod_reg_n_0_[30] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[30]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [30]),
        .O(\rReadData[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[31]_i_3__0 
       (.I0(\rSampledCount_reg_n_0_[31] ),
        .I1(\rPeriod_reg_n_0_[31] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[31]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [31]),
        .O(\rSampledCount_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[3]_i_5 
       (.I0(\rSampledCount_reg_n_0_[3] ),
        .I1(\rPeriod_reg_n_0_[3] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[3]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [3]),
        .O(\rReadData[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[4]_i_5 
       (.I0(\rSampledCount_reg_n_0_[4] ),
        .I1(\rPeriod_reg_n_0_[4] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[4]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [4]),
        .O(\rReadData[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[5]_i_5 
       (.I0(\rSampledCount_reg_n_0_[5] ),
        .I1(\rPeriod_reg_n_0_[5] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[5]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [5]),
        .O(\rReadData[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[6]_i_5__0 
       (.I0(\rSampledCount_reg_n_0_[6] ),
        .I1(\rPeriod_reg_n_0_[6] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[6]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [6]),
        .O(\rReadData[6]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[7]_i_5__0 
       (.I0(\rSampledCount_reg_n_0_[7] ),
        .I1(\rPeriod_reg_n_0_[7] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[7]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [7]),
        .O(\rReadData[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[8]_i_5 
       (.I0(\rSampledCount_reg_n_0_[8] ),
        .I1(\rPeriod_reg_n_0_[8] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[8]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [8]),
        .O(\rReadData[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[9]_i_5 
       (.I0(\rSampledCount_reg_n_0_[9] ),
        .I1(\rPeriod_reg_n_0_[9] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(Q[9]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31] [9]),
        .O(\rReadData[9]_i_5_n_0 ));
  MUXF7 \rReadData_reg[0]_i_4 
       (.I0(\rReadData[0]_i_5__0_n_0 ),
        .I1(\rReadData_reg[0] ),
        .O(\rReadAddress_reg[4]_21 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[11]_i_4 
       (.I0(\rReadData[11]_i_5_n_0 ),
        .I1(\rReadData_reg[11] ),
        .O(\rReadAddress_reg[4]_11 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[12]_i_4 
       (.I0(\rReadData[12]_i_5_n_0 ),
        .I1(\rReadData_reg[12] ),
        .O(\rReadAddress_reg[4]_10 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[15]_i_4 
       (.I0(\rReadData[15]_i_5_n_0 ),
        .I1(\rReadData_reg[15] ),
        .O(\rReadAddress_reg[4]_9 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[16]_i_4 
       (.I0(\rReadData[16]_i_5_n_0 ),
        .I1(\rReadData_reg[16] ),
        .O(\rReadAddress_reg[4]_8 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[18]_i_4 
       (.I0(\rReadData[18]_i_5_n_0 ),
        .I1(\rReadData_reg[18] ),
        .O(\rReadAddress_reg[4]_7 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[19]_i_4 
       (.I0(\rReadData[19]_i_5_n_0 ),
        .I1(\rReadData_reg[19] ),
        .O(\rReadAddress_reg[4]_6 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[1]_i_4 
       (.I0(\rReadData[1]_i_5_n_0 ),
        .I1(\rReadData_reg[1] ),
        .O(\rReadAddress_reg[4]_20 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[20]_i_4 
       (.I0(\rReadData[20]_i_5_n_0 ),
        .I1(\rReadData_reg[20] ),
        .O(\rReadAddress_reg[4]_5 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[21]_i_4 
       (.I0(\rReadData[21]_i_5_n_0 ),
        .I1(\rReadData_reg[21] ),
        .O(\rReadAddress_reg[4]_4 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[24]_i_4 
       (.I0(\rReadData[24]_i_5_n_0 ),
        .I1(\rReadData_reg[24] ),
        .O(\rReadAddress_reg[4]_3 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[25]_i_4 
       (.I0(\rReadData[25]_i_5_n_0 ),
        .I1(\rReadData_reg[25] ),
        .O(\rReadAddress_reg[4]_2 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[28]_i_4 
       (.I0(\rReadData[28]_i_5_n_0 ),
        .I1(\rReadData_reg[28] ),
        .O(\rReadAddress_reg[4]_1 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[29]_i_4 
       (.I0(\rReadData[29]_i_5_n_0 ),
        .I1(\rReadData_reg[29] ),
        .O(\rReadAddress_reg[4]_0 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[2]_i_4 
       (.I0(\rReadData[2]_i_5_n_0 ),
        .I1(\rReadData_reg[2] ),
        .O(\rReadAddress_reg[4]_19 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[30]_i_4 
       (.I0(\rReadData[30]_i_5_n_0 ),
        .I1(\rReadData_reg[30]_0 ),
        .O(\rReadAddress_reg[4] ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[3]_i_4 
       (.I0(\rReadData[3]_i_5_n_0 ),
        .I1(\rReadData_reg[3] ),
        .O(\rReadAddress_reg[4]_18 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[4]_i_4 
       (.I0(\rReadData[4]_i_5_n_0 ),
        .I1(\rReadData_reg[4] ),
        .O(\rReadAddress_reg[4]_17 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[5]_i_4 
       (.I0(\rReadData[5]_i_5_n_0 ),
        .I1(\rReadData_reg[5] ),
        .O(\rReadAddress_reg[4]_16 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[6]_i_4 
       (.I0(\rReadData[6]_i_5__0_n_0 ),
        .I1(\rReadData_reg[6] ),
        .O(\rReadAddress_reg[4]_15 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[7]_i_4 
       (.I0(\rReadData[7]_i_5__0_n_0 ),
        .I1(\rReadData_reg[7] ),
        .O(\rReadAddress_reg[4]_14 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[8]_i_4 
       (.I0(\rReadData[8]_i_5_n_0 ),
        .I1(\rReadData_reg[8] ),
        .O(\rReadAddress_reg[4]_13 ),
        .S(\rReadData_reg[30] [2]));
  MUXF7 \rReadData_reg[9]_i_4 
       (.I0(\rReadData[9]_i_5_n_0 ),
        .I1(\rReadData_reg[9] ),
        .O(\rReadAddress_reg[4]_12 ),
        .S(\rReadData_reg[30] [2]));
  LUT4 #(
    .INIT(16'h0004)) 
    \rSampledCount[31]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .O(rSampledCount));
  FDRE \rSampledCount_reg[0] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[0]),
        .Q(\rSampledCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rSampledCount_reg[10] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[10]),
        .Q(\rSampledCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rSampledCount_reg[11] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[11]),
        .Q(\rSampledCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rSampledCount_reg[12] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[12]),
        .Q(\rSampledCount_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rSampledCount_reg[13] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[13]),
        .Q(\rSampledCount_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rSampledCount_reg[14] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[14]),
        .Q(\rSampledCount_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rSampledCount_reg[15] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[15]),
        .Q(\rSampledCount_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rSampledCount_reg[16] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[16]),
        .Q(\rSampledCount_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rSampledCount_reg[17] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[17]),
        .Q(\rSampledCount_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rSampledCount_reg[18] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[18]),
        .Q(\rSampledCount_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rSampledCount_reg[19] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[19]),
        .Q(\rSampledCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rSampledCount_reg[1] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[1]),
        .Q(\rSampledCount_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rSampledCount_reg[20] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[20]),
        .Q(\rSampledCount_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rSampledCount_reg[21] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[21]),
        .Q(\rSampledCount_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rSampledCount_reg[22] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[22]),
        .Q(\rSampledCount_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rSampledCount_reg[23] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[23]),
        .Q(\rSampledCount_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rSampledCount_reg[24] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[24]),
        .Q(\rSampledCount_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rSampledCount_reg[25] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[25]),
        .Q(\rSampledCount_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rSampledCount_reg[26] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[26]),
        .Q(\rSampledCount_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rSampledCount_reg[27] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[27]),
        .Q(\rSampledCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rSampledCount_reg[28] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[28]),
        .Q(\rSampledCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rSampledCount_reg[29] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[29]),
        .Q(\rSampledCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rSampledCount_reg[2] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[2]),
        .Q(\rSampledCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rSampledCount_reg[30] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[30]),
        .Q(\rSampledCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rSampledCount_reg[31] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[31]),
        .Q(\rSampledCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rSampledCount_reg[3] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[3]),
        .Q(\rSampledCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rSampledCount_reg[4] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[4]),
        .Q(\rSampledCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rSampledCount_reg[5] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[5]),
        .Q(\rSampledCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rSampledCount_reg[6] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[6]),
        .Q(\rSampledCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rSampledCount_reg[7] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[7]),
        .Q(\rSampledCount_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rSampledCount_reg[8] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[8]),
        .Q(\rSampledCount_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rSampledCount_reg[9] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[9]),
        .Q(\rSampledCount_reg_n_0_[9] ),
        .R(iReset));
  CARRY8 rTimeCount0_carry
       (.CI(\rTimeCount_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry_n_0,rTimeCount0_carry_n_1,rTimeCount0_carry_n_2,rTimeCount0_carry_n_3,rTimeCount0_carry_n_4,rTimeCount0_carry_n_5,rTimeCount0_carry_n_6,rTimeCount0_carry_n_7}),
        .DI({\rTimeCount_reg_n_0_[8] ,\rTimeCount_reg_n_0_[7] ,\rTimeCount_reg_n_0_[6] ,\rTimeCount_reg_n_0_[5] ,\rTimeCount_reg_n_0_[4] ,\rTimeCount_reg_n_0_[3] ,\rTimeCount_reg_n_0_[2] ,\rTimeCount_reg_n_0_[1] }),
        .O({rTimeCount0_carry_n_8,rTimeCount0_carry_n_9,rTimeCount0_carry_n_10,rTimeCount0_carry_n_11,rTimeCount0_carry_n_12,rTimeCount0_carry_n_13,rTimeCount0_carry_n_14,rTimeCount0_carry_n_15}),
        .S({rTimeCount0_carry_i_1__4_n_0,rTimeCount0_carry_i_2__4_n_0,rTimeCount0_carry_i_3__4_n_0,rTimeCount0_carry_i_4__4_n_0,rTimeCount0_carry_i_5__4_n_0,rTimeCount0_carry_i_6__4_n_0,rTimeCount0_carry_i_7__4_n_0,rTimeCount0_carry_i_8__4_n_0}));
  CARRY8 rTimeCount0_carry__0
       (.CI(rTimeCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__0_n_0,rTimeCount0_carry__0_n_1,rTimeCount0_carry__0_n_2,rTimeCount0_carry__0_n_3,rTimeCount0_carry__0_n_4,rTimeCount0_carry__0_n_5,rTimeCount0_carry__0_n_6,rTimeCount0_carry__0_n_7}),
        .DI({\rTimeCount_reg_n_0_[16] ,\rTimeCount_reg_n_0_[15] ,\rTimeCount_reg_n_0_[14] ,\rTimeCount_reg_n_0_[13] ,\rTimeCount_reg_n_0_[12] ,\rTimeCount_reg_n_0_[11] ,\rTimeCount_reg_n_0_[10] ,\rTimeCount_reg_n_0_[9] }),
        .O({rTimeCount0_carry__0_n_8,rTimeCount0_carry__0_n_9,rTimeCount0_carry__0_n_10,rTimeCount0_carry__0_n_11,rTimeCount0_carry__0_n_12,rTimeCount0_carry__0_n_13,rTimeCount0_carry__0_n_14,rTimeCount0_carry__0_n_15}),
        .S({rTimeCount0_carry__0_i_1__4_n_0,rTimeCount0_carry__0_i_2__4_n_0,rTimeCount0_carry__0_i_3__4_n_0,rTimeCount0_carry__0_i_4__4_n_0,rTimeCount0_carry__0_i_5__4_n_0,rTimeCount0_carry__0_i_6__4_n_0,rTimeCount0_carry__0_i_7__4_n_0,rTimeCount0_carry__0_i_8__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_1__4
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .O(rTimeCount0_carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_2__4
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .O(rTimeCount0_carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_3__4
       (.I0(\rTimeCount_reg_n_0_[14] ),
        .O(rTimeCount0_carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_4__4
       (.I0(\rTimeCount_reg_n_0_[13] ),
        .O(rTimeCount0_carry__0_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_5__4
       (.I0(\rTimeCount_reg_n_0_[12] ),
        .O(rTimeCount0_carry__0_i_5__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_6__4
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .O(rTimeCount0_carry__0_i_6__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_7__4
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .O(rTimeCount0_carry__0_i_7__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_8__4
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .O(rTimeCount0_carry__0_i_8__4_n_0));
  CARRY8 rTimeCount0_carry__1
       (.CI(rTimeCount0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__1_n_0,rTimeCount0_carry__1_n_1,rTimeCount0_carry__1_n_2,rTimeCount0_carry__1_n_3,rTimeCount0_carry__1_n_4,rTimeCount0_carry__1_n_5,rTimeCount0_carry__1_n_6,rTimeCount0_carry__1_n_7}),
        .DI({\rTimeCount_reg_n_0_[24] ,\rTimeCount_reg_n_0_[23] ,\rTimeCount_reg_n_0_[22] ,\rTimeCount_reg_n_0_[21] ,\rTimeCount_reg_n_0_[20] ,\rTimeCount_reg_n_0_[19] ,\rTimeCount_reg_n_0_[18] ,\rTimeCount_reg_n_0_[17] }),
        .O({rTimeCount0_carry__1_n_8,rTimeCount0_carry__1_n_9,rTimeCount0_carry__1_n_10,rTimeCount0_carry__1_n_11,rTimeCount0_carry__1_n_12,rTimeCount0_carry__1_n_13,rTimeCount0_carry__1_n_14,rTimeCount0_carry__1_n_15}),
        .S({rTimeCount0_carry__1_i_1__4_n_0,rTimeCount0_carry__1_i_2__4_n_0,rTimeCount0_carry__1_i_3__4_n_0,rTimeCount0_carry__1_i_4__4_n_0,rTimeCount0_carry__1_i_5__4_n_0,rTimeCount0_carry__1_i_6__4_n_0,rTimeCount0_carry__1_i_7__4_n_0,rTimeCount0_carry__1_i_8__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_1__4
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .O(rTimeCount0_carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_2__4
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .O(rTimeCount0_carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_3__4
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .O(rTimeCount0_carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_4__4
       (.I0(\rTimeCount_reg_n_0_[21] ),
        .O(rTimeCount0_carry__1_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_5__4
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .O(rTimeCount0_carry__1_i_5__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_6__4
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .O(rTimeCount0_carry__1_i_6__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_7__4
       (.I0(\rTimeCount_reg_n_0_[18] ),
        .O(rTimeCount0_carry__1_i_7__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_8__4
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .O(rTimeCount0_carry__1_i_8__4_n_0));
  CARRY8 rTimeCount0_carry__2
       (.CI(rTimeCount0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rTimeCount0_carry__2_CO_UNCONNECTED[7:6],rTimeCount0_carry__2_n_2,rTimeCount0_carry__2_n_3,rTimeCount0_carry__2_n_4,rTimeCount0_carry__2_n_5,rTimeCount0_carry__2_n_6,rTimeCount0_carry__2_n_7}),
        .DI({1'b0,1'b0,\rTimeCount_reg_n_0_[30] ,\rTimeCount_reg_n_0_[29] ,\rTimeCount_reg_n_0_[28] ,\rTimeCount_reg_n_0_[27] ,\rTimeCount_reg_n_0_[26] ,\rTimeCount_reg_n_0_[25] }),
        .O({NLW_rTimeCount0_carry__2_O_UNCONNECTED[7],rTimeCount0_carry__2_n_9,rTimeCount0_carry__2_n_10,rTimeCount0_carry__2_n_11,rTimeCount0_carry__2_n_12,rTimeCount0_carry__2_n_13,rTimeCount0_carry__2_n_14,rTimeCount0_carry__2_n_15}),
        .S({1'b0,rTimeCount0_carry__2_i_1__4_n_0,rTimeCount0_carry__2_i_2__4_n_0,rTimeCount0_carry__2_i_3__4_n_0,rTimeCount0_carry__2_i_4__4_n_0,rTimeCount0_carry__2_i_5__4_n_0,rTimeCount0_carry__2_i_6__4_n_0,rTimeCount0_carry__2_i_7__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_1__4
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .O(rTimeCount0_carry__2_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_2__4
       (.I0(\rTimeCount_reg_n_0_[30] ),
        .O(rTimeCount0_carry__2_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_3__4
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .O(rTimeCount0_carry__2_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_4__4
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .O(rTimeCount0_carry__2_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_5__4
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .O(rTimeCount0_carry__2_i_5__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_6__4
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .O(rTimeCount0_carry__2_i_6__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_7__4
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .O(rTimeCount0_carry__2_i_7__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_1__4
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .O(rTimeCount0_carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_2__4
       (.I0(\rTimeCount_reg_n_0_[7] ),
        .O(rTimeCount0_carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_3__4
       (.I0(\rTimeCount_reg_n_0_[6] ),
        .O(rTimeCount0_carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_4__4
       (.I0(\rTimeCount_reg_n_0_[5] ),
        .O(rTimeCount0_carry_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_5__4
       (.I0(\rTimeCount_reg_n_0_[4] ),
        .O(rTimeCount0_carry_i_5__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_6__4
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .O(rTimeCount0_carry_i_6__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_7__4
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .O(rTimeCount0_carry_i_7__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_8__4
       (.I0(\rTimeCount_reg_n_0_[1] ),
        .O(rTimeCount0_carry_i_8__4_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
    \rTimeCount[0]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[0] ),
        .I5(\rTimeCount_reg_n_0_[0] ),
        .O(rTimeCount[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[10]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[10] ),
        .I5(rTimeCount0_carry__0_n_14),
        .O(rTimeCount[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[11]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[11] ),
        .I5(rTimeCount0_carry__0_n_13),
        .O(rTimeCount[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[12]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[12] ),
        .I5(rTimeCount0_carry__0_n_12),
        .O(rTimeCount[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[13]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[13] ),
        .I5(rTimeCount0_carry__0_n_11),
        .O(rTimeCount[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[14]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[14] ),
        .I5(rTimeCount0_carry__0_n_10),
        .O(rTimeCount[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[15]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[15] ),
        .I5(rTimeCount0_carry__0_n_9),
        .O(rTimeCount[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[16]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[16] ),
        .I5(rTimeCount0_carry__0_n_8),
        .O(rTimeCount[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[17]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[17] ),
        .I5(rTimeCount0_carry__1_n_15),
        .O(rTimeCount[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[18]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[18] ),
        .I5(rTimeCount0_carry__1_n_14),
        .O(rTimeCount[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[19]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[19] ),
        .I5(rTimeCount0_carry__1_n_13),
        .O(rTimeCount[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[1]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[1] ),
        .I5(rTimeCount0_carry_n_15),
        .O(rTimeCount[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[20]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[20] ),
        .I5(rTimeCount0_carry__1_n_12),
        .O(rTimeCount[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[21]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[21] ),
        .I5(rTimeCount0_carry__1_n_11),
        .O(rTimeCount[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[22]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[22] ),
        .I5(rTimeCount0_carry__1_n_10),
        .O(rTimeCount[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[23]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[23] ),
        .I5(rTimeCount0_carry__1_n_9),
        .O(rTimeCount[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[24]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[24] ),
        .I5(rTimeCount0_carry__1_n_8),
        .O(rTimeCount[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[25]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[25] ),
        .I5(rTimeCount0_carry__2_n_15),
        .O(rTimeCount[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[26]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[26] ),
        .I5(rTimeCount0_carry__2_n_14),
        .O(rTimeCount[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[27]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[27] ),
        .I5(rTimeCount0_carry__2_n_13),
        .O(rTimeCount[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[28]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[28] ),
        .I5(rTimeCount0_carry__2_n_12),
        .O(rTimeCount[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[29]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[29] ),
        .I5(rTimeCount0_carry__2_n_11),
        .O(rTimeCount[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[2]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[2] ),
        .I5(rTimeCount0_carry_n_14),
        .O(rTimeCount[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[30]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[30] ),
        .I5(rTimeCount0_carry__2_n_10),
        .O(rTimeCount[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[31]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[31] ),
        .I5(rTimeCount0_carry__2_n_9),
        .O(rTimeCount[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_2__4 
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .I1(\rTimeCount_reg_n_0_[16] ),
        .I2(\rTimeCount_reg_n_0_[1] ),
        .I3(\rTimeCount_reg_n_0_[31] ),
        .I4(\rTimeCount[31]_i_6__4_n_0 ),
        .O(\rTimeCount[31]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rTimeCount[31]_i_3__4 
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .I1(\rTimeCount_reg_n_0_[12] ),
        .I2(\rTimeCount_reg_n_0_[11] ),
        .I3(\rTimeCount_reg_n_0_[10] ),
        .I4(\rTimeCount[31]_i_7__4_n_0 ),
        .O(\rTimeCount[31]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_4__4 
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .I1(\rTimeCount_reg_n_0_[20] ),
        .I2(\rTimeCount_reg_n_0_[18] ),
        .I3(\rTimeCount_reg_n_0_[6] ),
        .I4(\rTimeCount[31]_i_8__4_n_0 ),
        .O(\rTimeCount[31]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_5__4 
       (.I0(\rTimeCount_reg_n_0_[21] ),
        .I1(\rTimeCount_reg_n_0_[9] ),
        .I2(\rTimeCount_reg_n_0_[15] ),
        .I3(\rTimeCount_reg_n_0_[14] ),
        .I4(\rTimeCount[31]_i_9__4_n_0 ),
        .O(\rTimeCount[31]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_6__4 
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .I1(\rTimeCount_reg_n_0_[23] ),
        .I2(\rTimeCount_reg_n_0_[5] ),
        .I3(\rTimeCount_reg_n_0_[17] ),
        .O(\rTimeCount[31]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_7__4 
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .I1(\rTimeCount_reg_n_0_[7] ),
        .I2(\rTimeCount_reg_n_0_[25] ),
        .I3(\rTimeCount_reg_n_0_[0] ),
        .O(\rTimeCount[31]_i_7__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_8__4 
       (.I0(\rTimeCount_reg_n_0_[30] ),
        .I1(\rTimeCount_reg_n_0_[4] ),
        .I2(\rTimeCount_reg_n_0_[8] ),
        .I3(\rTimeCount_reg_n_0_[26] ),
        .O(\rTimeCount[31]_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_9__4 
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .I1(\rTimeCount_reg_n_0_[3] ),
        .I2(\rTimeCount_reg_n_0_[13] ),
        .I3(\rTimeCount_reg_n_0_[29] ),
        .O(\rTimeCount[31]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[3]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[3] ),
        .I5(rTimeCount0_carry_n_13),
        .O(rTimeCount[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[4]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[4] ),
        .I5(rTimeCount0_carry_n_12),
        .O(rTimeCount[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[5]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[5] ),
        .I5(rTimeCount0_carry_n_11),
        .O(rTimeCount[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[6]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[6] ),
        .I5(rTimeCount0_carry_n_10),
        .O(rTimeCount[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[7]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[7] ),
        .I5(rTimeCount0_carry_n_9),
        .O(rTimeCount[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[8]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[8] ),
        .I5(rTimeCount0_carry_n_8),
        .O(rTimeCount[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[9]_i_1__4 
       (.I0(\rTimeCount[31]_i_2__4_n_0 ),
        .I1(\rTimeCount[31]_i_3__4_n_0 ),
        .I2(\rTimeCount[31]_i_4__4_n_0 ),
        .I3(\rTimeCount[31]_i_5__4_n_0 ),
        .I4(\rPeriod_reg_n_0_[9] ),
        .I5(rTimeCount0_carry__0_n_15),
        .O(rTimeCount[9]));
  FDRE \rTimeCount_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[0]),
        .Q(\rTimeCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rTimeCount_reg[10] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[10]),
        .Q(\rTimeCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rTimeCount_reg[11] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[11]),
        .Q(\rTimeCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rTimeCount_reg[12] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[12]),
        .Q(\rTimeCount_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rTimeCount_reg[13] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[13]),
        .Q(\rTimeCount_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rTimeCount_reg[14] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[14]),
        .Q(\rTimeCount_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rTimeCount_reg[15] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[15]),
        .Q(\rTimeCount_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rTimeCount_reg[16] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[16]),
        .Q(\rTimeCount_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rTimeCount_reg[17] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[17]),
        .Q(\rTimeCount_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rTimeCount_reg[18] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[18]),
        .Q(\rTimeCount_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rTimeCount_reg[19] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[19]),
        .Q(\rTimeCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rTimeCount_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[1]),
        .Q(\rTimeCount_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rTimeCount_reg[20] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[20]),
        .Q(\rTimeCount_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rTimeCount_reg[21] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[21]),
        .Q(\rTimeCount_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rTimeCount_reg[22] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[22]),
        .Q(\rTimeCount_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rTimeCount_reg[23] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[23]),
        .Q(\rTimeCount_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rTimeCount_reg[24] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[24]),
        .Q(\rTimeCount_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rTimeCount_reg[25] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[25]),
        .Q(\rTimeCount_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rTimeCount_reg[26] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[26]),
        .Q(\rTimeCount_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rTimeCount_reg[27] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[27]),
        .Q(\rTimeCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rTimeCount_reg[28] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[28]),
        .Q(\rTimeCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rTimeCount_reg[29] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[29]),
        .Q(\rTimeCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rTimeCount_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[2]),
        .Q(\rTimeCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rTimeCount_reg[30] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[30]),
        .Q(\rTimeCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rTimeCount_reg[31] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[31]),
        .Q(\rTimeCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rTimeCount_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[3]),
        .Q(\rTimeCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rTimeCount_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[4]),
        .Q(\rTimeCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rTimeCount_reg[5] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[5]),
        .Q(\rTimeCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rTimeCount_reg[6] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[6]),
        .Q(\rTimeCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rTimeCount_reg[7] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[7]),
        .Q(\rTimeCount_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rTimeCount_reg[8] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[8]),
        .Q(\rTimeCount_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rTimeCount_reg[9] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[9]),
        .Q(\rTimeCount_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "ExtTimeCounter" *) 
module sys_top_t4nfc_hlper_0_0_ExtTimeCounter_10
   (Q,
    \rSampledCount_reg[31]_0 ,
    \rCounter_reg[0]_0 ,
    iClock,
    iReset,
    \rPeriod_reg[31]_0 ,
    D);
  output [31:0]Q;
  output [31:0]\rSampledCount_reg[31]_0 ;
  input \rCounter_reg[0]_0 ;
  input iClock;
  input iReset;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]Q;
  wire iClock;
  wire iReset;
  wire rCounter0;
  wire \rCounter[0]_i_3__1_n_0 ;
  wire [31:0]rCounter_reg;
  wire \rCounter_reg[0]_0 ;
  wire \rCounter_reg[0]_i_2__1_n_0 ;
  wire \rCounter_reg[0]_i_2__1_n_1 ;
  wire \rCounter_reg[0]_i_2__1_n_10 ;
  wire \rCounter_reg[0]_i_2__1_n_11 ;
  wire \rCounter_reg[0]_i_2__1_n_12 ;
  wire \rCounter_reg[0]_i_2__1_n_13 ;
  wire \rCounter_reg[0]_i_2__1_n_14 ;
  wire \rCounter_reg[0]_i_2__1_n_15 ;
  wire \rCounter_reg[0]_i_2__1_n_2 ;
  wire \rCounter_reg[0]_i_2__1_n_3 ;
  wire \rCounter_reg[0]_i_2__1_n_4 ;
  wire \rCounter_reg[0]_i_2__1_n_5 ;
  wire \rCounter_reg[0]_i_2__1_n_6 ;
  wire \rCounter_reg[0]_i_2__1_n_7 ;
  wire \rCounter_reg[0]_i_2__1_n_8 ;
  wire \rCounter_reg[0]_i_2__1_n_9 ;
  wire \rCounter_reg[16]_i_1__3_n_0 ;
  wire \rCounter_reg[16]_i_1__3_n_1 ;
  wire \rCounter_reg[16]_i_1__3_n_10 ;
  wire \rCounter_reg[16]_i_1__3_n_11 ;
  wire \rCounter_reg[16]_i_1__3_n_12 ;
  wire \rCounter_reg[16]_i_1__3_n_13 ;
  wire \rCounter_reg[16]_i_1__3_n_14 ;
  wire \rCounter_reg[16]_i_1__3_n_15 ;
  wire \rCounter_reg[16]_i_1__3_n_2 ;
  wire \rCounter_reg[16]_i_1__3_n_3 ;
  wire \rCounter_reg[16]_i_1__3_n_4 ;
  wire \rCounter_reg[16]_i_1__3_n_5 ;
  wire \rCounter_reg[16]_i_1__3_n_6 ;
  wire \rCounter_reg[16]_i_1__3_n_7 ;
  wire \rCounter_reg[16]_i_1__3_n_8 ;
  wire \rCounter_reg[16]_i_1__3_n_9 ;
  wire \rCounter_reg[24]_i_1__3_n_1 ;
  wire \rCounter_reg[24]_i_1__3_n_10 ;
  wire \rCounter_reg[24]_i_1__3_n_11 ;
  wire \rCounter_reg[24]_i_1__3_n_12 ;
  wire \rCounter_reg[24]_i_1__3_n_13 ;
  wire \rCounter_reg[24]_i_1__3_n_14 ;
  wire \rCounter_reg[24]_i_1__3_n_15 ;
  wire \rCounter_reg[24]_i_1__3_n_2 ;
  wire \rCounter_reg[24]_i_1__3_n_3 ;
  wire \rCounter_reg[24]_i_1__3_n_4 ;
  wire \rCounter_reg[24]_i_1__3_n_5 ;
  wire \rCounter_reg[24]_i_1__3_n_6 ;
  wire \rCounter_reg[24]_i_1__3_n_7 ;
  wire \rCounter_reg[24]_i_1__3_n_8 ;
  wire \rCounter_reg[24]_i_1__3_n_9 ;
  wire \rCounter_reg[8]_i_1__3_n_0 ;
  wire \rCounter_reg[8]_i_1__3_n_1 ;
  wire \rCounter_reg[8]_i_1__3_n_10 ;
  wire \rCounter_reg[8]_i_1__3_n_11 ;
  wire \rCounter_reg[8]_i_1__3_n_12 ;
  wire \rCounter_reg[8]_i_1__3_n_13 ;
  wire \rCounter_reg[8]_i_1__3_n_14 ;
  wire \rCounter_reg[8]_i_1__3_n_15 ;
  wire \rCounter_reg[8]_i_1__3_n_2 ;
  wire \rCounter_reg[8]_i_1__3_n_3 ;
  wire \rCounter_reg[8]_i_1__3_n_4 ;
  wire \rCounter_reg[8]_i_1__3_n_5 ;
  wire \rCounter_reg[8]_i_1__3_n_6 ;
  wire \rCounter_reg[8]_i_1__3_n_7 ;
  wire \rCounter_reg[8]_i_1__3_n_8 ;
  wire \rCounter_reg[8]_i_1__3_n_9 ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire rSampledCount;
  wire [31:0]\rSampledCount_reg[31]_0 ;
  wire [31:0]rTimeCount;
  wire rTimeCount0_carry__0_i_1__3_n_0;
  wire rTimeCount0_carry__0_i_2__3_n_0;
  wire rTimeCount0_carry__0_i_3__3_n_0;
  wire rTimeCount0_carry__0_i_4__3_n_0;
  wire rTimeCount0_carry__0_i_5__3_n_0;
  wire rTimeCount0_carry__0_i_6__3_n_0;
  wire rTimeCount0_carry__0_i_7__3_n_0;
  wire rTimeCount0_carry__0_i_8__3_n_0;
  wire rTimeCount0_carry__0_n_0;
  wire rTimeCount0_carry__0_n_1;
  wire rTimeCount0_carry__0_n_10;
  wire rTimeCount0_carry__0_n_11;
  wire rTimeCount0_carry__0_n_12;
  wire rTimeCount0_carry__0_n_13;
  wire rTimeCount0_carry__0_n_14;
  wire rTimeCount0_carry__0_n_15;
  wire rTimeCount0_carry__0_n_2;
  wire rTimeCount0_carry__0_n_3;
  wire rTimeCount0_carry__0_n_4;
  wire rTimeCount0_carry__0_n_5;
  wire rTimeCount0_carry__0_n_6;
  wire rTimeCount0_carry__0_n_7;
  wire rTimeCount0_carry__0_n_8;
  wire rTimeCount0_carry__0_n_9;
  wire rTimeCount0_carry__1_i_1__3_n_0;
  wire rTimeCount0_carry__1_i_2__3_n_0;
  wire rTimeCount0_carry__1_i_3__3_n_0;
  wire rTimeCount0_carry__1_i_4__3_n_0;
  wire rTimeCount0_carry__1_i_5__3_n_0;
  wire rTimeCount0_carry__1_i_6__3_n_0;
  wire rTimeCount0_carry__1_i_7__3_n_0;
  wire rTimeCount0_carry__1_i_8__3_n_0;
  wire rTimeCount0_carry__1_n_0;
  wire rTimeCount0_carry__1_n_1;
  wire rTimeCount0_carry__1_n_10;
  wire rTimeCount0_carry__1_n_11;
  wire rTimeCount0_carry__1_n_12;
  wire rTimeCount0_carry__1_n_13;
  wire rTimeCount0_carry__1_n_14;
  wire rTimeCount0_carry__1_n_15;
  wire rTimeCount0_carry__1_n_2;
  wire rTimeCount0_carry__1_n_3;
  wire rTimeCount0_carry__1_n_4;
  wire rTimeCount0_carry__1_n_5;
  wire rTimeCount0_carry__1_n_6;
  wire rTimeCount0_carry__1_n_7;
  wire rTimeCount0_carry__1_n_8;
  wire rTimeCount0_carry__1_n_9;
  wire rTimeCount0_carry__2_i_1__3_n_0;
  wire rTimeCount0_carry__2_i_2__3_n_0;
  wire rTimeCount0_carry__2_i_3__3_n_0;
  wire rTimeCount0_carry__2_i_4__3_n_0;
  wire rTimeCount0_carry__2_i_5__3_n_0;
  wire rTimeCount0_carry__2_i_6__3_n_0;
  wire rTimeCount0_carry__2_i_7__3_n_0;
  wire rTimeCount0_carry__2_n_10;
  wire rTimeCount0_carry__2_n_11;
  wire rTimeCount0_carry__2_n_12;
  wire rTimeCount0_carry__2_n_13;
  wire rTimeCount0_carry__2_n_14;
  wire rTimeCount0_carry__2_n_15;
  wire rTimeCount0_carry__2_n_2;
  wire rTimeCount0_carry__2_n_3;
  wire rTimeCount0_carry__2_n_4;
  wire rTimeCount0_carry__2_n_5;
  wire rTimeCount0_carry__2_n_6;
  wire rTimeCount0_carry__2_n_7;
  wire rTimeCount0_carry__2_n_9;
  wire rTimeCount0_carry_i_1__3_n_0;
  wire rTimeCount0_carry_i_2__3_n_0;
  wire rTimeCount0_carry_i_3__3_n_0;
  wire rTimeCount0_carry_i_4__3_n_0;
  wire rTimeCount0_carry_i_5__3_n_0;
  wire rTimeCount0_carry_i_6__3_n_0;
  wire rTimeCount0_carry_i_7__3_n_0;
  wire rTimeCount0_carry_i_8__3_n_0;
  wire rTimeCount0_carry_n_0;
  wire rTimeCount0_carry_n_1;
  wire rTimeCount0_carry_n_10;
  wire rTimeCount0_carry_n_11;
  wire rTimeCount0_carry_n_12;
  wire rTimeCount0_carry_n_13;
  wire rTimeCount0_carry_n_14;
  wire rTimeCount0_carry_n_15;
  wire rTimeCount0_carry_n_2;
  wire rTimeCount0_carry_n_3;
  wire rTimeCount0_carry_n_4;
  wire rTimeCount0_carry_n_5;
  wire rTimeCount0_carry_n_6;
  wire rTimeCount0_carry_n_7;
  wire rTimeCount0_carry_n_8;
  wire rTimeCount0_carry_n_9;
  wire \rTimeCount[31]_i_2__3_n_0 ;
  wire \rTimeCount[31]_i_3__3_n_0 ;
  wire \rTimeCount[31]_i_4__3_n_0 ;
  wire \rTimeCount[31]_i_5__3_n_0 ;
  wire \rTimeCount[31]_i_6__3_n_0 ;
  wire \rTimeCount[31]_i_7__3_n_0 ;
  wire \rTimeCount[31]_i_8__3_n_0 ;
  wire \rTimeCount[31]_i_9__3_n_0 ;
  wire \rTimeCount_reg_n_0_[0] ;
  wire \rTimeCount_reg_n_0_[10] ;
  wire \rTimeCount_reg_n_0_[11] ;
  wire \rTimeCount_reg_n_0_[12] ;
  wire \rTimeCount_reg_n_0_[13] ;
  wire \rTimeCount_reg_n_0_[14] ;
  wire \rTimeCount_reg_n_0_[15] ;
  wire \rTimeCount_reg_n_0_[16] ;
  wire \rTimeCount_reg_n_0_[17] ;
  wire \rTimeCount_reg_n_0_[18] ;
  wire \rTimeCount_reg_n_0_[19] ;
  wire \rTimeCount_reg_n_0_[1] ;
  wire \rTimeCount_reg_n_0_[20] ;
  wire \rTimeCount_reg_n_0_[21] ;
  wire \rTimeCount_reg_n_0_[22] ;
  wire \rTimeCount_reg_n_0_[23] ;
  wire \rTimeCount_reg_n_0_[24] ;
  wire \rTimeCount_reg_n_0_[25] ;
  wire \rTimeCount_reg_n_0_[26] ;
  wire \rTimeCount_reg_n_0_[27] ;
  wire \rTimeCount_reg_n_0_[28] ;
  wire \rTimeCount_reg_n_0_[29] ;
  wire \rTimeCount_reg_n_0_[2] ;
  wire \rTimeCount_reg_n_0_[30] ;
  wire \rTimeCount_reg_n_0_[31] ;
  wire \rTimeCount_reg_n_0_[3] ;
  wire \rTimeCount_reg_n_0_[4] ;
  wire \rTimeCount_reg_n_0_[5] ;
  wire \rTimeCount_reg_n_0_[6] ;
  wire \rTimeCount_reg_n_0_[7] ;
  wire \rTimeCount_reg_n_0_[8] ;
  wire \rTimeCount_reg_n_0_[9] ;
  wire [7:7]\NLW_rCounter_reg[24]_i_1__3_CO_UNCONNECTED ;
  wire [7:6]NLW_rTimeCount0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_rTimeCount0_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \rCounter[0]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(iReset),
        .O(rCounter0));
  LUT1 #(
    .INIT(2'h1)) 
    \rCounter[0]_i_3__1 
       (.I0(rCounter_reg[0]),
        .O(\rCounter[0]_i_3__1_n_0 ));
  FDRE \rCounter_reg[0] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__1_n_15 ),
        .Q(rCounter_reg[0]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[0]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[0]_i_2__1_n_0 ,\rCounter_reg[0]_i_2__1_n_1 ,\rCounter_reg[0]_i_2__1_n_2 ,\rCounter_reg[0]_i_2__1_n_3 ,\rCounter_reg[0]_i_2__1_n_4 ,\rCounter_reg[0]_i_2__1_n_5 ,\rCounter_reg[0]_i_2__1_n_6 ,\rCounter_reg[0]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\rCounter_reg[0]_i_2__1_n_8 ,\rCounter_reg[0]_i_2__1_n_9 ,\rCounter_reg[0]_i_2__1_n_10 ,\rCounter_reg[0]_i_2__1_n_11 ,\rCounter_reg[0]_i_2__1_n_12 ,\rCounter_reg[0]_i_2__1_n_13 ,\rCounter_reg[0]_i_2__1_n_14 ,\rCounter_reg[0]_i_2__1_n_15 }),
        .S({rCounter_reg[7:1],\rCounter[0]_i_3__1_n_0 }));
  FDRE \rCounter_reg[10] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__3_n_13 ),
        .Q(rCounter_reg[10]),
        .R(rCounter0));
  FDRE \rCounter_reg[11] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__3_n_12 ),
        .Q(rCounter_reg[11]),
        .R(rCounter0));
  FDRE \rCounter_reg[12] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__3_n_11 ),
        .Q(rCounter_reg[12]),
        .R(rCounter0));
  FDRE \rCounter_reg[13] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__3_n_10 ),
        .Q(rCounter_reg[13]),
        .R(rCounter0));
  FDRE \rCounter_reg[14] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__3_n_9 ),
        .Q(rCounter_reg[14]),
        .R(rCounter0));
  FDRE \rCounter_reg[15] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__3_n_8 ),
        .Q(rCounter_reg[15]),
        .R(rCounter0));
  FDRE \rCounter_reg[16] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__3_n_15 ),
        .Q(rCounter_reg[16]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[16]_i_1__3 
       (.CI(\rCounter_reg[8]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[16]_i_1__3_n_0 ,\rCounter_reg[16]_i_1__3_n_1 ,\rCounter_reg[16]_i_1__3_n_2 ,\rCounter_reg[16]_i_1__3_n_3 ,\rCounter_reg[16]_i_1__3_n_4 ,\rCounter_reg[16]_i_1__3_n_5 ,\rCounter_reg[16]_i_1__3_n_6 ,\rCounter_reg[16]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[16]_i_1__3_n_8 ,\rCounter_reg[16]_i_1__3_n_9 ,\rCounter_reg[16]_i_1__3_n_10 ,\rCounter_reg[16]_i_1__3_n_11 ,\rCounter_reg[16]_i_1__3_n_12 ,\rCounter_reg[16]_i_1__3_n_13 ,\rCounter_reg[16]_i_1__3_n_14 ,\rCounter_reg[16]_i_1__3_n_15 }),
        .S(rCounter_reg[23:16]));
  FDRE \rCounter_reg[17] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__3_n_14 ),
        .Q(rCounter_reg[17]),
        .R(rCounter0));
  FDRE \rCounter_reg[18] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__3_n_13 ),
        .Q(rCounter_reg[18]),
        .R(rCounter0));
  FDRE \rCounter_reg[19] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__3_n_12 ),
        .Q(rCounter_reg[19]),
        .R(rCounter0));
  FDRE \rCounter_reg[1] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__1_n_14 ),
        .Q(rCounter_reg[1]),
        .R(rCounter0));
  FDRE \rCounter_reg[20] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__3_n_11 ),
        .Q(rCounter_reg[20]),
        .R(rCounter0));
  FDRE \rCounter_reg[21] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__3_n_10 ),
        .Q(rCounter_reg[21]),
        .R(rCounter0));
  FDRE \rCounter_reg[22] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__3_n_9 ),
        .Q(rCounter_reg[22]),
        .R(rCounter0));
  FDRE \rCounter_reg[23] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__3_n_8 ),
        .Q(rCounter_reg[23]),
        .R(rCounter0));
  FDRE \rCounter_reg[24] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__3_n_15 ),
        .Q(rCounter_reg[24]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[24]_i_1__3 
       (.CI(\rCounter_reg[16]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCounter_reg[24]_i_1__3_CO_UNCONNECTED [7],\rCounter_reg[24]_i_1__3_n_1 ,\rCounter_reg[24]_i_1__3_n_2 ,\rCounter_reg[24]_i_1__3_n_3 ,\rCounter_reg[24]_i_1__3_n_4 ,\rCounter_reg[24]_i_1__3_n_5 ,\rCounter_reg[24]_i_1__3_n_6 ,\rCounter_reg[24]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[24]_i_1__3_n_8 ,\rCounter_reg[24]_i_1__3_n_9 ,\rCounter_reg[24]_i_1__3_n_10 ,\rCounter_reg[24]_i_1__3_n_11 ,\rCounter_reg[24]_i_1__3_n_12 ,\rCounter_reg[24]_i_1__3_n_13 ,\rCounter_reg[24]_i_1__3_n_14 ,\rCounter_reg[24]_i_1__3_n_15 }),
        .S(rCounter_reg[31:24]));
  FDRE \rCounter_reg[25] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__3_n_14 ),
        .Q(rCounter_reg[25]),
        .R(rCounter0));
  FDRE \rCounter_reg[26] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__3_n_13 ),
        .Q(rCounter_reg[26]),
        .R(rCounter0));
  FDRE \rCounter_reg[27] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__3_n_12 ),
        .Q(rCounter_reg[27]),
        .R(rCounter0));
  FDRE \rCounter_reg[28] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__3_n_11 ),
        .Q(rCounter_reg[28]),
        .R(rCounter0));
  FDRE \rCounter_reg[29] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__3_n_10 ),
        .Q(rCounter_reg[29]),
        .R(rCounter0));
  FDRE \rCounter_reg[2] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__1_n_13 ),
        .Q(rCounter_reg[2]),
        .R(rCounter0));
  FDRE \rCounter_reg[30] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__3_n_9 ),
        .Q(rCounter_reg[30]),
        .R(rCounter0));
  FDRE \rCounter_reg[31] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__3_n_8 ),
        .Q(rCounter_reg[31]),
        .R(rCounter0));
  FDRE \rCounter_reg[3] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__1_n_12 ),
        .Q(rCounter_reg[3]),
        .R(rCounter0));
  FDRE \rCounter_reg[4] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__1_n_11 ),
        .Q(rCounter_reg[4]),
        .R(rCounter0));
  FDRE \rCounter_reg[5] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__1_n_10 ),
        .Q(rCounter_reg[5]),
        .R(rCounter0));
  FDRE \rCounter_reg[6] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__1_n_9 ),
        .Q(rCounter_reg[6]),
        .R(rCounter0));
  FDRE \rCounter_reg[7] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__1_n_8 ),
        .Q(rCounter_reg[7]),
        .R(rCounter0));
  FDRE \rCounter_reg[8] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__3_n_15 ),
        .Q(rCounter_reg[8]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[8]_i_1__3 
       (.CI(\rCounter_reg[0]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[8]_i_1__3_n_0 ,\rCounter_reg[8]_i_1__3_n_1 ,\rCounter_reg[8]_i_1__3_n_2 ,\rCounter_reg[8]_i_1__3_n_3 ,\rCounter_reg[8]_i_1__3_n_4 ,\rCounter_reg[8]_i_1__3_n_5 ,\rCounter_reg[8]_i_1__3_n_6 ,\rCounter_reg[8]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[8]_i_1__3_n_8 ,\rCounter_reg[8]_i_1__3_n_9 ,\rCounter_reg[8]_i_1__3_n_10 ,\rCounter_reg[8]_i_1__3_n_11 ,\rCounter_reg[8]_i_1__3_n_12 ,\rCounter_reg[8]_i_1__3_n_13 ,\rCounter_reg[8]_i_1__3_n_14 ,\rCounter_reg[8]_i_1__3_n_15 }),
        .S(rCounter_reg[15:8]));
  FDRE \rCounter_reg[9] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__3_n_14 ),
        .Q(rCounter_reg[9]),
        .R(rCounter0));
  FDRE \rPeriod_reg[0] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(iReset));
  FDRE \rPeriod_reg[10] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(iReset));
  FDRE \rPeriod_reg[11] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(iReset));
  FDRE \rPeriod_reg[12] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(iReset));
  FDSE \rPeriod_reg[13] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .S(iReset));
  FDSE \rPeriod_reg[14] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .S(iReset));
  FDSE \rPeriod_reg[15] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[15]),
        .Q(Q[15]),
        .S(iReset));
  FDSE \rPeriod_reg[16] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[16]),
        .Q(Q[16]),
        .S(iReset));
  FDRE \rPeriod_reg[17] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(iReset));
  FDSE \rPeriod_reg[18] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[18]),
        .Q(Q[18]),
        .S(iReset));
  FDRE \rPeriod_reg[19] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(iReset));
  FDRE \rPeriod_reg[1] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(iReset));
  FDSE \rPeriod_reg[20] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[20]),
        .Q(Q[20]),
        .S(iReset));
  FDSE \rPeriod_reg[21] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[21]),
        .Q(Q[21]),
        .S(iReset));
  FDSE \rPeriod_reg[22] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[22]),
        .Q(Q[22]),
        .S(iReset));
  FDSE \rPeriod_reg[23] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[23]),
        .Q(Q[23]),
        .S(iReset));
  FDSE \rPeriod_reg[24] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[24]),
        .Q(Q[24]),
        .S(iReset));
  FDRE \rPeriod_reg[25] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(iReset));
  FDSE \rPeriod_reg[26] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[26]),
        .Q(Q[26]),
        .S(iReset));
  FDRE \rPeriod_reg[27] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(iReset));
  FDRE \rPeriod_reg[28] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[28]),
        .Q(Q[28]),
        .R(iReset));
  FDRE \rPeriod_reg[29] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[29]),
        .Q(Q[29]),
        .R(iReset));
  FDRE \rPeriod_reg[2] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(iReset));
  FDRE \rPeriod_reg[30] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[30]),
        .Q(Q[30]),
        .R(iReset));
  FDRE \rPeriod_reg[31] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[31]),
        .Q(Q[31]),
        .R(iReset));
  FDRE \rPeriod_reg[3] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(iReset));
  FDRE \rPeriod_reg[4] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(iReset));
  FDRE \rPeriod_reg[5] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(iReset));
  FDRE \rPeriod_reg[6] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(iReset));
  FDRE \rPeriod_reg[7] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(iReset));
  FDSE \rPeriod_reg[8] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .S(iReset));
  FDRE \rPeriod_reg[9] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(iReset));
  LUT4 #(
    .INIT(16'h0004)) 
    \rSampledCount[31]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .O(rSampledCount));
  FDRE \rSampledCount_reg[0] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[0]),
        .Q(\rSampledCount_reg[31]_0 [0]),
        .R(iReset));
  FDRE \rSampledCount_reg[10] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[10]),
        .Q(\rSampledCount_reg[31]_0 [10]),
        .R(iReset));
  FDRE \rSampledCount_reg[11] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[11]),
        .Q(\rSampledCount_reg[31]_0 [11]),
        .R(iReset));
  FDRE \rSampledCount_reg[12] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[12]),
        .Q(\rSampledCount_reg[31]_0 [12]),
        .R(iReset));
  FDRE \rSampledCount_reg[13] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[13]),
        .Q(\rSampledCount_reg[31]_0 [13]),
        .R(iReset));
  FDRE \rSampledCount_reg[14] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[14]),
        .Q(\rSampledCount_reg[31]_0 [14]),
        .R(iReset));
  FDRE \rSampledCount_reg[15] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[15]),
        .Q(\rSampledCount_reg[31]_0 [15]),
        .R(iReset));
  FDRE \rSampledCount_reg[16] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[16]),
        .Q(\rSampledCount_reg[31]_0 [16]),
        .R(iReset));
  FDRE \rSampledCount_reg[17] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[17]),
        .Q(\rSampledCount_reg[31]_0 [17]),
        .R(iReset));
  FDRE \rSampledCount_reg[18] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[18]),
        .Q(\rSampledCount_reg[31]_0 [18]),
        .R(iReset));
  FDRE \rSampledCount_reg[19] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[19]),
        .Q(\rSampledCount_reg[31]_0 [19]),
        .R(iReset));
  FDRE \rSampledCount_reg[1] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[1]),
        .Q(\rSampledCount_reg[31]_0 [1]),
        .R(iReset));
  FDRE \rSampledCount_reg[20] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[20]),
        .Q(\rSampledCount_reg[31]_0 [20]),
        .R(iReset));
  FDRE \rSampledCount_reg[21] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[21]),
        .Q(\rSampledCount_reg[31]_0 [21]),
        .R(iReset));
  FDRE \rSampledCount_reg[22] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[22]),
        .Q(\rSampledCount_reg[31]_0 [22]),
        .R(iReset));
  FDRE \rSampledCount_reg[23] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[23]),
        .Q(\rSampledCount_reg[31]_0 [23]),
        .R(iReset));
  FDRE \rSampledCount_reg[24] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[24]),
        .Q(\rSampledCount_reg[31]_0 [24]),
        .R(iReset));
  FDRE \rSampledCount_reg[25] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[25]),
        .Q(\rSampledCount_reg[31]_0 [25]),
        .R(iReset));
  FDRE \rSampledCount_reg[26] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[26]),
        .Q(\rSampledCount_reg[31]_0 [26]),
        .R(iReset));
  FDRE \rSampledCount_reg[27] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[27]),
        .Q(\rSampledCount_reg[31]_0 [27]),
        .R(iReset));
  FDRE \rSampledCount_reg[28] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[28]),
        .Q(\rSampledCount_reg[31]_0 [28]),
        .R(iReset));
  FDRE \rSampledCount_reg[29] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[29]),
        .Q(\rSampledCount_reg[31]_0 [29]),
        .R(iReset));
  FDRE \rSampledCount_reg[2] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[2]),
        .Q(\rSampledCount_reg[31]_0 [2]),
        .R(iReset));
  FDRE \rSampledCount_reg[30] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[30]),
        .Q(\rSampledCount_reg[31]_0 [30]),
        .R(iReset));
  FDRE \rSampledCount_reg[31] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[31]),
        .Q(\rSampledCount_reg[31]_0 [31]),
        .R(iReset));
  FDRE \rSampledCount_reg[3] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[3]),
        .Q(\rSampledCount_reg[31]_0 [3]),
        .R(iReset));
  FDRE \rSampledCount_reg[4] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[4]),
        .Q(\rSampledCount_reg[31]_0 [4]),
        .R(iReset));
  FDRE \rSampledCount_reg[5] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[5]),
        .Q(\rSampledCount_reg[31]_0 [5]),
        .R(iReset));
  FDRE \rSampledCount_reg[6] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[6]),
        .Q(\rSampledCount_reg[31]_0 [6]),
        .R(iReset));
  FDRE \rSampledCount_reg[7] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[7]),
        .Q(\rSampledCount_reg[31]_0 [7]),
        .R(iReset));
  FDRE \rSampledCount_reg[8] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[8]),
        .Q(\rSampledCount_reg[31]_0 [8]),
        .R(iReset));
  FDRE \rSampledCount_reg[9] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[9]),
        .Q(\rSampledCount_reg[31]_0 [9]),
        .R(iReset));
  CARRY8 rTimeCount0_carry
       (.CI(\rTimeCount_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry_n_0,rTimeCount0_carry_n_1,rTimeCount0_carry_n_2,rTimeCount0_carry_n_3,rTimeCount0_carry_n_4,rTimeCount0_carry_n_5,rTimeCount0_carry_n_6,rTimeCount0_carry_n_7}),
        .DI({\rTimeCount_reg_n_0_[8] ,\rTimeCount_reg_n_0_[7] ,\rTimeCount_reg_n_0_[6] ,\rTimeCount_reg_n_0_[5] ,\rTimeCount_reg_n_0_[4] ,\rTimeCount_reg_n_0_[3] ,\rTimeCount_reg_n_0_[2] ,\rTimeCount_reg_n_0_[1] }),
        .O({rTimeCount0_carry_n_8,rTimeCount0_carry_n_9,rTimeCount0_carry_n_10,rTimeCount0_carry_n_11,rTimeCount0_carry_n_12,rTimeCount0_carry_n_13,rTimeCount0_carry_n_14,rTimeCount0_carry_n_15}),
        .S({rTimeCount0_carry_i_1__3_n_0,rTimeCount0_carry_i_2__3_n_0,rTimeCount0_carry_i_3__3_n_0,rTimeCount0_carry_i_4__3_n_0,rTimeCount0_carry_i_5__3_n_0,rTimeCount0_carry_i_6__3_n_0,rTimeCount0_carry_i_7__3_n_0,rTimeCount0_carry_i_8__3_n_0}));
  CARRY8 rTimeCount0_carry__0
       (.CI(rTimeCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__0_n_0,rTimeCount0_carry__0_n_1,rTimeCount0_carry__0_n_2,rTimeCount0_carry__0_n_3,rTimeCount0_carry__0_n_4,rTimeCount0_carry__0_n_5,rTimeCount0_carry__0_n_6,rTimeCount0_carry__0_n_7}),
        .DI({\rTimeCount_reg_n_0_[16] ,\rTimeCount_reg_n_0_[15] ,\rTimeCount_reg_n_0_[14] ,\rTimeCount_reg_n_0_[13] ,\rTimeCount_reg_n_0_[12] ,\rTimeCount_reg_n_0_[11] ,\rTimeCount_reg_n_0_[10] ,\rTimeCount_reg_n_0_[9] }),
        .O({rTimeCount0_carry__0_n_8,rTimeCount0_carry__0_n_9,rTimeCount0_carry__0_n_10,rTimeCount0_carry__0_n_11,rTimeCount0_carry__0_n_12,rTimeCount0_carry__0_n_13,rTimeCount0_carry__0_n_14,rTimeCount0_carry__0_n_15}),
        .S({rTimeCount0_carry__0_i_1__3_n_0,rTimeCount0_carry__0_i_2__3_n_0,rTimeCount0_carry__0_i_3__3_n_0,rTimeCount0_carry__0_i_4__3_n_0,rTimeCount0_carry__0_i_5__3_n_0,rTimeCount0_carry__0_i_6__3_n_0,rTimeCount0_carry__0_i_7__3_n_0,rTimeCount0_carry__0_i_8__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_1__3
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .O(rTimeCount0_carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_2__3
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .O(rTimeCount0_carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_3__3
       (.I0(\rTimeCount_reg_n_0_[14] ),
        .O(rTimeCount0_carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_4__3
       (.I0(\rTimeCount_reg_n_0_[13] ),
        .O(rTimeCount0_carry__0_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_5__3
       (.I0(\rTimeCount_reg_n_0_[12] ),
        .O(rTimeCount0_carry__0_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_6__3
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .O(rTimeCount0_carry__0_i_6__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_7__3
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .O(rTimeCount0_carry__0_i_7__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_8__3
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .O(rTimeCount0_carry__0_i_8__3_n_0));
  CARRY8 rTimeCount0_carry__1
       (.CI(rTimeCount0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__1_n_0,rTimeCount0_carry__1_n_1,rTimeCount0_carry__1_n_2,rTimeCount0_carry__1_n_3,rTimeCount0_carry__1_n_4,rTimeCount0_carry__1_n_5,rTimeCount0_carry__1_n_6,rTimeCount0_carry__1_n_7}),
        .DI({\rTimeCount_reg_n_0_[24] ,\rTimeCount_reg_n_0_[23] ,\rTimeCount_reg_n_0_[22] ,\rTimeCount_reg_n_0_[21] ,\rTimeCount_reg_n_0_[20] ,\rTimeCount_reg_n_0_[19] ,\rTimeCount_reg_n_0_[18] ,\rTimeCount_reg_n_0_[17] }),
        .O({rTimeCount0_carry__1_n_8,rTimeCount0_carry__1_n_9,rTimeCount0_carry__1_n_10,rTimeCount0_carry__1_n_11,rTimeCount0_carry__1_n_12,rTimeCount0_carry__1_n_13,rTimeCount0_carry__1_n_14,rTimeCount0_carry__1_n_15}),
        .S({rTimeCount0_carry__1_i_1__3_n_0,rTimeCount0_carry__1_i_2__3_n_0,rTimeCount0_carry__1_i_3__3_n_0,rTimeCount0_carry__1_i_4__3_n_0,rTimeCount0_carry__1_i_5__3_n_0,rTimeCount0_carry__1_i_6__3_n_0,rTimeCount0_carry__1_i_7__3_n_0,rTimeCount0_carry__1_i_8__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_1__3
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .O(rTimeCount0_carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_2__3
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .O(rTimeCount0_carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_3__3
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .O(rTimeCount0_carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_4__3
       (.I0(\rTimeCount_reg_n_0_[21] ),
        .O(rTimeCount0_carry__1_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_5__3
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .O(rTimeCount0_carry__1_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_6__3
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .O(rTimeCount0_carry__1_i_6__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_7__3
       (.I0(\rTimeCount_reg_n_0_[18] ),
        .O(rTimeCount0_carry__1_i_7__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_8__3
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .O(rTimeCount0_carry__1_i_8__3_n_0));
  CARRY8 rTimeCount0_carry__2
       (.CI(rTimeCount0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rTimeCount0_carry__2_CO_UNCONNECTED[7:6],rTimeCount0_carry__2_n_2,rTimeCount0_carry__2_n_3,rTimeCount0_carry__2_n_4,rTimeCount0_carry__2_n_5,rTimeCount0_carry__2_n_6,rTimeCount0_carry__2_n_7}),
        .DI({1'b0,1'b0,\rTimeCount_reg_n_0_[30] ,\rTimeCount_reg_n_0_[29] ,\rTimeCount_reg_n_0_[28] ,\rTimeCount_reg_n_0_[27] ,\rTimeCount_reg_n_0_[26] ,\rTimeCount_reg_n_0_[25] }),
        .O({NLW_rTimeCount0_carry__2_O_UNCONNECTED[7],rTimeCount0_carry__2_n_9,rTimeCount0_carry__2_n_10,rTimeCount0_carry__2_n_11,rTimeCount0_carry__2_n_12,rTimeCount0_carry__2_n_13,rTimeCount0_carry__2_n_14,rTimeCount0_carry__2_n_15}),
        .S({1'b0,rTimeCount0_carry__2_i_1__3_n_0,rTimeCount0_carry__2_i_2__3_n_0,rTimeCount0_carry__2_i_3__3_n_0,rTimeCount0_carry__2_i_4__3_n_0,rTimeCount0_carry__2_i_5__3_n_0,rTimeCount0_carry__2_i_6__3_n_0,rTimeCount0_carry__2_i_7__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_1__3
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .O(rTimeCount0_carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_2__3
       (.I0(\rTimeCount_reg_n_0_[30] ),
        .O(rTimeCount0_carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_3__3
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .O(rTimeCount0_carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_4__3
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .O(rTimeCount0_carry__2_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_5__3
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .O(rTimeCount0_carry__2_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_6__3
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .O(rTimeCount0_carry__2_i_6__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_7__3
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .O(rTimeCount0_carry__2_i_7__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_1__3
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .O(rTimeCount0_carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_2__3
       (.I0(\rTimeCount_reg_n_0_[7] ),
        .O(rTimeCount0_carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_3__3
       (.I0(\rTimeCount_reg_n_0_[6] ),
        .O(rTimeCount0_carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_4__3
       (.I0(\rTimeCount_reg_n_0_[5] ),
        .O(rTimeCount0_carry_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_5__3
       (.I0(\rTimeCount_reg_n_0_[4] ),
        .O(rTimeCount0_carry_i_5__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_6__3
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .O(rTimeCount0_carry_i_6__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_7__3
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .O(rTimeCount0_carry_i_7__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_8__3
       (.I0(\rTimeCount_reg_n_0_[1] ),
        .O(rTimeCount0_carry_i_8__3_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
    \rTimeCount[0]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[0]),
        .I5(\rTimeCount_reg_n_0_[0] ),
        .O(rTimeCount[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[10]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[10]),
        .I5(rTimeCount0_carry__0_n_14),
        .O(rTimeCount[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[11]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[11]),
        .I5(rTimeCount0_carry__0_n_13),
        .O(rTimeCount[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[12]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[12]),
        .I5(rTimeCount0_carry__0_n_12),
        .O(rTimeCount[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[13]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[13]),
        .I5(rTimeCount0_carry__0_n_11),
        .O(rTimeCount[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[14]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[14]),
        .I5(rTimeCount0_carry__0_n_10),
        .O(rTimeCount[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[15]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[15]),
        .I5(rTimeCount0_carry__0_n_9),
        .O(rTimeCount[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[16]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[16]),
        .I5(rTimeCount0_carry__0_n_8),
        .O(rTimeCount[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[17]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[17]),
        .I5(rTimeCount0_carry__1_n_15),
        .O(rTimeCount[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[18]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[18]),
        .I5(rTimeCount0_carry__1_n_14),
        .O(rTimeCount[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[19]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[19]),
        .I5(rTimeCount0_carry__1_n_13),
        .O(rTimeCount[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[1]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[1]),
        .I5(rTimeCount0_carry_n_15),
        .O(rTimeCount[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[20]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[20]),
        .I5(rTimeCount0_carry__1_n_12),
        .O(rTimeCount[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[21]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[21]),
        .I5(rTimeCount0_carry__1_n_11),
        .O(rTimeCount[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[22]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[22]),
        .I5(rTimeCount0_carry__1_n_10),
        .O(rTimeCount[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[23]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[23]),
        .I5(rTimeCount0_carry__1_n_9),
        .O(rTimeCount[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[24]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[24]),
        .I5(rTimeCount0_carry__1_n_8),
        .O(rTimeCount[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[25]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[25]),
        .I5(rTimeCount0_carry__2_n_15),
        .O(rTimeCount[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[26]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[26]),
        .I5(rTimeCount0_carry__2_n_14),
        .O(rTimeCount[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[27]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[27]),
        .I5(rTimeCount0_carry__2_n_13),
        .O(rTimeCount[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[28]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[28]),
        .I5(rTimeCount0_carry__2_n_12),
        .O(rTimeCount[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[29]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[29]),
        .I5(rTimeCount0_carry__2_n_11),
        .O(rTimeCount[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[2]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[2]),
        .I5(rTimeCount0_carry_n_14),
        .O(rTimeCount[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[30]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[30]),
        .I5(rTimeCount0_carry__2_n_10),
        .O(rTimeCount[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[31]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[31]),
        .I5(rTimeCount0_carry__2_n_9),
        .O(rTimeCount[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_2__3 
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .I1(\rTimeCount_reg_n_0_[22] ),
        .I2(\rTimeCount_reg_n_0_[12] ),
        .I3(\rTimeCount_reg_n_0_[2] ),
        .I4(\rTimeCount[31]_i_6__3_n_0 ),
        .O(\rTimeCount[31]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rTimeCount[31]_i_3__3 
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .I1(\rTimeCount_reg_n_0_[5] ),
        .I2(\rTimeCount_reg_n_0_[7] ),
        .I3(\rTimeCount_reg_n_0_[10] ),
        .I4(\rTimeCount[31]_i_7__3_n_0 ),
        .O(\rTimeCount[31]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_4__3 
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .I1(\rTimeCount_reg_n_0_[11] ),
        .I2(\rTimeCount_reg_n_0_[6] ),
        .I3(\rTimeCount_reg_n_0_[4] ),
        .I4(\rTimeCount[31]_i_8__3_n_0 ),
        .O(\rTimeCount[31]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_5__3 
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .I1(\rTimeCount_reg_n_0_[9] ),
        .I2(\rTimeCount_reg_n_0_[23] ),
        .I3(\rTimeCount_reg_n_0_[21] ),
        .I4(\rTimeCount[31]_i_9__3_n_0 ),
        .O(\rTimeCount[31]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_6__3 
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .I1(\rTimeCount_reg_n_0_[1] ),
        .I2(\rTimeCount_reg_n_0_[31] ),
        .I3(\rTimeCount_reg_n_0_[17] ),
        .O(\rTimeCount[31]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_7__3 
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .I1(\rTimeCount_reg_n_0_[27] ),
        .I2(\rTimeCount_reg_n_0_[19] ),
        .I3(\rTimeCount_reg_n_0_[0] ),
        .O(\rTimeCount[31]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_8__3 
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .I1(\rTimeCount_reg_n_0_[14] ),
        .I2(\rTimeCount_reg_n_0_[30] ),
        .I3(\rTimeCount_reg_n_0_[18] ),
        .O(\rTimeCount[31]_i_8__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_9__3 
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .I1(\rTimeCount_reg_n_0_[3] ),
        .I2(\rTimeCount_reg_n_0_[13] ),
        .I3(\rTimeCount_reg_n_0_[29] ),
        .O(\rTimeCount[31]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[3]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[3]),
        .I5(rTimeCount0_carry_n_13),
        .O(rTimeCount[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[4]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[4]),
        .I5(rTimeCount0_carry_n_12),
        .O(rTimeCount[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[5]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[5]),
        .I5(rTimeCount0_carry_n_11),
        .O(rTimeCount[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[6]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[6]),
        .I5(rTimeCount0_carry_n_10),
        .O(rTimeCount[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[7]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[7]),
        .I5(rTimeCount0_carry_n_9),
        .O(rTimeCount[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[8]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[8]),
        .I5(rTimeCount0_carry_n_8),
        .O(rTimeCount[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[9]_i_1__3 
       (.I0(\rTimeCount[31]_i_2__3_n_0 ),
        .I1(\rTimeCount[31]_i_3__3_n_0 ),
        .I2(\rTimeCount[31]_i_4__3_n_0 ),
        .I3(\rTimeCount[31]_i_5__3_n_0 ),
        .I4(Q[9]),
        .I5(rTimeCount0_carry__0_n_15),
        .O(rTimeCount[9]));
  FDRE \rTimeCount_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[0]),
        .Q(\rTimeCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rTimeCount_reg[10] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[10]),
        .Q(\rTimeCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rTimeCount_reg[11] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[11]),
        .Q(\rTimeCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rTimeCount_reg[12] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[12]),
        .Q(\rTimeCount_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rTimeCount_reg[13] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[13]),
        .Q(\rTimeCount_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rTimeCount_reg[14] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[14]),
        .Q(\rTimeCount_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rTimeCount_reg[15] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[15]),
        .Q(\rTimeCount_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rTimeCount_reg[16] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[16]),
        .Q(\rTimeCount_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rTimeCount_reg[17] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[17]),
        .Q(\rTimeCount_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rTimeCount_reg[18] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[18]),
        .Q(\rTimeCount_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rTimeCount_reg[19] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[19]),
        .Q(\rTimeCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rTimeCount_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[1]),
        .Q(\rTimeCount_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rTimeCount_reg[20] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[20]),
        .Q(\rTimeCount_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rTimeCount_reg[21] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[21]),
        .Q(\rTimeCount_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rTimeCount_reg[22] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[22]),
        .Q(\rTimeCount_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rTimeCount_reg[23] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[23]),
        .Q(\rTimeCount_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rTimeCount_reg[24] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[24]),
        .Q(\rTimeCount_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rTimeCount_reg[25] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[25]),
        .Q(\rTimeCount_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rTimeCount_reg[26] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[26]),
        .Q(\rTimeCount_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rTimeCount_reg[27] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[27]),
        .Q(\rTimeCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rTimeCount_reg[28] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[28]),
        .Q(\rTimeCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rTimeCount_reg[29] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[29]),
        .Q(\rTimeCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rTimeCount_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[2]),
        .Q(\rTimeCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rTimeCount_reg[30] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[30]),
        .Q(\rTimeCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rTimeCount_reg[31] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[31]),
        .Q(\rTimeCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rTimeCount_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[3]),
        .Q(\rTimeCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rTimeCount_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[4]),
        .Q(\rTimeCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rTimeCount_reg[5] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[5]),
        .Q(\rTimeCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rTimeCount_reg[6] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[6]),
        .Q(\rTimeCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rTimeCount_reg[7] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[7]),
        .Q(\rTimeCount_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rTimeCount_reg[8] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[8]),
        .Q(\rTimeCount_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rTimeCount_reg[9] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[9]),
        .Q(\rTimeCount_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "ExtTimeCounter" *) 
module sys_top_t4nfc_hlper_0_0_ExtTimeCounter_11
   (Q,
    \rSampledCount_reg[31]_0 ,
    iCMDReady,
    iClock,
    iReset,
    \rPeriod_reg[31]_0 ,
    D);
  output [31:0]Q;
  output [31:0]\rSampledCount_reg[31]_0 ;
  input iCMDReady;
  input iClock;
  input iReset;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]Q;
  wire [31:1]data1;
  wire iCMDReady;
  wire iClock;
  wire iReset;
  wire rCounter0;
  wire \rCounter[0]_i_3_n_0 ;
  wire [31:0]rCounter_reg;
  wire \rCounter_reg[0]_i_2_n_0 ;
  wire \rCounter_reg[0]_i_2_n_1 ;
  wire \rCounter_reg[0]_i_2_n_10 ;
  wire \rCounter_reg[0]_i_2_n_11 ;
  wire \rCounter_reg[0]_i_2_n_12 ;
  wire \rCounter_reg[0]_i_2_n_13 ;
  wire \rCounter_reg[0]_i_2_n_14 ;
  wire \rCounter_reg[0]_i_2_n_15 ;
  wire \rCounter_reg[0]_i_2_n_2 ;
  wire \rCounter_reg[0]_i_2_n_3 ;
  wire \rCounter_reg[0]_i_2_n_4 ;
  wire \rCounter_reg[0]_i_2_n_5 ;
  wire \rCounter_reg[0]_i_2_n_6 ;
  wire \rCounter_reg[0]_i_2_n_7 ;
  wire \rCounter_reg[0]_i_2_n_8 ;
  wire \rCounter_reg[0]_i_2_n_9 ;
  wire \rCounter_reg[16]_i_1_n_0 ;
  wire \rCounter_reg[16]_i_1_n_1 ;
  wire \rCounter_reg[16]_i_1_n_10 ;
  wire \rCounter_reg[16]_i_1_n_11 ;
  wire \rCounter_reg[16]_i_1_n_12 ;
  wire \rCounter_reg[16]_i_1_n_13 ;
  wire \rCounter_reg[16]_i_1_n_14 ;
  wire \rCounter_reg[16]_i_1_n_15 ;
  wire \rCounter_reg[16]_i_1_n_2 ;
  wire \rCounter_reg[16]_i_1_n_3 ;
  wire \rCounter_reg[16]_i_1_n_4 ;
  wire \rCounter_reg[16]_i_1_n_5 ;
  wire \rCounter_reg[16]_i_1_n_6 ;
  wire \rCounter_reg[16]_i_1_n_7 ;
  wire \rCounter_reg[16]_i_1_n_8 ;
  wire \rCounter_reg[16]_i_1_n_9 ;
  wire \rCounter_reg[24]_i_1_n_1 ;
  wire \rCounter_reg[24]_i_1_n_10 ;
  wire \rCounter_reg[24]_i_1_n_11 ;
  wire \rCounter_reg[24]_i_1_n_12 ;
  wire \rCounter_reg[24]_i_1_n_13 ;
  wire \rCounter_reg[24]_i_1_n_14 ;
  wire \rCounter_reg[24]_i_1_n_15 ;
  wire \rCounter_reg[24]_i_1_n_2 ;
  wire \rCounter_reg[24]_i_1_n_3 ;
  wire \rCounter_reg[24]_i_1_n_4 ;
  wire \rCounter_reg[24]_i_1_n_5 ;
  wire \rCounter_reg[24]_i_1_n_6 ;
  wire \rCounter_reg[24]_i_1_n_7 ;
  wire \rCounter_reg[24]_i_1_n_8 ;
  wire \rCounter_reg[24]_i_1_n_9 ;
  wire \rCounter_reg[8]_i_1_n_0 ;
  wire \rCounter_reg[8]_i_1_n_1 ;
  wire \rCounter_reg[8]_i_1_n_10 ;
  wire \rCounter_reg[8]_i_1_n_11 ;
  wire \rCounter_reg[8]_i_1_n_12 ;
  wire \rCounter_reg[8]_i_1_n_13 ;
  wire \rCounter_reg[8]_i_1_n_14 ;
  wire \rCounter_reg[8]_i_1_n_15 ;
  wire \rCounter_reg[8]_i_1_n_2 ;
  wire \rCounter_reg[8]_i_1_n_3 ;
  wire \rCounter_reg[8]_i_1_n_4 ;
  wire \rCounter_reg[8]_i_1_n_5 ;
  wire \rCounter_reg[8]_i_1_n_6 ;
  wire \rCounter_reg[8]_i_1_n_7 ;
  wire \rCounter_reg[8]_i_1_n_8 ;
  wire \rCounter_reg[8]_i_1_n_9 ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire rSampledCount;
  wire [31:0]\rSampledCount_reg[31]_0 ;
  wire [31:0]rTimeCount;
  wire rTimeCount0_carry__0_i_1_n_0;
  wire rTimeCount0_carry__0_i_2_n_0;
  wire rTimeCount0_carry__0_i_3_n_0;
  wire rTimeCount0_carry__0_i_4_n_0;
  wire rTimeCount0_carry__0_i_5_n_0;
  wire rTimeCount0_carry__0_i_6_n_0;
  wire rTimeCount0_carry__0_i_7_n_0;
  wire rTimeCount0_carry__0_i_8_n_0;
  wire rTimeCount0_carry__0_n_0;
  wire rTimeCount0_carry__0_n_1;
  wire rTimeCount0_carry__0_n_2;
  wire rTimeCount0_carry__0_n_3;
  wire rTimeCount0_carry__0_n_4;
  wire rTimeCount0_carry__0_n_5;
  wire rTimeCount0_carry__0_n_6;
  wire rTimeCount0_carry__0_n_7;
  wire rTimeCount0_carry__1_i_1_n_0;
  wire rTimeCount0_carry__1_i_2_n_0;
  wire rTimeCount0_carry__1_i_3_n_0;
  wire rTimeCount0_carry__1_i_4_n_0;
  wire rTimeCount0_carry__1_i_5_n_0;
  wire rTimeCount0_carry__1_i_6_n_0;
  wire rTimeCount0_carry__1_i_7_n_0;
  wire rTimeCount0_carry__1_i_8_n_0;
  wire rTimeCount0_carry__1_n_0;
  wire rTimeCount0_carry__1_n_1;
  wire rTimeCount0_carry__1_n_2;
  wire rTimeCount0_carry__1_n_3;
  wire rTimeCount0_carry__1_n_4;
  wire rTimeCount0_carry__1_n_5;
  wire rTimeCount0_carry__1_n_6;
  wire rTimeCount0_carry__1_n_7;
  wire rTimeCount0_carry__2_i_1_n_0;
  wire rTimeCount0_carry__2_i_2_n_0;
  wire rTimeCount0_carry__2_i_3_n_0;
  wire rTimeCount0_carry__2_i_4_n_0;
  wire rTimeCount0_carry__2_i_5_n_0;
  wire rTimeCount0_carry__2_i_6_n_0;
  wire rTimeCount0_carry__2_i_7_n_0;
  wire rTimeCount0_carry__2_n_2;
  wire rTimeCount0_carry__2_n_3;
  wire rTimeCount0_carry__2_n_4;
  wire rTimeCount0_carry__2_n_5;
  wire rTimeCount0_carry__2_n_6;
  wire rTimeCount0_carry__2_n_7;
  wire rTimeCount0_carry_i_1_n_0;
  wire rTimeCount0_carry_i_2_n_0;
  wire rTimeCount0_carry_i_3_n_0;
  wire rTimeCount0_carry_i_4_n_0;
  wire rTimeCount0_carry_i_5_n_0;
  wire rTimeCount0_carry_i_6_n_0;
  wire rTimeCount0_carry_i_7_n_0;
  wire rTimeCount0_carry_i_8_n_0;
  wire rTimeCount0_carry_n_0;
  wire rTimeCount0_carry_n_1;
  wire rTimeCount0_carry_n_2;
  wire rTimeCount0_carry_n_3;
  wire rTimeCount0_carry_n_4;
  wire rTimeCount0_carry_n_5;
  wire rTimeCount0_carry_n_6;
  wire rTimeCount0_carry_n_7;
  wire \rTimeCount[31]_i_2_n_0 ;
  wire \rTimeCount[31]_i_3_n_0 ;
  wire \rTimeCount[31]_i_4_n_0 ;
  wire \rTimeCount[31]_i_5_n_0 ;
  wire \rTimeCount[31]_i_6_n_0 ;
  wire \rTimeCount[31]_i_7_n_0 ;
  wire \rTimeCount[31]_i_8_n_0 ;
  wire \rTimeCount[31]_i_9_n_0 ;
  wire \rTimeCount_reg_n_0_[0] ;
  wire \rTimeCount_reg_n_0_[10] ;
  wire \rTimeCount_reg_n_0_[11] ;
  wire \rTimeCount_reg_n_0_[12] ;
  wire \rTimeCount_reg_n_0_[13] ;
  wire \rTimeCount_reg_n_0_[14] ;
  wire \rTimeCount_reg_n_0_[15] ;
  wire \rTimeCount_reg_n_0_[16] ;
  wire \rTimeCount_reg_n_0_[17] ;
  wire \rTimeCount_reg_n_0_[18] ;
  wire \rTimeCount_reg_n_0_[19] ;
  wire \rTimeCount_reg_n_0_[1] ;
  wire \rTimeCount_reg_n_0_[20] ;
  wire \rTimeCount_reg_n_0_[21] ;
  wire \rTimeCount_reg_n_0_[22] ;
  wire \rTimeCount_reg_n_0_[23] ;
  wire \rTimeCount_reg_n_0_[24] ;
  wire \rTimeCount_reg_n_0_[25] ;
  wire \rTimeCount_reg_n_0_[26] ;
  wire \rTimeCount_reg_n_0_[27] ;
  wire \rTimeCount_reg_n_0_[28] ;
  wire \rTimeCount_reg_n_0_[29] ;
  wire \rTimeCount_reg_n_0_[2] ;
  wire \rTimeCount_reg_n_0_[30] ;
  wire \rTimeCount_reg_n_0_[31] ;
  wire \rTimeCount_reg_n_0_[3] ;
  wire \rTimeCount_reg_n_0_[4] ;
  wire \rTimeCount_reg_n_0_[5] ;
  wire \rTimeCount_reg_n_0_[6] ;
  wire \rTimeCount_reg_n_0_[7] ;
  wire \rTimeCount_reg_n_0_[8] ;
  wire \rTimeCount_reg_n_0_[9] ;
  wire [7:7]\NLW_rCounter_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:6]NLW_rTimeCount0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_rTimeCount0_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \rCounter[0]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(iReset),
        .O(rCounter0));
  LUT1 #(
    .INIT(2'h1)) 
    \rCounter[0]_i_3 
       (.I0(rCounter_reg[0]),
        .O(\rCounter[0]_i_3_n_0 ));
  FDRE \rCounter_reg[0] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[0]_i_2_n_15 ),
        .Q(rCounter_reg[0]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[0]_i_2_n_0 ,\rCounter_reg[0]_i_2_n_1 ,\rCounter_reg[0]_i_2_n_2 ,\rCounter_reg[0]_i_2_n_3 ,\rCounter_reg[0]_i_2_n_4 ,\rCounter_reg[0]_i_2_n_5 ,\rCounter_reg[0]_i_2_n_6 ,\rCounter_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\rCounter_reg[0]_i_2_n_8 ,\rCounter_reg[0]_i_2_n_9 ,\rCounter_reg[0]_i_2_n_10 ,\rCounter_reg[0]_i_2_n_11 ,\rCounter_reg[0]_i_2_n_12 ,\rCounter_reg[0]_i_2_n_13 ,\rCounter_reg[0]_i_2_n_14 ,\rCounter_reg[0]_i_2_n_15 }),
        .S({rCounter_reg[7:1],\rCounter[0]_i_3_n_0 }));
  FDRE \rCounter_reg[10] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[8]_i_1_n_13 ),
        .Q(rCounter_reg[10]),
        .R(rCounter0));
  FDRE \rCounter_reg[11] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[8]_i_1_n_12 ),
        .Q(rCounter_reg[11]),
        .R(rCounter0));
  FDRE \rCounter_reg[12] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[8]_i_1_n_11 ),
        .Q(rCounter_reg[12]),
        .R(rCounter0));
  FDRE \rCounter_reg[13] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[8]_i_1_n_10 ),
        .Q(rCounter_reg[13]),
        .R(rCounter0));
  FDRE \rCounter_reg[14] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[8]_i_1_n_9 ),
        .Q(rCounter_reg[14]),
        .R(rCounter0));
  FDRE \rCounter_reg[15] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[8]_i_1_n_8 ),
        .Q(rCounter_reg[15]),
        .R(rCounter0));
  FDRE \rCounter_reg[16] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[16]_i_1_n_15 ),
        .Q(rCounter_reg[16]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[16]_i_1 
       (.CI(\rCounter_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[16]_i_1_n_0 ,\rCounter_reg[16]_i_1_n_1 ,\rCounter_reg[16]_i_1_n_2 ,\rCounter_reg[16]_i_1_n_3 ,\rCounter_reg[16]_i_1_n_4 ,\rCounter_reg[16]_i_1_n_5 ,\rCounter_reg[16]_i_1_n_6 ,\rCounter_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[16]_i_1_n_8 ,\rCounter_reg[16]_i_1_n_9 ,\rCounter_reg[16]_i_1_n_10 ,\rCounter_reg[16]_i_1_n_11 ,\rCounter_reg[16]_i_1_n_12 ,\rCounter_reg[16]_i_1_n_13 ,\rCounter_reg[16]_i_1_n_14 ,\rCounter_reg[16]_i_1_n_15 }),
        .S(rCounter_reg[23:16]));
  FDRE \rCounter_reg[17] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[16]_i_1_n_14 ),
        .Q(rCounter_reg[17]),
        .R(rCounter0));
  FDRE \rCounter_reg[18] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[16]_i_1_n_13 ),
        .Q(rCounter_reg[18]),
        .R(rCounter0));
  FDRE \rCounter_reg[19] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[16]_i_1_n_12 ),
        .Q(rCounter_reg[19]),
        .R(rCounter0));
  FDRE \rCounter_reg[1] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[0]_i_2_n_14 ),
        .Q(rCounter_reg[1]),
        .R(rCounter0));
  FDRE \rCounter_reg[20] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[16]_i_1_n_11 ),
        .Q(rCounter_reg[20]),
        .R(rCounter0));
  FDRE \rCounter_reg[21] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[16]_i_1_n_10 ),
        .Q(rCounter_reg[21]),
        .R(rCounter0));
  FDRE \rCounter_reg[22] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[16]_i_1_n_9 ),
        .Q(rCounter_reg[22]),
        .R(rCounter0));
  FDRE \rCounter_reg[23] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[16]_i_1_n_8 ),
        .Q(rCounter_reg[23]),
        .R(rCounter0));
  FDRE \rCounter_reg[24] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[24]_i_1_n_15 ),
        .Q(rCounter_reg[24]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[24]_i_1 
       (.CI(\rCounter_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCounter_reg[24]_i_1_CO_UNCONNECTED [7],\rCounter_reg[24]_i_1_n_1 ,\rCounter_reg[24]_i_1_n_2 ,\rCounter_reg[24]_i_1_n_3 ,\rCounter_reg[24]_i_1_n_4 ,\rCounter_reg[24]_i_1_n_5 ,\rCounter_reg[24]_i_1_n_6 ,\rCounter_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[24]_i_1_n_8 ,\rCounter_reg[24]_i_1_n_9 ,\rCounter_reg[24]_i_1_n_10 ,\rCounter_reg[24]_i_1_n_11 ,\rCounter_reg[24]_i_1_n_12 ,\rCounter_reg[24]_i_1_n_13 ,\rCounter_reg[24]_i_1_n_14 ,\rCounter_reg[24]_i_1_n_15 }),
        .S(rCounter_reg[31:24]));
  FDRE \rCounter_reg[25] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[24]_i_1_n_14 ),
        .Q(rCounter_reg[25]),
        .R(rCounter0));
  FDRE \rCounter_reg[26] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[24]_i_1_n_13 ),
        .Q(rCounter_reg[26]),
        .R(rCounter0));
  FDRE \rCounter_reg[27] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[24]_i_1_n_12 ),
        .Q(rCounter_reg[27]),
        .R(rCounter0));
  FDRE \rCounter_reg[28] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[24]_i_1_n_11 ),
        .Q(rCounter_reg[28]),
        .R(rCounter0));
  FDRE \rCounter_reg[29] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[24]_i_1_n_10 ),
        .Q(rCounter_reg[29]),
        .R(rCounter0));
  FDRE \rCounter_reg[2] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[0]_i_2_n_13 ),
        .Q(rCounter_reg[2]),
        .R(rCounter0));
  FDRE \rCounter_reg[30] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[24]_i_1_n_9 ),
        .Q(rCounter_reg[30]),
        .R(rCounter0));
  FDRE \rCounter_reg[31] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[24]_i_1_n_8 ),
        .Q(rCounter_reg[31]),
        .R(rCounter0));
  FDRE \rCounter_reg[3] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[0]_i_2_n_12 ),
        .Q(rCounter_reg[3]),
        .R(rCounter0));
  FDRE \rCounter_reg[4] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[0]_i_2_n_11 ),
        .Q(rCounter_reg[4]),
        .R(rCounter0));
  FDRE \rCounter_reg[5] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[0]_i_2_n_10 ),
        .Q(rCounter_reg[5]),
        .R(rCounter0));
  FDRE \rCounter_reg[6] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[0]_i_2_n_9 ),
        .Q(rCounter_reg[6]),
        .R(rCounter0));
  FDRE \rCounter_reg[7] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[0]_i_2_n_8 ),
        .Q(rCounter_reg[7]),
        .R(rCounter0));
  FDRE \rCounter_reg[8] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[8]_i_1_n_15 ),
        .Q(rCounter_reg[8]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[8]_i_1 
       (.CI(\rCounter_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[8]_i_1_n_0 ,\rCounter_reg[8]_i_1_n_1 ,\rCounter_reg[8]_i_1_n_2 ,\rCounter_reg[8]_i_1_n_3 ,\rCounter_reg[8]_i_1_n_4 ,\rCounter_reg[8]_i_1_n_5 ,\rCounter_reg[8]_i_1_n_6 ,\rCounter_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[8]_i_1_n_8 ,\rCounter_reg[8]_i_1_n_9 ,\rCounter_reg[8]_i_1_n_10 ,\rCounter_reg[8]_i_1_n_11 ,\rCounter_reg[8]_i_1_n_12 ,\rCounter_reg[8]_i_1_n_13 ,\rCounter_reg[8]_i_1_n_14 ,\rCounter_reg[8]_i_1_n_15 }),
        .S(rCounter_reg[15:8]));
  FDRE \rCounter_reg[9] 
       (.C(iClock),
        .CE(iCMDReady),
        .D(\rCounter_reg[8]_i_1_n_14 ),
        .Q(rCounter_reg[9]),
        .R(rCounter0));
  FDRE \rPeriod_reg[0] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(iReset));
  FDRE \rPeriod_reg[10] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(iReset));
  FDRE \rPeriod_reg[11] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(iReset));
  FDRE \rPeriod_reg[12] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(iReset));
  FDSE \rPeriod_reg[13] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .S(iReset));
  FDSE \rPeriod_reg[14] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .S(iReset));
  FDSE \rPeriod_reg[15] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[15]),
        .Q(Q[15]),
        .S(iReset));
  FDSE \rPeriod_reg[16] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[16]),
        .Q(Q[16]),
        .S(iReset));
  FDRE \rPeriod_reg[17] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(iReset));
  FDSE \rPeriod_reg[18] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[18]),
        .Q(Q[18]),
        .S(iReset));
  FDRE \rPeriod_reg[19] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(iReset));
  FDRE \rPeriod_reg[1] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(iReset));
  FDSE \rPeriod_reg[20] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[20]),
        .Q(Q[20]),
        .S(iReset));
  FDSE \rPeriod_reg[21] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[21]),
        .Q(Q[21]),
        .S(iReset));
  FDSE \rPeriod_reg[22] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[22]),
        .Q(Q[22]),
        .S(iReset));
  FDSE \rPeriod_reg[23] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[23]),
        .Q(Q[23]),
        .S(iReset));
  FDSE \rPeriod_reg[24] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[24]),
        .Q(Q[24]),
        .S(iReset));
  FDRE \rPeriod_reg[25] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(iReset));
  FDSE \rPeriod_reg[26] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[26]),
        .Q(Q[26]),
        .S(iReset));
  FDRE \rPeriod_reg[27] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(iReset));
  FDRE \rPeriod_reg[28] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[28]),
        .Q(Q[28]),
        .R(iReset));
  FDRE \rPeriod_reg[29] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[29]),
        .Q(Q[29]),
        .R(iReset));
  FDRE \rPeriod_reg[2] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(iReset));
  FDRE \rPeriod_reg[30] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[30]),
        .Q(Q[30]),
        .R(iReset));
  FDRE \rPeriod_reg[31] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[31]),
        .Q(Q[31]),
        .R(iReset));
  FDRE \rPeriod_reg[3] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(iReset));
  FDRE \rPeriod_reg[4] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(iReset));
  FDRE \rPeriod_reg[5] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(iReset));
  FDRE \rPeriod_reg[6] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(iReset));
  FDRE \rPeriod_reg[7] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(iReset));
  FDSE \rPeriod_reg[8] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .S(iReset));
  FDRE \rPeriod_reg[9] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(iReset));
  LUT4 #(
    .INIT(16'h0004)) 
    \rSampledCount[31]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .O(rSampledCount));
  FDRE \rSampledCount_reg[0] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[0]),
        .Q(\rSampledCount_reg[31]_0 [0]),
        .R(iReset));
  FDRE \rSampledCount_reg[10] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[10]),
        .Q(\rSampledCount_reg[31]_0 [10]),
        .R(iReset));
  FDRE \rSampledCount_reg[11] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[11]),
        .Q(\rSampledCount_reg[31]_0 [11]),
        .R(iReset));
  FDRE \rSampledCount_reg[12] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[12]),
        .Q(\rSampledCount_reg[31]_0 [12]),
        .R(iReset));
  FDRE \rSampledCount_reg[13] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[13]),
        .Q(\rSampledCount_reg[31]_0 [13]),
        .R(iReset));
  FDRE \rSampledCount_reg[14] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[14]),
        .Q(\rSampledCount_reg[31]_0 [14]),
        .R(iReset));
  FDRE \rSampledCount_reg[15] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[15]),
        .Q(\rSampledCount_reg[31]_0 [15]),
        .R(iReset));
  FDRE \rSampledCount_reg[16] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[16]),
        .Q(\rSampledCount_reg[31]_0 [16]),
        .R(iReset));
  FDRE \rSampledCount_reg[17] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[17]),
        .Q(\rSampledCount_reg[31]_0 [17]),
        .R(iReset));
  FDRE \rSampledCount_reg[18] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[18]),
        .Q(\rSampledCount_reg[31]_0 [18]),
        .R(iReset));
  FDRE \rSampledCount_reg[19] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[19]),
        .Q(\rSampledCount_reg[31]_0 [19]),
        .R(iReset));
  FDRE \rSampledCount_reg[1] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[1]),
        .Q(\rSampledCount_reg[31]_0 [1]),
        .R(iReset));
  FDRE \rSampledCount_reg[20] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[20]),
        .Q(\rSampledCount_reg[31]_0 [20]),
        .R(iReset));
  FDRE \rSampledCount_reg[21] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[21]),
        .Q(\rSampledCount_reg[31]_0 [21]),
        .R(iReset));
  FDRE \rSampledCount_reg[22] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[22]),
        .Q(\rSampledCount_reg[31]_0 [22]),
        .R(iReset));
  FDRE \rSampledCount_reg[23] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[23]),
        .Q(\rSampledCount_reg[31]_0 [23]),
        .R(iReset));
  FDRE \rSampledCount_reg[24] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[24]),
        .Q(\rSampledCount_reg[31]_0 [24]),
        .R(iReset));
  FDRE \rSampledCount_reg[25] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[25]),
        .Q(\rSampledCount_reg[31]_0 [25]),
        .R(iReset));
  FDRE \rSampledCount_reg[26] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[26]),
        .Q(\rSampledCount_reg[31]_0 [26]),
        .R(iReset));
  FDRE \rSampledCount_reg[27] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[27]),
        .Q(\rSampledCount_reg[31]_0 [27]),
        .R(iReset));
  FDRE \rSampledCount_reg[28] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[28]),
        .Q(\rSampledCount_reg[31]_0 [28]),
        .R(iReset));
  FDRE \rSampledCount_reg[29] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[29]),
        .Q(\rSampledCount_reg[31]_0 [29]),
        .R(iReset));
  FDRE \rSampledCount_reg[2] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[2]),
        .Q(\rSampledCount_reg[31]_0 [2]),
        .R(iReset));
  FDRE \rSampledCount_reg[30] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[30]),
        .Q(\rSampledCount_reg[31]_0 [30]),
        .R(iReset));
  FDRE \rSampledCount_reg[31] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[31]),
        .Q(\rSampledCount_reg[31]_0 [31]),
        .R(iReset));
  FDRE \rSampledCount_reg[3] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[3]),
        .Q(\rSampledCount_reg[31]_0 [3]),
        .R(iReset));
  FDRE \rSampledCount_reg[4] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[4]),
        .Q(\rSampledCount_reg[31]_0 [4]),
        .R(iReset));
  FDRE \rSampledCount_reg[5] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[5]),
        .Q(\rSampledCount_reg[31]_0 [5]),
        .R(iReset));
  FDRE \rSampledCount_reg[6] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[6]),
        .Q(\rSampledCount_reg[31]_0 [6]),
        .R(iReset));
  FDRE \rSampledCount_reg[7] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[7]),
        .Q(\rSampledCount_reg[31]_0 [7]),
        .R(iReset));
  FDRE \rSampledCount_reg[8] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[8]),
        .Q(\rSampledCount_reg[31]_0 [8]),
        .R(iReset));
  FDRE \rSampledCount_reg[9] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[9]),
        .Q(\rSampledCount_reg[31]_0 [9]),
        .R(iReset));
  CARRY8 rTimeCount0_carry
       (.CI(\rTimeCount_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry_n_0,rTimeCount0_carry_n_1,rTimeCount0_carry_n_2,rTimeCount0_carry_n_3,rTimeCount0_carry_n_4,rTimeCount0_carry_n_5,rTimeCount0_carry_n_6,rTimeCount0_carry_n_7}),
        .DI({\rTimeCount_reg_n_0_[8] ,\rTimeCount_reg_n_0_[7] ,\rTimeCount_reg_n_0_[6] ,\rTimeCount_reg_n_0_[5] ,\rTimeCount_reg_n_0_[4] ,\rTimeCount_reg_n_0_[3] ,\rTimeCount_reg_n_0_[2] ,\rTimeCount_reg_n_0_[1] }),
        .O(data1[8:1]),
        .S({rTimeCount0_carry_i_1_n_0,rTimeCount0_carry_i_2_n_0,rTimeCount0_carry_i_3_n_0,rTimeCount0_carry_i_4_n_0,rTimeCount0_carry_i_5_n_0,rTimeCount0_carry_i_6_n_0,rTimeCount0_carry_i_7_n_0,rTimeCount0_carry_i_8_n_0}));
  CARRY8 rTimeCount0_carry__0
       (.CI(rTimeCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__0_n_0,rTimeCount0_carry__0_n_1,rTimeCount0_carry__0_n_2,rTimeCount0_carry__0_n_3,rTimeCount0_carry__0_n_4,rTimeCount0_carry__0_n_5,rTimeCount0_carry__0_n_6,rTimeCount0_carry__0_n_7}),
        .DI({\rTimeCount_reg_n_0_[16] ,\rTimeCount_reg_n_0_[15] ,\rTimeCount_reg_n_0_[14] ,\rTimeCount_reg_n_0_[13] ,\rTimeCount_reg_n_0_[12] ,\rTimeCount_reg_n_0_[11] ,\rTimeCount_reg_n_0_[10] ,\rTimeCount_reg_n_0_[9] }),
        .O(data1[16:9]),
        .S({rTimeCount0_carry__0_i_1_n_0,rTimeCount0_carry__0_i_2_n_0,rTimeCount0_carry__0_i_3_n_0,rTimeCount0_carry__0_i_4_n_0,rTimeCount0_carry__0_i_5_n_0,rTimeCount0_carry__0_i_6_n_0,rTimeCount0_carry__0_i_7_n_0,rTimeCount0_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_1
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .O(rTimeCount0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_2
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .O(rTimeCount0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_3
       (.I0(\rTimeCount_reg_n_0_[14] ),
        .O(rTimeCount0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_4
       (.I0(\rTimeCount_reg_n_0_[13] ),
        .O(rTimeCount0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_5
       (.I0(\rTimeCount_reg_n_0_[12] ),
        .O(rTimeCount0_carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_6
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .O(rTimeCount0_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_7
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .O(rTimeCount0_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_8
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .O(rTimeCount0_carry__0_i_8_n_0));
  CARRY8 rTimeCount0_carry__1
       (.CI(rTimeCount0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__1_n_0,rTimeCount0_carry__1_n_1,rTimeCount0_carry__1_n_2,rTimeCount0_carry__1_n_3,rTimeCount0_carry__1_n_4,rTimeCount0_carry__1_n_5,rTimeCount0_carry__1_n_6,rTimeCount0_carry__1_n_7}),
        .DI({\rTimeCount_reg_n_0_[24] ,\rTimeCount_reg_n_0_[23] ,\rTimeCount_reg_n_0_[22] ,\rTimeCount_reg_n_0_[21] ,\rTimeCount_reg_n_0_[20] ,\rTimeCount_reg_n_0_[19] ,\rTimeCount_reg_n_0_[18] ,\rTimeCount_reg_n_0_[17] }),
        .O(data1[24:17]),
        .S({rTimeCount0_carry__1_i_1_n_0,rTimeCount0_carry__1_i_2_n_0,rTimeCount0_carry__1_i_3_n_0,rTimeCount0_carry__1_i_4_n_0,rTimeCount0_carry__1_i_5_n_0,rTimeCount0_carry__1_i_6_n_0,rTimeCount0_carry__1_i_7_n_0,rTimeCount0_carry__1_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_1
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .O(rTimeCount0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_2
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .O(rTimeCount0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_3
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .O(rTimeCount0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_4
       (.I0(\rTimeCount_reg_n_0_[21] ),
        .O(rTimeCount0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_5
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .O(rTimeCount0_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_6
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .O(rTimeCount0_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_7
       (.I0(\rTimeCount_reg_n_0_[18] ),
        .O(rTimeCount0_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_8
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .O(rTimeCount0_carry__1_i_8_n_0));
  CARRY8 rTimeCount0_carry__2
       (.CI(rTimeCount0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rTimeCount0_carry__2_CO_UNCONNECTED[7:6],rTimeCount0_carry__2_n_2,rTimeCount0_carry__2_n_3,rTimeCount0_carry__2_n_4,rTimeCount0_carry__2_n_5,rTimeCount0_carry__2_n_6,rTimeCount0_carry__2_n_7}),
        .DI({1'b0,1'b0,\rTimeCount_reg_n_0_[30] ,\rTimeCount_reg_n_0_[29] ,\rTimeCount_reg_n_0_[28] ,\rTimeCount_reg_n_0_[27] ,\rTimeCount_reg_n_0_[26] ,\rTimeCount_reg_n_0_[25] }),
        .O({NLW_rTimeCount0_carry__2_O_UNCONNECTED[7],data1[31:25]}),
        .S({1'b0,rTimeCount0_carry__2_i_1_n_0,rTimeCount0_carry__2_i_2_n_0,rTimeCount0_carry__2_i_3_n_0,rTimeCount0_carry__2_i_4_n_0,rTimeCount0_carry__2_i_5_n_0,rTimeCount0_carry__2_i_6_n_0,rTimeCount0_carry__2_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_1
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .O(rTimeCount0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_2
       (.I0(\rTimeCount_reg_n_0_[30] ),
        .O(rTimeCount0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_3
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .O(rTimeCount0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_4
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .O(rTimeCount0_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_5
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .O(rTimeCount0_carry__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_6
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .O(rTimeCount0_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_7
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .O(rTimeCount0_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_1
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .O(rTimeCount0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_2
       (.I0(\rTimeCount_reg_n_0_[7] ),
        .O(rTimeCount0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_3
       (.I0(\rTimeCount_reg_n_0_[6] ),
        .O(rTimeCount0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_4
       (.I0(\rTimeCount_reg_n_0_[5] ),
        .O(rTimeCount0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_5
       (.I0(\rTimeCount_reg_n_0_[4] ),
        .O(rTimeCount0_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_6
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .O(rTimeCount0_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_7
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .O(rTimeCount0_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_8
       (.I0(\rTimeCount_reg_n_0_[1] ),
        .O(rTimeCount0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
    \rTimeCount[0]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[0]),
        .I5(\rTimeCount_reg_n_0_[0] ),
        .O(rTimeCount[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[10]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[10]),
        .I5(data1[10]),
        .O(rTimeCount[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[11]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[11]),
        .I5(data1[11]),
        .O(rTimeCount[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[12]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[12]),
        .I5(data1[12]),
        .O(rTimeCount[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[13]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[13]),
        .I5(data1[13]),
        .O(rTimeCount[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[14]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[14]),
        .I5(data1[14]),
        .O(rTimeCount[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[15]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[15]),
        .I5(data1[15]),
        .O(rTimeCount[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[16]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[16]),
        .I5(data1[16]),
        .O(rTimeCount[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[17]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[17]),
        .I5(data1[17]),
        .O(rTimeCount[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[18]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[18]),
        .I5(data1[18]),
        .O(rTimeCount[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[19]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[19]),
        .I5(data1[19]),
        .O(rTimeCount[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[1]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[1]),
        .I5(data1[1]),
        .O(rTimeCount[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[20]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[20]),
        .I5(data1[20]),
        .O(rTimeCount[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[21]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[21]),
        .I5(data1[21]),
        .O(rTimeCount[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[22]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[22]),
        .I5(data1[22]),
        .O(rTimeCount[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[23]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[23]),
        .I5(data1[23]),
        .O(rTimeCount[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[24]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[24]),
        .I5(data1[24]),
        .O(rTimeCount[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[25]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[25]),
        .I5(data1[25]),
        .O(rTimeCount[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[26]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[26]),
        .I5(data1[26]),
        .O(rTimeCount[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[27]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[27]),
        .I5(data1[27]),
        .O(rTimeCount[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[28]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[28]),
        .I5(data1[28]),
        .O(rTimeCount[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[29]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[29]),
        .I5(data1[29]),
        .O(rTimeCount[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[2]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[2]),
        .I5(data1[2]),
        .O(rTimeCount[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[30]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[30]),
        .I5(data1[30]),
        .O(rTimeCount[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[31]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[31]),
        .I5(data1[31]),
        .O(rTimeCount[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_2 
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .I1(\rTimeCount_reg_n_0_[6] ),
        .I2(\rTimeCount_reg_n_0_[17] ),
        .I3(\rTimeCount_reg_n_0_[16] ),
        .I4(\rTimeCount[31]_i_6_n_0 ),
        .O(\rTimeCount[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rTimeCount[31]_i_3 
       (.I0(\rTimeCount_reg_n_0_[14] ),
        .I1(\rTimeCount_reg_n_0_[9] ),
        .I2(\rTimeCount_reg_n_0_[12] ),
        .I3(\rTimeCount_reg_n_0_[13] ),
        .I4(\rTimeCount[31]_i_7_n_0 ),
        .O(\rTimeCount[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_4 
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .I1(\rTimeCount_reg_n_0_[4] ),
        .I2(\rTimeCount_reg_n_0_[24] ),
        .I3(\rTimeCount_reg_n_0_[3] ),
        .I4(\rTimeCount[31]_i_8_n_0 ),
        .O(\rTimeCount[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_5 
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .I1(\rTimeCount_reg_n_0_[30] ),
        .I2(\rTimeCount_reg_n_0_[26] ),
        .I3(\rTimeCount_reg_n_0_[2] ),
        .I4(\rTimeCount[31]_i_9_n_0 ),
        .O(\rTimeCount[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_6 
       (.I0(\rTimeCount_reg_n_0_[0] ),
        .I1(\rTimeCount_reg_n_0_[29] ),
        .I2(\rTimeCount_reg_n_0_[15] ),
        .I3(\rTimeCount_reg_n_0_[21] ),
        .O(\rTimeCount[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_7 
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .I1(\rTimeCount_reg_n_0_[5] ),
        .I2(\rTimeCount_reg_n_0_[22] ),
        .I3(\rTimeCount_reg_n_0_[20] ),
        .O(\rTimeCount[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_8 
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .I1(\rTimeCount_reg_n_0_[25] ),
        .I2(\rTimeCount_reg_n_0_[28] ),
        .I3(\rTimeCount_reg_n_0_[27] ),
        .O(\rTimeCount[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_9 
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .I1(\rTimeCount_reg_n_0_[7] ),
        .I2(\rTimeCount_reg_n_0_[1] ),
        .I3(\rTimeCount_reg_n_0_[18] ),
        .O(\rTimeCount[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[3]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[3]),
        .I5(data1[3]),
        .O(rTimeCount[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[4]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[4]),
        .I5(data1[4]),
        .O(rTimeCount[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[5]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[5]),
        .I5(data1[5]),
        .O(rTimeCount[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[6]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[6]),
        .I5(data1[6]),
        .O(rTimeCount[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[7]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[7]),
        .I5(data1[7]),
        .O(rTimeCount[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[8]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[8]),
        .I5(data1[8]),
        .O(rTimeCount[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[9]_i_1 
       (.I0(\rTimeCount[31]_i_2_n_0 ),
        .I1(\rTimeCount[31]_i_3_n_0 ),
        .I2(\rTimeCount[31]_i_4_n_0 ),
        .I3(\rTimeCount[31]_i_5_n_0 ),
        .I4(Q[9]),
        .I5(data1[9]),
        .O(rTimeCount[9]));
  FDRE \rTimeCount_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[0]),
        .Q(\rTimeCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rTimeCount_reg[10] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[10]),
        .Q(\rTimeCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rTimeCount_reg[11] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[11]),
        .Q(\rTimeCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rTimeCount_reg[12] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[12]),
        .Q(\rTimeCount_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rTimeCount_reg[13] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[13]),
        .Q(\rTimeCount_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rTimeCount_reg[14] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[14]),
        .Q(\rTimeCount_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rTimeCount_reg[15] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[15]),
        .Q(\rTimeCount_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rTimeCount_reg[16] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[16]),
        .Q(\rTimeCount_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rTimeCount_reg[17] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[17]),
        .Q(\rTimeCount_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rTimeCount_reg[18] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[18]),
        .Q(\rTimeCount_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rTimeCount_reg[19] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[19]),
        .Q(\rTimeCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rTimeCount_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[1]),
        .Q(\rTimeCount_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rTimeCount_reg[20] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[20]),
        .Q(\rTimeCount_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rTimeCount_reg[21] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[21]),
        .Q(\rTimeCount_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rTimeCount_reg[22] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[22]),
        .Q(\rTimeCount_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rTimeCount_reg[23] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[23]),
        .Q(\rTimeCount_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rTimeCount_reg[24] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[24]),
        .Q(\rTimeCount_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rTimeCount_reg[25] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[25]),
        .Q(\rTimeCount_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rTimeCount_reg[26] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[26]),
        .Q(\rTimeCount_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rTimeCount_reg[27] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[27]),
        .Q(\rTimeCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rTimeCount_reg[28] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[28]),
        .Q(\rTimeCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rTimeCount_reg[29] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[29]),
        .Q(\rTimeCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rTimeCount_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[2]),
        .Q(\rTimeCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rTimeCount_reg[30] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[30]),
        .Q(\rTimeCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rTimeCount_reg[31] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[31]),
        .Q(\rTimeCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rTimeCount_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[3]),
        .Q(\rTimeCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rTimeCount_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[4]),
        .Q(\rTimeCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rTimeCount_reg[5] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[5]),
        .Q(\rTimeCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rTimeCount_reg[6] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[6]),
        .Q(\rTimeCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rTimeCount_reg[7] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[7]),
        .Q(\rTimeCount_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rTimeCount_reg[8] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[8]),
        .Q(\rTimeCount_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rTimeCount_reg[9] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[9]),
        .Q(\rTimeCount_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "ExtTimeCounter" *) 
module sys_top_t4nfc_hlper_0_0_ExtTimeCounter_12
   (Q,
    \rSampledCount_reg[31]_0 ,
    \rCounter_reg[31]_0 ,
    iClock,
    iReset,
    \rPeriod_reg[31]_0 ,
    D);
  output [31:0]Q;
  output [31:0]\rSampledCount_reg[31]_0 ;
  input \rCounter_reg[31]_0 ;
  input iClock;
  input iReset;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]Q;
  wire iClock;
  wire iReset;
  wire rCounter0;
  wire \rCounter[0]_i_4__0_n_0 ;
  wire [31:0]rCounter_reg;
  wire \rCounter_reg[0]_i_3__0_n_0 ;
  wire \rCounter_reg[0]_i_3__0_n_1 ;
  wire \rCounter_reg[0]_i_3__0_n_10 ;
  wire \rCounter_reg[0]_i_3__0_n_11 ;
  wire \rCounter_reg[0]_i_3__0_n_12 ;
  wire \rCounter_reg[0]_i_3__0_n_13 ;
  wire \rCounter_reg[0]_i_3__0_n_14 ;
  wire \rCounter_reg[0]_i_3__0_n_15 ;
  wire \rCounter_reg[0]_i_3__0_n_2 ;
  wire \rCounter_reg[0]_i_3__0_n_3 ;
  wire \rCounter_reg[0]_i_3__0_n_4 ;
  wire \rCounter_reg[0]_i_3__0_n_5 ;
  wire \rCounter_reg[0]_i_3__0_n_6 ;
  wire \rCounter_reg[0]_i_3__0_n_7 ;
  wire \rCounter_reg[0]_i_3__0_n_8 ;
  wire \rCounter_reg[0]_i_3__0_n_9 ;
  wire \rCounter_reg[16]_i_1__1_n_0 ;
  wire \rCounter_reg[16]_i_1__1_n_1 ;
  wire \rCounter_reg[16]_i_1__1_n_10 ;
  wire \rCounter_reg[16]_i_1__1_n_11 ;
  wire \rCounter_reg[16]_i_1__1_n_12 ;
  wire \rCounter_reg[16]_i_1__1_n_13 ;
  wire \rCounter_reg[16]_i_1__1_n_14 ;
  wire \rCounter_reg[16]_i_1__1_n_15 ;
  wire \rCounter_reg[16]_i_1__1_n_2 ;
  wire \rCounter_reg[16]_i_1__1_n_3 ;
  wire \rCounter_reg[16]_i_1__1_n_4 ;
  wire \rCounter_reg[16]_i_1__1_n_5 ;
  wire \rCounter_reg[16]_i_1__1_n_6 ;
  wire \rCounter_reg[16]_i_1__1_n_7 ;
  wire \rCounter_reg[16]_i_1__1_n_8 ;
  wire \rCounter_reg[16]_i_1__1_n_9 ;
  wire \rCounter_reg[24]_i_1__1_n_1 ;
  wire \rCounter_reg[24]_i_1__1_n_10 ;
  wire \rCounter_reg[24]_i_1__1_n_11 ;
  wire \rCounter_reg[24]_i_1__1_n_12 ;
  wire \rCounter_reg[24]_i_1__1_n_13 ;
  wire \rCounter_reg[24]_i_1__1_n_14 ;
  wire \rCounter_reg[24]_i_1__1_n_15 ;
  wire \rCounter_reg[24]_i_1__1_n_2 ;
  wire \rCounter_reg[24]_i_1__1_n_3 ;
  wire \rCounter_reg[24]_i_1__1_n_4 ;
  wire \rCounter_reg[24]_i_1__1_n_5 ;
  wire \rCounter_reg[24]_i_1__1_n_6 ;
  wire \rCounter_reg[24]_i_1__1_n_7 ;
  wire \rCounter_reg[24]_i_1__1_n_8 ;
  wire \rCounter_reg[24]_i_1__1_n_9 ;
  wire \rCounter_reg[31]_0 ;
  wire \rCounter_reg[8]_i_1__1_n_0 ;
  wire \rCounter_reg[8]_i_1__1_n_1 ;
  wire \rCounter_reg[8]_i_1__1_n_10 ;
  wire \rCounter_reg[8]_i_1__1_n_11 ;
  wire \rCounter_reg[8]_i_1__1_n_12 ;
  wire \rCounter_reg[8]_i_1__1_n_13 ;
  wire \rCounter_reg[8]_i_1__1_n_14 ;
  wire \rCounter_reg[8]_i_1__1_n_15 ;
  wire \rCounter_reg[8]_i_1__1_n_2 ;
  wire \rCounter_reg[8]_i_1__1_n_3 ;
  wire \rCounter_reg[8]_i_1__1_n_4 ;
  wire \rCounter_reg[8]_i_1__1_n_5 ;
  wire \rCounter_reg[8]_i_1__1_n_6 ;
  wire \rCounter_reg[8]_i_1__1_n_7 ;
  wire \rCounter_reg[8]_i_1__1_n_8 ;
  wire \rCounter_reg[8]_i_1__1_n_9 ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire rSampledCount;
  wire [31:0]\rSampledCount_reg[31]_0 ;
  wire [31:0]rTimeCount;
  wire rTimeCount0_carry__0_i_1__1_n_0;
  wire rTimeCount0_carry__0_i_2__1_n_0;
  wire rTimeCount0_carry__0_i_3__1_n_0;
  wire rTimeCount0_carry__0_i_4__1_n_0;
  wire rTimeCount0_carry__0_i_5__1_n_0;
  wire rTimeCount0_carry__0_i_6__1_n_0;
  wire rTimeCount0_carry__0_i_7__1_n_0;
  wire rTimeCount0_carry__0_i_8__1_n_0;
  wire rTimeCount0_carry__0_n_0;
  wire rTimeCount0_carry__0_n_1;
  wire rTimeCount0_carry__0_n_10;
  wire rTimeCount0_carry__0_n_11;
  wire rTimeCount0_carry__0_n_12;
  wire rTimeCount0_carry__0_n_13;
  wire rTimeCount0_carry__0_n_14;
  wire rTimeCount0_carry__0_n_15;
  wire rTimeCount0_carry__0_n_2;
  wire rTimeCount0_carry__0_n_3;
  wire rTimeCount0_carry__0_n_4;
  wire rTimeCount0_carry__0_n_5;
  wire rTimeCount0_carry__0_n_6;
  wire rTimeCount0_carry__0_n_7;
  wire rTimeCount0_carry__0_n_8;
  wire rTimeCount0_carry__0_n_9;
  wire rTimeCount0_carry__1_i_1__1_n_0;
  wire rTimeCount0_carry__1_i_2__1_n_0;
  wire rTimeCount0_carry__1_i_3__1_n_0;
  wire rTimeCount0_carry__1_i_4__1_n_0;
  wire rTimeCount0_carry__1_i_5__1_n_0;
  wire rTimeCount0_carry__1_i_6__1_n_0;
  wire rTimeCount0_carry__1_i_7__1_n_0;
  wire rTimeCount0_carry__1_i_8__1_n_0;
  wire rTimeCount0_carry__1_n_0;
  wire rTimeCount0_carry__1_n_1;
  wire rTimeCount0_carry__1_n_10;
  wire rTimeCount0_carry__1_n_11;
  wire rTimeCount0_carry__1_n_12;
  wire rTimeCount0_carry__1_n_13;
  wire rTimeCount0_carry__1_n_14;
  wire rTimeCount0_carry__1_n_15;
  wire rTimeCount0_carry__1_n_2;
  wire rTimeCount0_carry__1_n_3;
  wire rTimeCount0_carry__1_n_4;
  wire rTimeCount0_carry__1_n_5;
  wire rTimeCount0_carry__1_n_6;
  wire rTimeCount0_carry__1_n_7;
  wire rTimeCount0_carry__1_n_8;
  wire rTimeCount0_carry__1_n_9;
  wire rTimeCount0_carry__2_i_1__1_n_0;
  wire rTimeCount0_carry__2_i_2__1_n_0;
  wire rTimeCount0_carry__2_i_3__1_n_0;
  wire rTimeCount0_carry__2_i_4__1_n_0;
  wire rTimeCount0_carry__2_i_5__1_n_0;
  wire rTimeCount0_carry__2_i_6__1_n_0;
  wire rTimeCount0_carry__2_i_7__1_n_0;
  wire rTimeCount0_carry__2_n_10;
  wire rTimeCount0_carry__2_n_11;
  wire rTimeCount0_carry__2_n_12;
  wire rTimeCount0_carry__2_n_13;
  wire rTimeCount0_carry__2_n_14;
  wire rTimeCount0_carry__2_n_15;
  wire rTimeCount0_carry__2_n_2;
  wire rTimeCount0_carry__2_n_3;
  wire rTimeCount0_carry__2_n_4;
  wire rTimeCount0_carry__2_n_5;
  wire rTimeCount0_carry__2_n_6;
  wire rTimeCount0_carry__2_n_7;
  wire rTimeCount0_carry__2_n_9;
  wire rTimeCount0_carry_i_1__1_n_0;
  wire rTimeCount0_carry_i_2__1_n_0;
  wire rTimeCount0_carry_i_3__1_n_0;
  wire rTimeCount0_carry_i_4__1_n_0;
  wire rTimeCount0_carry_i_5__1_n_0;
  wire rTimeCount0_carry_i_6__1_n_0;
  wire rTimeCount0_carry_i_7__1_n_0;
  wire rTimeCount0_carry_i_8__1_n_0;
  wire rTimeCount0_carry_n_0;
  wire rTimeCount0_carry_n_1;
  wire rTimeCount0_carry_n_10;
  wire rTimeCount0_carry_n_11;
  wire rTimeCount0_carry_n_12;
  wire rTimeCount0_carry_n_13;
  wire rTimeCount0_carry_n_14;
  wire rTimeCount0_carry_n_15;
  wire rTimeCount0_carry_n_2;
  wire rTimeCount0_carry_n_3;
  wire rTimeCount0_carry_n_4;
  wire rTimeCount0_carry_n_5;
  wire rTimeCount0_carry_n_6;
  wire rTimeCount0_carry_n_7;
  wire rTimeCount0_carry_n_8;
  wire rTimeCount0_carry_n_9;
  wire \rTimeCount[31]_i_2__1_n_0 ;
  wire \rTimeCount[31]_i_3__1_n_0 ;
  wire \rTimeCount[31]_i_4__1_n_0 ;
  wire \rTimeCount[31]_i_5__1_n_0 ;
  wire \rTimeCount[31]_i_6__1_n_0 ;
  wire \rTimeCount[31]_i_7__1_n_0 ;
  wire \rTimeCount[31]_i_8__1_n_0 ;
  wire \rTimeCount[31]_i_9__1_n_0 ;
  wire \rTimeCount_reg_n_0_[0] ;
  wire \rTimeCount_reg_n_0_[10] ;
  wire \rTimeCount_reg_n_0_[11] ;
  wire \rTimeCount_reg_n_0_[12] ;
  wire \rTimeCount_reg_n_0_[13] ;
  wire \rTimeCount_reg_n_0_[14] ;
  wire \rTimeCount_reg_n_0_[15] ;
  wire \rTimeCount_reg_n_0_[16] ;
  wire \rTimeCount_reg_n_0_[17] ;
  wire \rTimeCount_reg_n_0_[18] ;
  wire \rTimeCount_reg_n_0_[19] ;
  wire \rTimeCount_reg_n_0_[1] ;
  wire \rTimeCount_reg_n_0_[20] ;
  wire \rTimeCount_reg_n_0_[21] ;
  wire \rTimeCount_reg_n_0_[22] ;
  wire \rTimeCount_reg_n_0_[23] ;
  wire \rTimeCount_reg_n_0_[24] ;
  wire \rTimeCount_reg_n_0_[25] ;
  wire \rTimeCount_reg_n_0_[26] ;
  wire \rTimeCount_reg_n_0_[27] ;
  wire \rTimeCount_reg_n_0_[28] ;
  wire \rTimeCount_reg_n_0_[29] ;
  wire \rTimeCount_reg_n_0_[2] ;
  wire \rTimeCount_reg_n_0_[30] ;
  wire \rTimeCount_reg_n_0_[31] ;
  wire \rTimeCount_reg_n_0_[3] ;
  wire \rTimeCount_reg_n_0_[4] ;
  wire \rTimeCount_reg_n_0_[5] ;
  wire \rTimeCount_reg_n_0_[6] ;
  wire \rTimeCount_reg_n_0_[7] ;
  wire \rTimeCount_reg_n_0_[8] ;
  wire \rTimeCount_reg_n_0_[9] ;
  wire [7:7]\NLW_rCounter_reg[24]_i_1__1_CO_UNCONNECTED ;
  wire [7:6]NLW_rTimeCount0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_rTimeCount0_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \rCounter[0]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(iReset),
        .O(rCounter0));
  LUT1 #(
    .INIT(2'h1)) 
    \rCounter[0]_i_4__0 
       (.I0(rCounter_reg[0]),
        .O(\rCounter[0]_i_4__0_n_0 ));
  FDRE \rCounter_reg[0] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3__0_n_15 ),
        .Q(rCounter_reg[0]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[0]_i_3__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[0]_i_3__0_n_0 ,\rCounter_reg[0]_i_3__0_n_1 ,\rCounter_reg[0]_i_3__0_n_2 ,\rCounter_reg[0]_i_3__0_n_3 ,\rCounter_reg[0]_i_3__0_n_4 ,\rCounter_reg[0]_i_3__0_n_5 ,\rCounter_reg[0]_i_3__0_n_6 ,\rCounter_reg[0]_i_3__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\rCounter_reg[0]_i_3__0_n_8 ,\rCounter_reg[0]_i_3__0_n_9 ,\rCounter_reg[0]_i_3__0_n_10 ,\rCounter_reg[0]_i_3__0_n_11 ,\rCounter_reg[0]_i_3__0_n_12 ,\rCounter_reg[0]_i_3__0_n_13 ,\rCounter_reg[0]_i_3__0_n_14 ,\rCounter_reg[0]_i_3__0_n_15 }),
        .S({rCounter_reg[7:1],\rCounter[0]_i_4__0_n_0 }));
  FDRE \rCounter_reg[10] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__1_n_13 ),
        .Q(rCounter_reg[10]),
        .R(rCounter0));
  FDRE \rCounter_reg[11] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__1_n_12 ),
        .Q(rCounter_reg[11]),
        .R(rCounter0));
  FDRE \rCounter_reg[12] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__1_n_11 ),
        .Q(rCounter_reg[12]),
        .R(rCounter0));
  FDRE \rCounter_reg[13] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__1_n_10 ),
        .Q(rCounter_reg[13]),
        .R(rCounter0));
  FDRE \rCounter_reg[14] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__1_n_9 ),
        .Q(rCounter_reg[14]),
        .R(rCounter0));
  FDRE \rCounter_reg[15] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__1_n_8 ),
        .Q(rCounter_reg[15]),
        .R(rCounter0));
  FDRE \rCounter_reg[16] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__1_n_15 ),
        .Q(rCounter_reg[16]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[16]_i_1__1 
       (.CI(\rCounter_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[16]_i_1__1_n_0 ,\rCounter_reg[16]_i_1__1_n_1 ,\rCounter_reg[16]_i_1__1_n_2 ,\rCounter_reg[16]_i_1__1_n_3 ,\rCounter_reg[16]_i_1__1_n_4 ,\rCounter_reg[16]_i_1__1_n_5 ,\rCounter_reg[16]_i_1__1_n_6 ,\rCounter_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[16]_i_1__1_n_8 ,\rCounter_reg[16]_i_1__1_n_9 ,\rCounter_reg[16]_i_1__1_n_10 ,\rCounter_reg[16]_i_1__1_n_11 ,\rCounter_reg[16]_i_1__1_n_12 ,\rCounter_reg[16]_i_1__1_n_13 ,\rCounter_reg[16]_i_1__1_n_14 ,\rCounter_reg[16]_i_1__1_n_15 }),
        .S(rCounter_reg[23:16]));
  FDRE \rCounter_reg[17] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__1_n_14 ),
        .Q(rCounter_reg[17]),
        .R(rCounter0));
  FDRE \rCounter_reg[18] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__1_n_13 ),
        .Q(rCounter_reg[18]),
        .R(rCounter0));
  FDRE \rCounter_reg[19] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__1_n_12 ),
        .Q(rCounter_reg[19]),
        .R(rCounter0));
  FDRE \rCounter_reg[1] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3__0_n_14 ),
        .Q(rCounter_reg[1]),
        .R(rCounter0));
  FDRE \rCounter_reg[20] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__1_n_11 ),
        .Q(rCounter_reg[20]),
        .R(rCounter0));
  FDRE \rCounter_reg[21] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__1_n_10 ),
        .Q(rCounter_reg[21]),
        .R(rCounter0));
  FDRE \rCounter_reg[22] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__1_n_9 ),
        .Q(rCounter_reg[22]),
        .R(rCounter0));
  FDRE \rCounter_reg[23] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__1_n_8 ),
        .Q(rCounter_reg[23]),
        .R(rCounter0));
  FDRE \rCounter_reg[24] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__1_n_15 ),
        .Q(rCounter_reg[24]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[24]_i_1__1 
       (.CI(\rCounter_reg[16]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCounter_reg[24]_i_1__1_CO_UNCONNECTED [7],\rCounter_reg[24]_i_1__1_n_1 ,\rCounter_reg[24]_i_1__1_n_2 ,\rCounter_reg[24]_i_1__1_n_3 ,\rCounter_reg[24]_i_1__1_n_4 ,\rCounter_reg[24]_i_1__1_n_5 ,\rCounter_reg[24]_i_1__1_n_6 ,\rCounter_reg[24]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[24]_i_1__1_n_8 ,\rCounter_reg[24]_i_1__1_n_9 ,\rCounter_reg[24]_i_1__1_n_10 ,\rCounter_reg[24]_i_1__1_n_11 ,\rCounter_reg[24]_i_1__1_n_12 ,\rCounter_reg[24]_i_1__1_n_13 ,\rCounter_reg[24]_i_1__1_n_14 ,\rCounter_reg[24]_i_1__1_n_15 }),
        .S(rCounter_reg[31:24]));
  FDRE \rCounter_reg[25] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__1_n_14 ),
        .Q(rCounter_reg[25]),
        .R(rCounter0));
  FDRE \rCounter_reg[26] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__1_n_13 ),
        .Q(rCounter_reg[26]),
        .R(rCounter0));
  FDRE \rCounter_reg[27] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__1_n_12 ),
        .Q(rCounter_reg[27]),
        .R(rCounter0));
  FDRE \rCounter_reg[28] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__1_n_11 ),
        .Q(rCounter_reg[28]),
        .R(rCounter0));
  FDRE \rCounter_reg[29] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__1_n_10 ),
        .Q(rCounter_reg[29]),
        .R(rCounter0));
  FDRE \rCounter_reg[2] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3__0_n_13 ),
        .Q(rCounter_reg[2]),
        .R(rCounter0));
  FDRE \rCounter_reg[30] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__1_n_9 ),
        .Q(rCounter_reg[30]),
        .R(rCounter0));
  FDRE \rCounter_reg[31] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__1_n_8 ),
        .Q(rCounter_reg[31]),
        .R(rCounter0));
  FDRE \rCounter_reg[3] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3__0_n_12 ),
        .Q(rCounter_reg[3]),
        .R(rCounter0));
  FDRE \rCounter_reg[4] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3__0_n_11 ),
        .Q(rCounter_reg[4]),
        .R(rCounter0));
  FDRE \rCounter_reg[5] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3__0_n_10 ),
        .Q(rCounter_reg[5]),
        .R(rCounter0));
  FDRE \rCounter_reg[6] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3__0_n_9 ),
        .Q(rCounter_reg[6]),
        .R(rCounter0));
  FDRE \rCounter_reg[7] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3__0_n_8 ),
        .Q(rCounter_reg[7]),
        .R(rCounter0));
  FDRE \rCounter_reg[8] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__1_n_15 ),
        .Q(rCounter_reg[8]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[8]_i_1__1 
       (.CI(\rCounter_reg[0]_i_3__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[8]_i_1__1_n_0 ,\rCounter_reg[8]_i_1__1_n_1 ,\rCounter_reg[8]_i_1__1_n_2 ,\rCounter_reg[8]_i_1__1_n_3 ,\rCounter_reg[8]_i_1__1_n_4 ,\rCounter_reg[8]_i_1__1_n_5 ,\rCounter_reg[8]_i_1__1_n_6 ,\rCounter_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[8]_i_1__1_n_8 ,\rCounter_reg[8]_i_1__1_n_9 ,\rCounter_reg[8]_i_1__1_n_10 ,\rCounter_reg[8]_i_1__1_n_11 ,\rCounter_reg[8]_i_1__1_n_12 ,\rCounter_reg[8]_i_1__1_n_13 ,\rCounter_reg[8]_i_1__1_n_14 ,\rCounter_reg[8]_i_1__1_n_15 }),
        .S(rCounter_reg[15:8]));
  FDRE \rCounter_reg[9] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__1_n_14 ),
        .Q(rCounter_reg[9]),
        .R(rCounter0));
  FDRE \rPeriod_reg[0] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(iReset));
  FDRE \rPeriod_reg[10] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(iReset));
  FDRE \rPeriod_reg[11] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(iReset));
  FDRE \rPeriod_reg[12] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(iReset));
  FDSE \rPeriod_reg[13] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .S(iReset));
  FDSE \rPeriod_reg[14] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .S(iReset));
  FDSE \rPeriod_reg[15] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[15]),
        .Q(Q[15]),
        .S(iReset));
  FDSE \rPeriod_reg[16] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[16]),
        .Q(Q[16]),
        .S(iReset));
  FDRE \rPeriod_reg[17] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(iReset));
  FDSE \rPeriod_reg[18] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[18]),
        .Q(Q[18]),
        .S(iReset));
  FDRE \rPeriod_reg[19] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(iReset));
  FDRE \rPeriod_reg[1] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(iReset));
  FDSE \rPeriod_reg[20] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[20]),
        .Q(Q[20]),
        .S(iReset));
  FDSE \rPeriod_reg[21] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[21]),
        .Q(Q[21]),
        .S(iReset));
  FDSE \rPeriod_reg[22] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[22]),
        .Q(Q[22]),
        .S(iReset));
  FDSE \rPeriod_reg[23] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[23]),
        .Q(Q[23]),
        .S(iReset));
  FDSE \rPeriod_reg[24] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[24]),
        .Q(Q[24]),
        .S(iReset));
  FDRE \rPeriod_reg[25] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(iReset));
  FDSE \rPeriod_reg[26] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[26]),
        .Q(Q[26]),
        .S(iReset));
  FDRE \rPeriod_reg[27] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(iReset));
  FDRE \rPeriod_reg[28] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[28]),
        .Q(Q[28]),
        .R(iReset));
  FDRE \rPeriod_reg[29] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[29]),
        .Q(Q[29]),
        .R(iReset));
  FDRE \rPeriod_reg[2] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(iReset));
  FDRE \rPeriod_reg[30] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[30]),
        .Q(Q[30]),
        .R(iReset));
  FDRE \rPeriod_reg[31] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[31]),
        .Q(Q[31]),
        .R(iReset));
  FDRE \rPeriod_reg[3] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(iReset));
  FDRE \rPeriod_reg[4] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(iReset));
  FDRE \rPeriod_reg[5] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(iReset));
  FDRE \rPeriod_reg[6] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(iReset));
  FDRE \rPeriod_reg[7] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(iReset));
  FDSE \rPeriod_reg[8] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .S(iReset));
  FDRE \rPeriod_reg[9] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(iReset));
  LUT4 #(
    .INIT(16'h0004)) 
    \rSampledCount[31]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .O(rSampledCount));
  FDRE \rSampledCount_reg[0] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[0]),
        .Q(\rSampledCount_reg[31]_0 [0]),
        .R(iReset));
  FDRE \rSampledCount_reg[10] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[10]),
        .Q(\rSampledCount_reg[31]_0 [10]),
        .R(iReset));
  FDRE \rSampledCount_reg[11] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[11]),
        .Q(\rSampledCount_reg[31]_0 [11]),
        .R(iReset));
  FDRE \rSampledCount_reg[12] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[12]),
        .Q(\rSampledCount_reg[31]_0 [12]),
        .R(iReset));
  FDRE \rSampledCount_reg[13] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[13]),
        .Q(\rSampledCount_reg[31]_0 [13]),
        .R(iReset));
  FDRE \rSampledCount_reg[14] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[14]),
        .Q(\rSampledCount_reg[31]_0 [14]),
        .R(iReset));
  FDRE \rSampledCount_reg[15] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[15]),
        .Q(\rSampledCount_reg[31]_0 [15]),
        .R(iReset));
  FDRE \rSampledCount_reg[16] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[16]),
        .Q(\rSampledCount_reg[31]_0 [16]),
        .R(iReset));
  FDRE \rSampledCount_reg[17] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[17]),
        .Q(\rSampledCount_reg[31]_0 [17]),
        .R(iReset));
  FDRE \rSampledCount_reg[18] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[18]),
        .Q(\rSampledCount_reg[31]_0 [18]),
        .R(iReset));
  FDRE \rSampledCount_reg[19] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[19]),
        .Q(\rSampledCount_reg[31]_0 [19]),
        .R(iReset));
  FDRE \rSampledCount_reg[1] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[1]),
        .Q(\rSampledCount_reg[31]_0 [1]),
        .R(iReset));
  FDRE \rSampledCount_reg[20] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[20]),
        .Q(\rSampledCount_reg[31]_0 [20]),
        .R(iReset));
  FDRE \rSampledCount_reg[21] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[21]),
        .Q(\rSampledCount_reg[31]_0 [21]),
        .R(iReset));
  FDRE \rSampledCount_reg[22] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[22]),
        .Q(\rSampledCount_reg[31]_0 [22]),
        .R(iReset));
  FDRE \rSampledCount_reg[23] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[23]),
        .Q(\rSampledCount_reg[31]_0 [23]),
        .R(iReset));
  FDRE \rSampledCount_reg[24] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[24]),
        .Q(\rSampledCount_reg[31]_0 [24]),
        .R(iReset));
  FDRE \rSampledCount_reg[25] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[25]),
        .Q(\rSampledCount_reg[31]_0 [25]),
        .R(iReset));
  FDRE \rSampledCount_reg[26] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[26]),
        .Q(\rSampledCount_reg[31]_0 [26]),
        .R(iReset));
  FDRE \rSampledCount_reg[27] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[27]),
        .Q(\rSampledCount_reg[31]_0 [27]),
        .R(iReset));
  FDRE \rSampledCount_reg[28] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[28]),
        .Q(\rSampledCount_reg[31]_0 [28]),
        .R(iReset));
  FDRE \rSampledCount_reg[29] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[29]),
        .Q(\rSampledCount_reg[31]_0 [29]),
        .R(iReset));
  FDRE \rSampledCount_reg[2] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[2]),
        .Q(\rSampledCount_reg[31]_0 [2]),
        .R(iReset));
  FDRE \rSampledCount_reg[30] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[30]),
        .Q(\rSampledCount_reg[31]_0 [30]),
        .R(iReset));
  FDRE \rSampledCount_reg[31] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[31]),
        .Q(\rSampledCount_reg[31]_0 [31]),
        .R(iReset));
  FDRE \rSampledCount_reg[3] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[3]),
        .Q(\rSampledCount_reg[31]_0 [3]),
        .R(iReset));
  FDRE \rSampledCount_reg[4] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[4]),
        .Q(\rSampledCount_reg[31]_0 [4]),
        .R(iReset));
  FDRE \rSampledCount_reg[5] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[5]),
        .Q(\rSampledCount_reg[31]_0 [5]),
        .R(iReset));
  FDRE \rSampledCount_reg[6] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[6]),
        .Q(\rSampledCount_reg[31]_0 [6]),
        .R(iReset));
  FDRE \rSampledCount_reg[7] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[7]),
        .Q(\rSampledCount_reg[31]_0 [7]),
        .R(iReset));
  FDRE \rSampledCount_reg[8] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[8]),
        .Q(\rSampledCount_reg[31]_0 [8]),
        .R(iReset));
  FDRE \rSampledCount_reg[9] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[9]),
        .Q(\rSampledCount_reg[31]_0 [9]),
        .R(iReset));
  CARRY8 rTimeCount0_carry
       (.CI(\rTimeCount_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry_n_0,rTimeCount0_carry_n_1,rTimeCount0_carry_n_2,rTimeCount0_carry_n_3,rTimeCount0_carry_n_4,rTimeCount0_carry_n_5,rTimeCount0_carry_n_6,rTimeCount0_carry_n_7}),
        .DI({\rTimeCount_reg_n_0_[8] ,\rTimeCount_reg_n_0_[7] ,\rTimeCount_reg_n_0_[6] ,\rTimeCount_reg_n_0_[5] ,\rTimeCount_reg_n_0_[4] ,\rTimeCount_reg_n_0_[3] ,\rTimeCount_reg_n_0_[2] ,\rTimeCount_reg_n_0_[1] }),
        .O({rTimeCount0_carry_n_8,rTimeCount0_carry_n_9,rTimeCount0_carry_n_10,rTimeCount0_carry_n_11,rTimeCount0_carry_n_12,rTimeCount0_carry_n_13,rTimeCount0_carry_n_14,rTimeCount0_carry_n_15}),
        .S({rTimeCount0_carry_i_1__1_n_0,rTimeCount0_carry_i_2__1_n_0,rTimeCount0_carry_i_3__1_n_0,rTimeCount0_carry_i_4__1_n_0,rTimeCount0_carry_i_5__1_n_0,rTimeCount0_carry_i_6__1_n_0,rTimeCount0_carry_i_7__1_n_0,rTimeCount0_carry_i_8__1_n_0}));
  CARRY8 rTimeCount0_carry__0
       (.CI(rTimeCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__0_n_0,rTimeCount0_carry__0_n_1,rTimeCount0_carry__0_n_2,rTimeCount0_carry__0_n_3,rTimeCount0_carry__0_n_4,rTimeCount0_carry__0_n_5,rTimeCount0_carry__0_n_6,rTimeCount0_carry__0_n_7}),
        .DI({\rTimeCount_reg_n_0_[16] ,\rTimeCount_reg_n_0_[15] ,\rTimeCount_reg_n_0_[14] ,\rTimeCount_reg_n_0_[13] ,\rTimeCount_reg_n_0_[12] ,\rTimeCount_reg_n_0_[11] ,\rTimeCount_reg_n_0_[10] ,\rTimeCount_reg_n_0_[9] }),
        .O({rTimeCount0_carry__0_n_8,rTimeCount0_carry__0_n_9,rTimeCount0_carry__0_n_10,rTimeCount0_carry__0_n_11,rTimeCount0_carry__0_n_12,rTimeCount0_carry__0_n_13,rTimeCount0_carry__0_n_14,rTimeCount0_carry__0_n_15}),
        .S({rTimeCount0_carry__0_i_1__1_n_0,rTimeCount0_carry__0_i_2__1_n_0,rTimeCount0_carry__0_i_3__1_n_0,rTimeCount0_carry__0_i_4__1_n_0,rTimeCount0_carry__0_i_5__1_n_0,rTimeCount0_carry__0_i_6__1_n_0,rTimeCount0_carry__0_i_7__1_n_0,rTimeCount0_carry__0_i_8__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_1__1
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .O(rTimeCount0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_2__1
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .O(rTimeCount0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_3__1
       (.I0(\rTimeCount_reg_n_0_[14] ),
        .O(rTimeCount0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_4__1
       (.I0(\rTimeCount_reg_n_0_[13] ),
        .O(rTimeCount0_carry__0_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_5__1
       (.I0(\rTimeCount_reg_n_0_[12] ),
        .O(rTimeCount0_carry__0_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_6__1
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .O(rTimeCount0_carry__0_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_7__1
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .O(rTimeCount0_carry__0_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_8__1
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .O(rTimeCount0_carry__0_i_8__1_n_0));
  CARRY8 rTimeCount0_carry__1
       (.CI(rTimeCount0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__1_n_0,rTimeCount0_carry__1_n_1,rTimeCount0_carry__1_n_2,rTimeCount0_carry__1_n_3,rTimeCount0_carry__1_n_4,rTimeCount0_carry__1_n_5,rTimeCount0_carry__1_n_6,rTimeCount0_carry__1_n_7}),
        .DI({\rTimeCount_reg_n_0_[24] ,\rTimeCount_reg_n_0_[23] ,\rTimeCount_reg_n_0_[22] ,\rTimeCount_reg_n_0_[21] ,\rTimeCount_reg_n_0_[20] ,\rTimeCount_reg_n_0_[19] ,\rTimeCount_reg_n_0_[18] ,\rTimeCount_reg_n_0_[17] }),
        .O({rTimeCount0_carry__1_n_8,rTimeCount0_carry__1_n_9,rTimeCount0_carry__1_n_10,rTimeCount0_carry__1_n_11,rTimeCount0_carry__1_n_12,rTimeCount0_carry__1_n_13,rTimeCount0_carry__1_n_14,rTimeCount0_carry__1_n_15}),
        .S({rTimeCount0_carry__1_i_1__1_n_0,rTimeCount0_carry__1_i_2__1_n_0,rTimeCount0_carry__1_i_3__1_n_0,rTimeCount0_carry__1_i_4__1_n_0,rTimeCount0_carry__1_i_5__1_n_0,rTimeCount0_carry__1_i_6__1_n_0,rTimeCount0_carry__1_i_7__1_n_0,rTimeCount0_carry__1_i_8__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_1__1
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .O(rTimeCount0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_2__1
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .O(rTimeCount0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_3__1
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .O(rTimeCount0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_4__1
       (.I0(\rTimeCount_reg_n_0_[21] ),
        .O(rTimeCount0_carry__1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_5__1
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .O(rTimeCount0_carry__1_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_6__1
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .O(rTimeCount0_carry__1_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_7__1
       (.I0(\rTimeCount_reg_n_0_[18] ),
        .O(rTimeCount0_carry__1_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_8__1
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .O(rTimeCount0_carry__1_i_8__1_n_0));
  CARRY8 rTimeCount0_carry__2
       (.CI(rTimeCount0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rTimeCount0_carry__2_CO_UNCONNECTED[7:6],rTimeCount0_carry__2_n_2,rTimeCount0_carry__2_n_3,rTimeCount0_carry__2_n_4,rTimeCount0_carry__2_n_5,rTimeCount0_carry__2_n_6,rTimeCount0_carry__2_n_7}),
        .DI({1'b0,1'b0,\rTimeCount_reg_n_0_[30] ,\rTimeCount_reg_n_0_[29] ,\rTimeCount_reg_n_0_[28] ,\rTimeCount_reg_n_0_[27] ,\rTimeCount_reg_n_0_[26] ,\rTimeCount_reg_n_0_[25] }),
        .O({NLW_rTimeCount0_carry__2_O_UNCONNECTED[7],rTimeCount0_carry__2_n_9,rTimeCount0_carry__2_n_10,rTimeCount0_carry__2_n_11,rTimeCount0_carry__2_n_12,rTimeCount0_carry__2_n_13,rTimeCount0_carry__2_n_14,rTimeCount0_carry__2_n_15}),
        .S({1'b0,rTimeCount0_carry__2_i_1__1_n_0,rTimeCount0_carry__2_i_2__1_n_0,rTimeCount0_carry__2_i_3__1_n_0,rTimeCount0_carry__2_i_4__1_n_0,rTimeCount0_carry__2_i_5__1_n_0,rTimeCount0_carry__2_i_6__1_n_0,rTimeCount0_carry__2_i_7__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_1__1
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .O(rTimeCount0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_2__1
       (.I0(\rTimeCount_reg_n_0_[30] ),
        .O(rTimeCount0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_3__1
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .O(rTimeCount0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_4__1
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .O(rTimeCount0_carry__2_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_5__1
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .O(rTimeCount0_carry__2_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_6__1
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .O(rTimeCount0_carry__2_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_7__1
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .O(rTimeCount0_carry__2_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_1__1
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .O(rTimeCount0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_2__1
       (.I0(\rTimeCount_reg_n_0_[7] ),
        .O(rTimeCount0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_3__1
       (.I0(\rTimeCount_reg_n_0_[6] ),
        .O(rTimeCount0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_4__1
       (.I0(\rTimeCount_reg_n_0_[5] ),
        .O(rTimeCount0_carry_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_5__1
       (.I0(\rTimeCount_reg_n_0_[4] ),
        .O(rTimeCount0_carry_i_5__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_6__1
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .O(rTimeCount0_carry_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_7__1
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .O(rTimeCount0_carry_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_8__1
       (.I0(\rTimeCount_reg_n_0_[1] ),
        .O(rTimeCount0_carry_i_8__1_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
    \rTimeCount[0]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[0]),
        .I5(\rTimeCount_reg_n_0_[0] ),
        .O(rTimeCount[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[10]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[10]),
        .I5(rTimeCount0_carry__0_n_14),
        .O(rTimeCount[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[11]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[11]),
        .I5(rTimeCount0_carry__0_n_13),
        .O(rTimeCount[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[12]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[12]),
        .I5(rTimeCount0_carry__0_n_12),
        .O(rTimeCount[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[13]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[13]),
        .I5(rTimeCount0_carry__0_n_11),
        .O(rTimeCount[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[14]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[14]),
        .I5(rTimeCount0_carry__0_n_10),
        .O(rTimeCount[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[15]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[15]),
        .I5(rTimeCount0_carry__0_n_9),
        .O(rTimeCount[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[16]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[16]),
        .I5(rTimeCount0_carry__0_n_8),
        .O(rTimeCount[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[17]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[17]),
        .I5(rTimeCount0_carry__1_n_15),
        .O(rTimeCount[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[18]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[18]),
        .I5(rTimeCount0_carry__1_n_14),
        .O(rTimeCount[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[19]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[19]),
        .I5(rTimeCount0_carry__1_n_13),
        .O(rTimeCount[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[1]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[1]),
        .I5(rTimeCount0_carry_n_15),
        .O(rTimeCount[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[20]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[20]),
        .I5(rTimeCount0_carry__1_n_12),
        .O(rTimeCount[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[21]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[21]),
        .I5(rTimeCount0_carry__1_n_11),
        .O(rTimeCount[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[22]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[22]),
        .I5(rTimeCount0_carry__1_n_10),
        .O(rTimeCount[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[23]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[23]),
        .I5(rTimeCount0_carry__1_n_9),
        .O(rTimeCount[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[24]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[24]),
        .I5(rTimeCount0_carry__1_n_8),
        .O(rTimeCount[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[25]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[25]),
        .I5(rTimeCount0_carry__2_n_15),
        .O(rTimeCount[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[26]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[26]),
        .I5(rTimeCount0_carry__2_n_14),
        .O(rTimeCount[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[27]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[27]),
        .I5(rTimeCount0_carry__2_n_13),
        .O(rTimeCount[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[28]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[28]),
        .I5(rTimeCount0_carry__2_n_12),
        .O(rTimeCount[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[29]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[29]),
        .I5(rTimeCount0_carry__2_n_11),
        .O(rTimeCount[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[2]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[2]),
        .I5(rTimeCount0_carry_n_14),
        .O(rTimeCount[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[30]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[30]),
        .I5(rTimeCount0_carry__2_n_10),
        .O(rTimeCount[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[31]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[31]),
        .I5(rTimeCount0_carry__2_n_9),
        .O(rTimeCount[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_2__1 
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .I1(\rTimeCount_reg_n_0_[2] ),
        .I2(\rTimeCount_reg_n_0_[23] ),
        .I3(\rTimeCount_reg_n_0_[22] ),
        .I4(\rTimeCount[31]_i_6__1_n_0 ),
        .O(\rTimeCount[31]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rTimeCount[31]_i_3__1 
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .I1(\rTimeCount_reg_n_0_[4] ),
        .I2(\rTimeCount_reg_n_0_[18] ),
        .I3(\rTimeCount_reg_n_0_[28] ),
        .I4(\rTimeCount[31]_i_7__1_n_0 ),
        .O(\rTimeCount[31]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_4__1 
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .I1(\rTimeCount_reg_n_0_[19] ),
        .I2(\rTimeCount_reg_n_0_[12] ),
        .I3(\rTimeCount_reg_n_0_[30] ),
        .I4(\rTimeCount[31]_i_8__1_n_0 ),
        .O(\rTimeCount[31]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_5__1 
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .I1(\rTimeCount_reg_n_0_[8] ),
        .I2(\rTimeCount_reg_n_0_[27] ),
        .I3(\rTimeCount_reg_n_0_[14] ),
        .I4(\rTimeCount[31]_i_9__1_n_0 ),
        .O(\rTimeCount[31]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_6__1 
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .I1(\rTimeCount_reg_n_0_[17] ),
        .I2(\rTimeCount_reg_n_0_[1] ),
        .I3(\rTimeCount_reg_n_0_[5] ),
        .O(\rTimeCount[31]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_7__1 
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .I1(\rTimeCount_reg_n_0_[7] ),
        .I2(\rTimeCount_reg_n_0_[6] ),
        .I3(\rTimeCount_reg_n_0_[11] ),
        .O(\rTimeCount[31]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_8__1 
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .I1(\rTimeCount_reg_n_0_[26] ),
        .I2(\rTimeCount_reg_n_0_[0] ),
        .I3(\rTimeCount_reg_n_0_[21] ),
        .O(\rTimeCount[31]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_9__1 
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .I1(\rTimeCount_reg_n_0_[20] ),
        .I2(\rTimeCount_reg_n_0_[13] ),
        .I3(\rTimeCount_reg_n_0_[24] ),
        .O(\rTimeCount[31]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[3]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[3]),
        .I5(rTimeCount0_carry_n_13),
        .O(rTimeCount[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[4]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[4]),
        .I5(rTimeCount0_carry_n_12),
        .O(rTimeCount[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[5]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[5]),
        .I5(rTimeCount0_carry_n_11),
        .O(rTimeCount[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[6]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[6]),
        .I5(rTimeCount0_carry_n_10),
        .O(rTimeCount[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[7]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[7]),
        .I5(rTimeCount0_carry_n_9),
        .O(rTimeCount[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[8]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[8]),
        .I5(rTimeCount0_carry_n_8),
        .O(rTimeCount[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[9]_i_1__1 
       (.I0(\rTimeCount[31]_i_2__1_n_0 ),
        .I1(\rTimeCount[31]_i_3__1_n_0 ),
        .I2(\rTimeCount[31]_i_4__1_n_0 ),
        .I3(\rTimeCount[31]_i_5__1_n_0 ),
        .I4(Q[9]),
        .I5(rTimeCount0_carry__0_n_15),
        .O(rTimeCount[9]));
  FDRE \rTimeCount_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[0]),
        .Q(\rTimeCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rTimeCount_reg[10] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[10]),
        .Q(\rTimeCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rTimeCount_reg[11] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[11]),
        .Q(\rTimeCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rTimeCount_reg[12] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[12]),
        .Q(\rTimeCount_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rTimeCount_reg[13] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[13]),
        .Q(\rTimeCount_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rTimeCount_reg[14] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[14]),
        .Q(\rTimeCount_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rTimeCount_reg[15] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[15]),
        .Q(\rTimeCount_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rTimeCount_reg[16] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[16]),
        .Q(\rTimeCount_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rTimeCount_reg[17] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[17]),
        .Q(\rTimeCount_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rTimeCount_reg[18] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[18]),
        .Q(\rTimeCount_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rTimeCount_reg[19] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[19]),
        .Q(\rTimeCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rTimeCount_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[1]),
        .Q(\rTimeCount_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rTimeCount_reg[20] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[20]),
        .Q(\rTimeCount_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rTimeCount_reg[21] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[21]),
        .Q(\rTimeCount_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rTimeCount_reg[22] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[22]),
        .Q(\rTimeCount_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rTimeCount_reg[23] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[23]),
        .Q(\rTimeCount_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rTimeCount_reg[24] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[24]),
        .Q(\rTimeCount_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rTimeCount_reg[25] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[25]),
        .Q(\rTimeCount_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rTimeCount_reg[26] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[26]),
        .Q(\rTimeCount_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rTimeCount_reg[27] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[27]),
        .Q(\rTimeCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rTimeCount_reg[28] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[28]),
        .Q(\rTimeCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rTimeCount_reg[29] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[29]),
        .Q(\rTimeCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rTimeCount_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[2]),
        .Q(\rTimeCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rTimeCount_reg[30] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[30]),
        .Q(\rTimeCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rTimeCount_reg[31] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[31]),
        .Q(\rTimeCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rTimeCount_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[3]),
        .Q(\rTimeCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rTimeCount_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[4]),
        .Q(\rTimeCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rTimeCount_reg[5] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[5]),
        .Q(\rTimeCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rTimeCount_reg[6] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[6]),
        .Q(\rTimeCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rTimeCount_reg[7] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[7]),
        .Q(\rTimeCount_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rTimeCount_reg[8] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[8]),
        .Q(\rTimeCount_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rTimeCount_reg[9] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[9]),
        .Q(\rTimeCount_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "ExtTimeCounter" *) 
module sys_top_t4nfc_hlper_0_0_ExtTimeCounter_13
   (D,
    \rSampledCount_reg[30]_0 ,
    \rSampledCount_reg[29]_0 ,
    \rSampledCount_reg[28]_0 ,
    \rSampledCount_reg[25]_0 ,
    \rSampledCount_reg[24]_0 ,
    \rSampledCount_reg[21]_0 ,
    \rSampledCount_reg[20]_0 ,
    \rSampledCount_reg[19]_0 ,
    \rSampledCount_reg[18]_0 ,
    \rSampledCount_reg[16]_0 ,
    \rSampledCount_reg[15]_0 ,
    \rSampledCount_reg[12]_0 ,
    \rSampledCount_reg[11]_0 ,
    \rSampledCount_reg[9]_0 ,
    \rSampledCount_reg[8]_0 ,
    \rSampledCount_reg[7]_0 ,
    \rSampledCount_reg[6]_0 ,
    \rSampledCount_reg[5]_0 ,
    \rSampledCount_reg[4]_0 ,
    \rSampledCount_reg[3]_0 ,
    \rSampledCount_reg[2]_0 ,
    \rSampledCount_reg[1]_0 ,
    \rSampledCount_reg[0]_0 ,
    \rCounter_reg[31]_0 ,
    iClock,
    iReset,
    \rReadData_reg[10] ,
    \rReadData_reg[10]_0 ,
    \rReadData_reg[10]_1 ,
    \rReadData_reg[10]_2 ,
    \rReadData_reg[13] ,
    \rReadData_reg[13]_0 ,
    \rReadData_reg[14] ,
    \rReadData_reg[14]_0 ,
    \rReadData_reg[17] ,
    \rReadData_reg[17]_0 ,
    \rReadData_reg[22] ,
    \rReadData_reg[22]_0 ,
    \rReadData_reg[23] ,
    \rReadData_reg[23]_0 ,
    \rReadData_reg[26] ,
    \rReadData_reg[26]_0 ,
    \rReadData_reg[27] ,
    \rReadData_reg[27]_0 ,
    \rReadData_reg[31] ,
    \rReadData_reg[31]_0 ,
    \rReadData_reg[31]_1 ,
    \rReadData_reg[31]_i_2_0 ,
    Q,
    \rReadData_reg[27]_1 ,
    \rReadData_reg[26]_1 ,
    \rReadData_reg[23]_1 ,
    \rReadData_reg[22]_1 ,
    \rReadData_reg[17]_1 ,
    \rReadData_reg[14]_1 ,
    \rReadData_reg[13]_1 ,
    \rReadData_reg[10]_3 ,
    \rPeriod_reg[31]_0 ,
    \rPeriod_reg[31]_1 );
  output [8:0]D;
  output \rSampledCount_reg[30]_0 ;
  output \rSampledCount_reg[29]_0 ;
  output \rSampledCount_reg[28]_0 ;
  output \rSampledCount_reg[25]_0 ;
  output \rSampledCount_reg[24]_0 ;
  output \rSampledCount_reg[21]_0 ;
  output \rSampledCount_reg[20]_0 ;
  output \rSampledCount_reg[19]_0 ;
  output \rSampledCount_reg[18]_0 ;
  output \rSampledCount_reg[16]_0 ;
  output \rSampledCount_reg[15]_0 ;
  output \rSampledCount_reg[12]_0 ;
  output \rSampledCount_reg[11]_0 ;
  output \rSampledCount_reg[9]_0 ;
  output \rSampledCount_reg[8]_0 ;
  output \rSampledCount_reg[7]_0 ;
  output \rSampledCount_reg[6]_0 ;
  output \rSampledCount_reg[5]_0 ;
  output \rSampledCount_reg[4]_0 ;
  output \rSampledCount_reg[3]_0 ;
  output \rSampledCount_reg[2]_0 ;
  output \rSampledCount_reg[1]_0 ;
  output \rSampledCount_reg[0]_0 ;
  input \rCounter_reg[31]_0 ;
  input iClock;
  input iReset;
  input [3:0]\rReadData_reg[10] ;
  input \rReadData_reg[10]_0 ;
  input \rReadData_reg[10]_1 ;
  input \rReadData_reg[10]_2 ;
  input \rReadData_reg[13] ;
  input \rReadData_reg[13]_0 ;
  input \rReadData_reg[14] ;
  input \rReadData_reg[14]_0 ;
  input \rReadData_reg[17] ;
  input \rReadData_reg[17]_0 ;
  input \rReadData_reg[22] ;
  input \rReadData_reg[22]_0 ;
  input \rReadData_reg[23] ;
  input \rReadData_reg[23]_0 ;
  input \rReadData_reg[26] ;
  input \rReadData_reg[26]_0 ;
  input \rReadData_reg[27] ;
  input \rReadData_reg[27]_0 ;
  input \rReadData_reg[31] ;
  input \rReadData_reg[31]_0 ;
  input \rReadData_reg[31]_1 ;
  input [31:0]\rReadData_reg[31]_i_2_0 ;
  input [31:0]Q;
  input \rReadData_reg[27]_1 ;
  input \rReadData_reg[26]_1 ;
  input \rReadData_reg[23]_1 ;
  input \rReadData_reg[22]_1 ;
  input \rReadData_reg[17]_1 ;
  input \rReadData_reg[14]_1 ;
  input \rReadData_reg[13]_1 ;
  input \rReadData_reg[10]_3 ;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [31:0]\rPeriod_reg[31]_1 ;

  wire [8:0]D;
  wire [31:0]Q;
  wire iClock;
  wire iReset;
  wire rCounter0;
  wire \rCounter[0]_i_4_n_0 ;
  wire [31:0]rCounter_reg;
  wire \rCounter_reg[0]_i_3_n_0 ;
  wire \rCounter_reg[0]_i_3_n_1 ;
  wire \rCounter_reg[0]_i_3_n_10 ;
  wire \rCounter_reg[0]_i_3_n_11 ;
  wire \rCounter_reg[0]_i_3_n_12 ;
  wire \rCounter_reg[0]_i_3_n_13 ;
  wire \rCounter_reg[0]_i_3_n_14 ;
  wire \rCounter_reg[0]_i_3_n_15 ;
  wire \rCounter_reg[0]_i_3_n_2 ;
  wire \rCounter_reg[0]_i_3_n_3 ;
  wire \rCounter_reg[0]_i_3_n_4 ;
  wire \rCounter_reg[0]_i_3_n_5 ;
  wire \rCounter_reg[0]_i_3_n_6 ;
  wire \rCounter_reg[0]_i_3_n_7 ;
  wire \rCounter_reg[0]_i_3_n_8 ;
  wire \rCounter_reg[0]_i_3_n_9 ;
  wire \rCounter_reg[16]_i_1__0_n_0 ;
  wire \rCounter_reg[16]_i_1__0_n_1 ;
  wire \rCounter_reg[16]_i_1__0_n_10 ;
  wire \rCounter_reg[16]_i_1__0_n_11 ;
  wire \rCounter_reg[16]_i_1__0_n_12 ;
  wire \rCounter_reg[16]_i_1__0_n_13 ;
  wire \rCounter_reg[16]_i_1__0_n_14 ;
  wire \rCounter_reg[16]_i_1__0_n_15 ;
  wire \rCounter_reg[16]_i_1__0_n_2 ;
  wire \rCounter_reg[16]_i_1__0_n_3 ;
  wire \rCounter_reg[16]_i_1__0_n_4 ;
  wire \rCounter_reg[16]_i_1__0_n_5 ;
  wire \rCounter_reg[16]_i_1__0_n_6 ;
  wire \rCounter_reg[16]_i_1__0_n_7 ;
  wire \rCounter_reg[16]_i_1__0_n_8 ;
  wire \rCounter_reg[16]_i_1__0_n_9 ;
  wire \rCounter_reg[24]_i_1__0_n_1 ;
  wire \rCounter_reg[24]_i_1__0_n_10 ;
  wire \rCounter_reg[24]_i_1__0_n_11 ;
  wire \rCounter_reg[24]_i_1__0_n_12 ;
  wire \rCounter_reg[24]_i_1__0_n_13 ;
  wire \rCounter_reg[24]_i_1__0_n_14 ;
  wire \rCounter_reg[24]_i_1__0_n_15 ;
  wire \rCounter_reg[24]_i_1__0_n_2 ;
  wire \rCounter_reg[24]_i_1__0_n_3 ;
  wire \rCounter_reg[24]_i_1__0_n_4 ;
  wire \rCounter_reg[24]_i_1__0_n_5 ;
  wire \rCounter_reg[24]_i_1__0_n_6 ;
  wire \rCounter_reg[24]_i_1__0_n_7 ;
  wire \rCounter_reg[24]_i_1__0_n_8 ;
  wire \rCounter_reg[24]_i_1__0_n_9 ;
  wire \rCounter_reg[31]_0 ;
  wire \rCounter_reg[8]_i_1__0_n_0 ;
  wire \rCounter_reg[8]_i_1__0_n_1 ;
  wire \rCounter_reg[8]_i_1__0_n_10 ;
  wire \rCounter_reg[8]_i_1__0_n_11 ;
  wire \rCounter_reg[8]_i_1__0_n_12 ;
  wire \rCounter_reg[8]_i_1__0_n_13 ;
  wire \rCounter_reg[8]_i_1__0_n_14 ;
  wire \rCounter_reg[8]_i_1__0_n_15 ;
  wire \rCounter_reg[8]_i_1__0_n_2 ;
  wire \rCounter_reg[8]_i_1__0_n_3 ;
  wire \rCounter_reg[8]_i_1__0_n_4 ;
  wire \rCounter_reg[8]_i_1__0_n_5 ;
  wire \rCounter_reg[8]_i_1__0_n_6 ;
  wire \rCounter_reg[8]_i_1__0_n_7 ;
  wire \rCounter_reg[8]_i_1__0_n_8 ;
  wire \rCounter_reg[8]_i_1__0_n_9 ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire [31:0]\rPeriod_reg[31]_1 ;
  wire \rPeriod_reg_n_0_[0] ;
  wire \rPeriod_reg_n_0_[10] ;
  wire \rPeriod_reg_n_0_[11] ;
  wire \rPeriod_reg_n_0_[12] ;
  wire \rPeriod_reg_n_0_[13] ;
  wire \rPeriod_reg_n_0_[14] ;
  wire \rPeriod_reg_n_0_[15] ;
  wire \rPeriod_reg_n_0_[16] ;
  wire \rPeriod_reg_n_0_[17] ;
  wire \rPeriod_reg_n_0_[18] ;
  wire \rPeriod_reg_n_0_[19] ;
  wire \rPeriod_reg_n_0_[1] ;
  wire \rPeriod_reg_n_0_[20] ;
  wire \rPeriod_reg_n_0_[21] ;
  wire \rPeriod_reg_n_0_[22] ;
  wire \rPeriod_reg_n_0_[23] ;
  wire \rPeriod_reg_n_0_[24] ;
  wire \rPeriod_reg_n_0_[25] ;
  wire \rPeriod_reg_n_0_[26] ;
  wire \rPeriod_reg_n_0_[27] ;
  wire \rPeriod_reg_n_0_[28] ;
  wire \rPeriod_reg_n_0_[29] ;
  wire \rPeriod_reg_n_0_[2] ;
  wire \rPeriod_reg_n_0_[30] ;
  wire \rPeriod_reg_n_0_[31] ;
  wire \rPeriod_reg_n_0_[3] ;
  wire \rPeriod_reg_n_0_[4] ;
  wire \rPeriod_reg_n_0_[5] ;
  wire \rPeriod_reg_n_0_[6] ;
  wire \rPeriod_reg_n_0_[7] ;
  wire \rPeriod_reg_n_0_[8] ;
  wire \rPeriod_reg_n_0_[9] ;
  wire \rReadData[10]_i_5_n_0 ;
  wire \rReadData[13]_i_5_n_0 ;
  wire \rReadData[14]_i_5_n_0 ;
  wire \rReadData[17]_i_5_n_0 ;
  wire \rReadData[22]_i_5_n_0 ;
  wire \rReadData[23]_i_5_n_0 ;
  wire \rReadData[26]_i_5_n_0 ;
  wire \rReadData[27]_i_5_n_0 ;
  wire \rReadData[31]_i_6_n_0 ;
  wire [3:0]\rReadData_reg[10] ;
  wire \rReadData_reg[10]_0 ;
  wire \rReadData_reg[10]_1 ;
  wire \rReadData_reg[10]_2 ;
  wire \rReadData_reg[10]_3 ;
  wire \rReadData_reg[10]_i_2_n_0 ;
  wire \rReadData_reg[13] ;
  wire \rReadData_reg[13]_0 ;
  wire \rReadData_reg[13]_1 ;
  wire \rReadData_reg[13]_i_2_n_0 ;
  wire \rReadData_reg[14] ;
  wire \rReadData_reg[14]_0 ;
  wire \rReadData_reg[14]_1 ;
  wire \rReadData_reg[14]_i_2_n_0 ;
  wire \rReadData_reg[17] ;
  wire \rReadData_reg[17]_0 ;
  wire \rReadData_reg[17]_1 ;
  wire \rReadData_reg[17]_i_2_n_0 ;
  wire \rReadData_reg[22] ;
  wire \rReadData_reg[22]_0 ;
  wire \rReadData_reg[22]_1 ;
  wire \rReadData_reg[22]_i_2_n_0 ;
  wire \rReadData_reg[23] ;
  wire \rReadData_reg[23]_0 ;
  wire \rReadData_reg[23]_1 ;
  wire \rReadData_reg[23]_i_2_n_0 ;
  wire \rReadData_reg[26] ;
  wire \rReadData_reg[26]_0 ;
  wire \rReadData_reg[26]_1 ;
  wire \rReadData_reg[26]_i_2_n_0 ;
  wire \rReadData_reg[27] ;
  wire \rReadData_reg[27]_0 ;
  wire \rReadData_reg[27]_1 ;
  wire \rReadData_reg[27]_i_2_n_0 ;
  wire \rReadData_reg[31] ;
  wire \rReadData_reg[31]_0 ;
  wire \rReadData_reg[31]_1 ;
  wire [31:0]\rReadData_reg[31]_i_2_0 ;
  wire \rReadData_reg[31]_i_2_n_0 ;
  wire rSampledCount;
  wire \rSampledCount_reg[0]_0 ;
  wire \rSampledCount_reg[11]_0 ;
  wire \rSampledCount_reg[12]_0 ;
  wire \rSampledCount_reg[15]_0 ;
  wire \rSampledCount_reg[16]_0 ;
  wire \rSampledCount_reg[18]_0 ;
  wire \rSampledCount_reg[19]_0 ;
  wire \rSampledCount_reg[1]_0 ;
  wire \rSampledCount_reg[20]_0 ;
  wire \rSampledCount_reg[21]_0 ;
  wire \rSampledCount_reg[24]_0 ;
  wire \rSampledCount_reg[25]_0 ;
  wire \rSampledCount_reg[28]_0 ;
  wire \rSampledCount_reg[29]_0 ;
  wire \rSampledCount_reg[2]_0 ;
  wire \rSampledCount_reg[30]_0 ;
  wire \rSampledCount_reg[3]_0 ;
  wire \rSampledCount_reg[4]_0 ;
  wire \rSampledCount_reg[5]_0 ;
  wire \rSampledCount_reg[6]_0 ;
  wire \rSampledCount_reg[7]_0 ;
  wire \rSampledCount_reg[8]_0 ;
  wire \rSampledCount_reg[9]_0 ;
  wire \rSampledCount_reg_n_0_[0] ;
  wire \rSampledCount_reg_n_0_[10] ;
  wire \rSampledCount_reg_n_0_[11] ;
  wire \rSampledCount_reg_n_0_[12] ;
  wire \rSampledCount_reg_n_0_[13] ;
  wire \rSampledCount_reg_n_0_[14] ;
  wire \rSampledCount_reg_n_0_[15] ;
  wire \rSampledCount_reg_n_0_[16] ;
  wire \rSampledCount_reg_n_0_[17] ;
  wire \rSampledCount_reg_n_0_[18] ;
  wire \rSampledCount_reg_n_0_[19] ;
  wire \rSampledCount_reg_n_0_[1] ;
  wire \rSampledCount_reg_n_0_[20] ;
  wire \rSampledCount_reg_n_0_[21] ;
  wire \rSampledCount_reg_n_0_[22] ;
  wire \rSampledCount_reg_n_0_[23] ;
  wire \rSampledCount_reg_n_0_[24] ;
  wire \rSampledCount_reg_n_0_[25] ;
  wire \rSampledCount_reg_n_0_[26] ;
  wire \rSampledCount_reg_n_0_[27] ;
  wire \rSampledCount_reg_n_0_[28] ;
  wire \rSampledCount_reg_n_0_[29] ;
  wire \rSampledCount_reg_n_0_[2] ;
  wire \rSampledCount_reg_n_0_[30] ;
  wire \rSampledCount_reg_n_0_[31] ;
  wire \rSampledCount_reg_n_0_[3] ;
  wire \rSampledCount_reg_n_0_[4] ;
  wire \rSampledCount_reg_n_0_[5] ;
  wire \rSampledCount_reg_n_0_[6] ;
  wire \rSampledCount_reg_n_0_[7] ;
  wire \rSampledCount_reg_n_0_[8] ;
  wire \rSampledCount_reg_n_0_[9] ;
  wire [31:0]rTimeCount;
  wire rTimeCount0_carry__0_i_1__0_n_0;
  wire rTimeCount0_carry__0_i_2__0_n_0;
  wire rTimeCount0_carry__0_i_3__0_n_0;
  wire rTimeCount0_carry__0_i_4__0_n_0;
  wire rTimeCount0_carry__0_i_5__0_n_0;
  wire rTimeCount0_carry__0_i_6__0_n_0;
  wire rTimeCount0_carry__0_i_7__0_n_0;
  wire rTimeCount0_carry__0_i_8__0_n_0;
  wire rTimeCount0_carry__0_n_0;
  wire rTimeCount0_carry__0_n_1;
  wire rTimeCount0_carry__0_n_10;
  wire rTimeCount0_carry__0_n_11;
  wire rTimeCount0_carry__0_n_12;
  wire rTimeCount0_carry__0_n_13;
  wire rTimeCount0_carry__0_n_14;
  wire rTimeCount0_carry__0_n_15;
  wire rTimeCount0_carry__0_n_2;
  wire rTimeCount0_carry__0_n_3;
  wire rTimeCount0_carry__0_n_4;
  wire rTimeCount0_carry__0_n_5;
  wire rTimeCount0_carry__0_n_6;
  wire rTimeCount0_carry__0_n_7;
  wire rTimeCount0_carry__0_n_8;
  wire rTimeCount0_carry__0_n_9;
  wire rTimeCount0_carry__1_i_1__0_n_0;
  wire rTimeCount0_carry__1_i_2__0_n_0;
  wire rTimeCount0_carry__1_i_3__0_n_0;
  wire rTimeCount0_carry__1_i_4__0_n_0;
  wire rTimeCount0_carry__1_i_5__0_n_0;
  wire rTimeCount0_carry__1_i_6__0_n_0;
  wire rTimeCount0_carry__1_i_7__0_n_0;
  wire rTimeCount0_carry__1_i_8__0_n_0;
  wire rTimeCount0_carry__1_n_0;
  wire rTimeCount0_carry__1_n_1;
  wire rTimeCount0_carry__1_n_10;
  wire rTimeCount0_carry__1_n_11;
  wire rTimeCount0_carry__1_n_12;
  wire rTimeCount0_carry__1_n_13;
  wire rTimeCount0_carry__1_n_14;
  wire rTimeCount0_carry__1_n_15;
  wire rTimeCount0_carry__1_n_2;
  wire rTimeCount0_carry__1_n_3;
  wire rTimeCount0_carry__1_n_4;
  wire rTimeCount0_carry__1_n_5;
  wire rTimeCount0_carry__1_n_6;
  wire rTimeCount0_carry__1_n_7;
  wire rTimeCount0_carry__1_n_8;
  wire rTimeCount0_carry__1_n_9;
  wire rTimeCount0_carry__2_i_1__0_n_0;
  wire rTimeCount0_carry__2_i_2__0_n_0;
  wire rTimeCount0_carry__2_i_3__0_n_0;
  wire rTimeCount0_carry__2_i_4__0_n_0;
  wire rTimeCount0_carry__2_i_5__0_n_0;
  wire rTimeCount0_carry__2_i_6__0_n_0;
  wire rTimeCount0_carry__2_i_7__0_n_0;
  wire rTimeCount0_carry__2_n_10;
  wire rTimeCount0_carry__2_n_11;
  wire rTimeCount0_carry__2_n_12;
  wire rTimeCount0_carry__2_n_13;
  wire rTimeCount0_carry__2_n_14;
  wire rTimeCount0_carry__2_n_15;
  wire rTimeCount0_carry__2_n_2;
  wire rTimeCount0_carry__2_n_3;
  wire rTimeCount0_carry__2_n_4;
  wire rTimeCount0_carry__2_n_5;
  wire rTimeCount0_carry__2_n_6;
  wire rTimeCount0_carry__2_n_7;
  wire rTimeCount0_carry__2_n_9;
  wire rTimeCount0_carry_i_1__0_n_0;
  wire rTimeCount0_carry_i_2__0_n_0;
  wire rTimeCount0_carry_i_3__0_n_0;
  wire rTimeCount0_carry_i_4__0_n_0;
  wire rTimeCount0_carry_i_5__0_n_0;
  wire rTimeCount0_carry_i_6__0_n_0;
  wire rTimeCount0_carry_i_7__0_n_0;
  wire rTimeCount0_carry_i_8__0_n_0;
  wire rTimeCount0_carry_n_0;
  wire rTimeCount0_carry_n_1;
  wire rTimeCount0_carry_n_10;
  wire rTimeCount0_carry_n_11;
  wire rTimeCount0_carry_n_12;
  wire rTimeCount0_carry_n_13;
  wire rTimeCount0_carry_n_14;
  wire rTimeCount0_carry_n_15;
  wire rTimeCount0_carry_n_2;
  wire rTimeCount0_carry_n_3;
  wire rTimeCount0_carry_n_4;
  wire rTimeCount0_carry_n_5;
  wire rTimeCount0_carry_n_6;
  wire rTimeCount0_carry_n_7;
  wire rTimeCount0_carry_n_8;
  wire rTimeCount0_carry_n_9;
  wire \rTimeCount[31]_i_2__0_n_0 ;
  wire \rTimeCount[31]_i_3__0_n_0 ;
  wire \rTimeCount[31]_i_4__0_n_0 ;
  wire \rTimeCount[31]_i_5__0_n_0 ;
  wire \rTimeCount[31]_i_6__0_n_0 ;
  wire \rTimeCount[31]_i_7__0_n_0 ;
  wire \rTimeCount[31]_i_8__0_n_0 ;
  wire \rTimeCount[31]_i_9__0_n_0 ;
  wire \rTimeCount_reg_n_0_[0] ;
  wire \rTimeCount_reg_n_0_[10] ;
  wire \rTimeCount_reg_n_0_[11] ;
  wire \rTimeCount_reg_n_0_[12] ;
  wire \rTimeCount_reg_n_0_[13] ;
  wire \rTimeCount_reg_n_0_[14] ;
  wire \rTimeCount_reg_n_0_[15] ;
  wire \rTimeCount_reg_n_0_[16] ;
  wire \rTimeCount_reg_n_0_[17] ;
  wire \rTimeCount_reg_n_0_[18] ;
  wire \rTimeCount_reg_n_0_[19] ;
  wire \rTimeCount_reg_n_0_[1] ;
  wire \rTimeCount_reg_n_0_[20] ;
  wire \rTimeCount_reg_n_0_[21] ;
  wire \rTimeCount_reg_n_0_[22] ;
  wire \rTimeCount_reg_n_0_[23] ;
  wire \rTimeCount_reg_n_0_[24] ;
  wire \rTimeCount_reg_n_0_[25] ;
  wire \rTimeCount_reg_n_0_[26] ;
  wire \rTimeCount_reg_n_0_[27] ;
  wire \rTimeCount_reg_n_0_[28] ;
  wire \rTimeCount_reg_n_0_[29] ;
  wire \rTimeCount_reg_n_0_[2] ;
  wire \rTimeCount_reg_n_0_[30] ;
  wire \rTimeCount_reg_n_0_[31] ;
  wire \rTimeCount_reg_n_0_[3] ;
  wire \rTimeCount_reg_n_0_[4] ;
  wire \rTimeCount_reg_n_0_[5] ;
  wire \rTimeCount_reg_n_0_[6] ;
  wire \rTimeCount_reg_n_0_[7] ;
  wire \rTimeCount_reg_n_0_[8] ;
  wire \rTimeCount_reg_n_0_[9] ;
  wire [7:7]\NLW_rCounter_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [7:6]NLW_rTimeCount0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_rTimeCount0_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \rCounter[0]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(iReset),
        .O(rCounter0));
  LUT1 #(
    .INIT(2'h1)) 
    \rCounter[0]_i_4 
       (.I0(rCounter_reg[0]),
        .O(\rCounter[0]_i_4_n_0 ));
  FDRE \rCounter_reg[0] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3_n_15 ),
        .Q(rCounter_reg[0]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[0]_i_3_n_0 ,\rCounter_reg[0]_i_3_n_1 ,\rCounter_reg[0]_i_3_n_2 ,\rCounter_reg[0]_i_3_n_3 ,\rCounter_reg[0]_i_3_n_4 ,\rCounter_reg[0]_i_3_n_5 ,\rCounter_reg[0]_i_3_n_6 ,\rCounter_reg[0]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\rCounter_reg[0]_i_3_n_8 ,\rCounter_reg[0]_i_3_n_9 ,\rCounter_reg[0]_i_3_n_10 ,\rCounter_reg[0]_i_3_n_11 ,\rCounter_reg[0]_i_3_n_12 ,\rCounter_reg[0]_i_3_n_13 ,\rCounter_reg[0]_i_3_n_14 ,\rCounter_reg[0]_i_3_n_15 }),
        .S({rCounter_reg[7:1],\rCounter[0]_i_4_n_0 }));
  FDRE \rCounter_reg[10] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__0_n_13 ),
        .Q(rCounter_reg[10]),
        .R(rCounter0));
  FDRE \rCounter_reg[11] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__0_n_12 ),
        .Q(rCounter_reg[11]),
        .R(rCounter0));
  FDRE \rCounter_reg[12] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__0_n_11 ),
        .Q(rCounter_reg[12]),
        .R(rCounter0));
  FDRE \rCounter_reg[13] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__0_n_10 ),
        .Q(rCounter_reg[13]),
        .R(rCounter0));
  FDRE \rCounter_reg[14] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__0_n_9 ),
        .Q(rCounter_reg[14]),
        .R(rCounter0));
  FDRE \rCounter_reg[15] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__0_n_8 ),
        .Q(rCounter_reg[15]),
        .R(rCounter0));
  FDRE \rCounter_reg[16] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__0_n_15 ),
        .Q(rCounter_reg[16]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[16]_i_1__0 
       (.CI(\rCounter_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[16]_i_1__0_n_0 ,\rCounter_reg[16]_i_1__0_n_1 ,\rCounter_reg[16]_i_1__0_n_2 ,\rCounter_reg[16]_i_1__0_n_3 ,\rCounter_reg[16]_i_1__0_n_4 ,\rCounter_reg[16]_i_1__0_n_5 ,\rCounter_reg[16]_i_1__0_n_6 ,\rCounter_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[16]_i_1__0_n_8 ,\rCounter_reg[16]_i_1__0_n_9 ,\rCounter_reg[16]_i_1__0_n_10 ,\rCounter_reg[16]_i_1__0_n_11 ,\rCounter_reg[16]_i_1__0_n_12 ,\rCounter_reg[16]_i_1__0_n_13 ,\rCounter_reg[16]_i_1__0_n_14 ,\rCounter_reg[16]_i_1__0_n_15 }),
        .S(rCounter_reg[23:16]));
  FDRE \rCounter_reg[17] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__0_n_14 ),
        .Q(rCounter_reg[17]),
        .R(rCounter0));
  FDRE \rCounter_reg[18] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__0_n_13 ),
        .Q(rCounter_reg[18]),
        .R(rCounter0));
  FDRE \rCounter_reg[19] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__0_n_12 ),
        .Q(rCounter_reg[19]),
        .R(rCounter0));
  FDRE \rCounter_reg[1] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3_n_14 ),
        .Q(rCounter_reg[1]),
        .R(rCounter0));
  FDRE \rCounter_reg[20] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__0_n_11 ),
        .Q(rCounter_reg[20]),
        .R(rCounter0));
  FDRE \rCounter_reg[21] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__0_n_10 ),
        .Q(rCounter_reg[21]),
        .R(rCounter0));
  FDRE \rCounter_reg[22] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__0_n_9 ),
        .Q(rCounter_reg[22]),
        .R(rCounter0));
  FDRE \rCounter_reg[23] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[16]_i_1__0_n_8 ),
        .Q(rCounter_reg[23]),
        .R(rCounter0));
  FDRE \rCounter_reg[24] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__0_n_15 ),
        .Q(rCounter_reg[24]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[24]_i_1__0 
       (.CI(\rCounter_reg[16]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCounter_reg[24]_i_1__0_CO_UNCONNECTED [7],\rCounter_reg[24]_i_1__0_n_1 ,\rCounter_reg[24]_i_1__0_n_2 ,\rCounter_reg[24]_i_1__0_n_3 ,\rCounter_reg[24]_i_1__0_n_4 ,\rCounter_reg[24]_i_1__0_n_5 ,\rCounter_reg[24]_i_1__0_n_6 ,\rCounter_reg[24]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[24]_i_1__0_n_8 ,\rCounter_reg[24]_i_1__0_n_9 ,\rCounter_reg[24]_i_1__0_n_10 ,\rCounter_reg[24]_i_1__0_n_11 ,\rCounter_reg[24]_i_1__0_n_12 ,\rCounter_reg[24]_i_1__0_n_13 ,\rCounter_reg[24]_i_1__0_n_14 ,\rCounter_reg[24]_i_1__0_n_15 }),
        .S(rCounter_reg[31:24]));
  FDRE \rCounter_reg[25] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__0_n_14 ),
        .Q(rCounter_reg[25]),
        .R(rCounter0));
  FDRE \rCounter_reg[26] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__0_n_13 ),
        .Q(rCounter_reg[26]),
        .R(rCounter0));
  FDRE \rCounter_reg[27] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__0_n_12 ),
        .Q(rCounter_reg[27]),
        .R(rCounter0));
  FDRE \rCounter_reg[28] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__0_n_11 ),
        .Q(rCounter_reg[28]),
        .R(rCounter0));
  FDRE \rCounter_reg[29] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__0_n_10 ),
        .Q(rCounter_reg[29]),
        .R(rCounter0));
  FDRE \rCounter_reg[2] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3_n_13 ),
        .Q(rCounter_reg[2]),
        .R(rCounter0));
  FDRE \rCounter_reg[30] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__0_n_9 ),
        .Q(rCounter_reg[30]),
        .R(rCounter0));
  FDRE \rCounter_reg[31] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[24]_i_1__0_n_8 ),
        .Q(rCounter_reg[31]),
        .R(rCounter0));
  FDRE \rCounter_reg[3] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3_n_12 ),
        .Q(rCounter_reg[3]),
        .R(rCounter0));
  FDRE \rCounter_reg[4] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3_n_11 ),
        .Q(rCounter_reg[4]),
        .R(rCounter0));
  FDRE \rCounter_reg[5] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3_n_10 ),
        .Q(rCounter_reg[5]),
        .R(rCounter0));
  FDRE \rCounter_reg[6] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3_n_9 ),
        .Q(rCounter_reg[6]),
        .R(rCounter0));
  FDRE \rCounter_reg[7] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[0]_i_3_n_8 ),
        .Q(rCounter_reg[7]),
        .R(rCounter0));
  FDRE \rCounter_reg[8] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__0_n_15 ),
        .Q(rCounter_reg[8]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[8]_i_1__0 
       (.CI(\rCounter_reg[0]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[8]_i_1__0_n_0 ,\rCounter_reg[8]_i_1__0_n_1 ,\rCounter_reg[8]_i_1__0_n_2 ,\rCounter_reg[8]_i_1__0_n_3 ,\rCounter_reg[8]_i_1__0_n_4 ,\rCounter_reg[8]_i_1__0_n_5 ,\rCounter_reg[8]_i_1__0_n_6 ,\rCounter_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[8]_i_1__0_n_8 ,\rCounter_reg[8]_i_1__0_n_9 ,\rCounter_reg[8]_i_1__0_n_10 ,\rCounter_reg[8]_i_1__0_n_11 ,\rCounter_reg[8]_i_1__0_n_12 ,\rCounter_reg[8]_i_1__0_n_13 ,\rCounter_reg[8]_i_1__0_n_14 ,\rCounter_reg[8]_i_1__0_n_15 }),
        .S(rCounter_reg[15:8]));
  FDRE \rCounter_reg[9] 
       (.C(iClock),
        .CE(\rCounter_reg[31]_0 ),
        .D(\rCounter_reg[8]_i_1__0_n_14 ),
        .Q(rCounter_reg[9]),
        .R(rCounter0));
  FDRE \rPeriod_reg[0] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [0]),
        .Q(\rPeriod_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rPeriod_reg[10] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [10]),
        .Q(\rPeriod_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rPeriod_reg[11] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [11]),
        .Q(\rPeriod_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rPeriod_reg[12] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [12]),
        .Q(\rPeriod_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rPeriod_reg[13] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [13]),
        .Q(\rPeriod_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rPeriod_reg[14] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [14]),
        .Q(\rPeriod_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rPeriod_reg[15] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [15]),
        .Q(\rPeriod_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rPeriod_reg[16] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [16]),
        .Q(\rPeriod_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rPeriod_reg[17] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [17]),
        .Q(\rPeriod_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rPeriod_reg[18] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [18]),
        .Q(\rPeriod_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rPeriod_reg[19] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [19]),
        .Q(\rPeriod_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rPeriod_reg[1] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [1]),
        .Q(\rPeriod_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rPeriod_reg[20] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [20]),
        .Q(\rPeriod_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rPeriod_reg[21] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [21]),
        .Q(\rPeriod_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rPeriod_reg[22] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [22]),
        .Q(\rPeriod_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rPeriod_reg[23] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [23]),
        .Q(\rPeriod_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rPeriod_reg[24] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [24]),
        .Q(\rPeriod_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rPeriod_reg[25] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [25]),
        .Q(\rPeriod_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rPeriod_reg[26] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [26]),
        .Q(\rPeriod_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rPeriod_reg[27] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [27]),
        .Q(\rPeriod_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rPeriod_reg[28] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [28]),
        .Q(\rPeriod_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rPeriod_reg[29] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [29]),
        .Q(\rPeriod_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rPeriod_reg[2] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [2]),
        .Q(\rPeriod_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rPeriod_reg[30] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [30]),
        .Q(\rPeriod_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rPeriod_reg[31] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [31]),
        .Q(\rPeriod_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rPeriod_reg[3] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [3]),
        .Q(\rPeriod_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rPeriod_reg[4] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [4]),
        .Q(\rPeriod_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rPeriod_reg[5] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [5]),
        .Q(\rPeriod_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rPeriod_reg[6] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [6]),
        .Q(\rPeriod_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rPeriod_reg[7] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [7]),
        .Q(\rPeriod_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rPeriod_reg[8] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [8]),
        .Q(\rPeriod_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rPeriod_reg[9] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(\rPeriod_reg[31]_1 [9]),
        .Q(\rPeriod_reg_n_0_[9] ),
        .R(iReset));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[0]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[0] ),
        .I1(\rPeriod_reg_n_0_[0] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [0]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[0]),
        .O(\rSampledCount_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rReadData[10]_i_1 
       (.I0(\rReadData_reg[10]_i_2_n_0 ),
        .I1(\rReadData_reg[10] [3]),
        .I2(\rReadData_reg[10]_0 ),
        .I3(\rReadData_reg[10] [2]),
        .I4(\rReadData_reg[10]_1 ),
        .I5(\rReadData_reg[10]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[10]_i_5 
       (.I0(\rSampledCount_reg_n_0_[10] ),
        .I1(\rPeriod_reg_n_0_[10] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [10]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[10]),
        .O(\rReadData[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[11]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[11] ),
        .I1(\rPeriod_reg_n_0_[11] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [11]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[11]),
        .O(\rSampledCount_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[12]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[12] ),
        .I1(\rPeriod_reg_n_0_[12] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [12]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[12]),
        .O(\rSampledCount_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rReadData[13]_i_1 
       (.I0(\rReadData_reg[13]_i_2_n_0 ),
        .I1(\rReadData_reg[10] [3]),
        .I2(\rReadData_reg[13] ),
        .I3(\rReadData_reg[10] [2]),
        .I4(\rReadData_reg[13]_0 ),
        .I5(\rReadData_reg[10]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[13]_i_5 
       (.I0(\rSampledCount_reg_n_0_[13] ),
        .I1(\rPeriod_reg_n_0_[13] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [13]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[13]),
        .O(\rReadData[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rReadData[14]_i_1 
       (.I0(\rReadData_reg[14]_i_2_n_0 ),
        .I1(\rReadData_reg[10] [3]),
        .I2(\rReadData_reg[14] ),
        .I3(\rReadData_reg[10] [2]),
        .I4(\rReadData_reg[14]_0 ),
        .I5(\rReadData_reg[10]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[14]_i_5 
       (.I0(\rSampledCount_reg_n_0_[14] ),
        .I1(\rPeriod_reg_n_0_[14] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [14]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[14]),
        .O(\rReadData[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[15]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[15] ),
        .I1(\rPeriod_reg_n_0_[15] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [15]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[15]),
        .O(\rSampledCount_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[16]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[16] ),
        .I1(\rPeriod_reg_n_0_[16] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [16]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[16]),
        .O(\rSampledCount_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rReadData[17]_i_1 
       (.I0(\rReadData_reg[17]_i_2_n_0 ),
        .I1(\rReadData_reg[10] [3]),
        .I2(\rReadData_reg[17] ),
        .I3(\rReadData_reg[10] [2]),
        .I4(\rReadData_reg[17]_0 ),
        .I5(\rReadData_reg[10]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[17]_i_5 
       (.I0(\rSampledCount_reg_n_0_[17] ),
        .I1(\rPeriod_reg_n_0_[17] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [17]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[17]),
        .O(\rReadData[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[18]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[18] ),
        .I1(\rPeriod_reg_n_0_[18] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [18]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[18]),
        .O(\rSampledCount_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[19]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[19] ),
        .I1(\rPeriod_reg_n_0_[19] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [19]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[19]),
        .O(\rSampledCount_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[1]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[1] ),
        .I1(\rPeriod_reg_n_0_[1] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [1]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[1]),
        .O(\rSampledCount_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[20]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[20] ),
        .I1(\rPeriod_reg_n_0_[20] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [20]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[20]),
        .O(\rSampledCount_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[21]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[21] ),
        .I1(\rPeriod_reg_n_0_[21] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [21]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[21]),
        .O(\rSampledCount_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rReadData[22]_i_1 
       (.I0(\rReadData_reg[22]_i_2_n_0 ),
        .I1(\rReadData_reg[10] [3]),
        .I2(\rReadData_reg[22] ),
        .I3(\rReadData_reg[10] [2]),
        .I4(\rReadData_reg[22]_0 ),
        .I5(\rReadData_reg[10]_2 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[22]_i_5 
       (.I0(\rSampledCount_reg_n_0_[22] ),
        .I1(\rPeriod_reg_n_0_[22] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [22]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[22]),
        .O(\rReadData[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rReadData[23]_i_1 
       (.I0(\rReadData_reg[23]_i_2_n_0 ),
        .I1(\rReadData_reg[10] [3]),
        .I2(\rReadData_reg[23] ),
        .I3(\rReadData_reg[10] [2]),
        .I4(\rReadData_reg[23]_0 ),
        .I5(\rReadData_reg[10]_2 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[23]_i_5 
       (.I0(\rSampledCount_reg_n_0_[23] ),
        .I1(\rPeriod_reg_n_0_[23] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [23]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[23]),
        .O(\rReadData[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[24]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[24] ),
        .I1(\rPeriod_reg_n_0_[24] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [24]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[24]),
        .O(\rSampledCount_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[25]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[25] ),
        .I1(\rPeriod_reg_n_0_[25] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [25]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[25]),
        .O(\rSampledCount_reg[25]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rReadData[26]_i_1 
       (.I0(\rReadData_reg[26]_i_2_n_0 ),
        .I1(\rReadData_reg[10] [3]),
        .I2(\rReadData_reg[26] ),
        .I3(\rReadData_reg[10] [2]),
        .I4(\rReadData_reg[26]_0 ),
        .I5(\rReadData_reg[10]_2 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[26]_i_5 
       (.I0(\rSampledCount_reg_n_0_[26] ),
        .I1(\rPeriod_reg_n_0_[26] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [26]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[26]),
        .O(\rReadData[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rReadData[27]_i_1 
       (.I0(\rReadData_reg[27]_i_2_n_0 ),
        .I1(\rReadData_reg[10] [3]),
        .I2(\rReadData_reg[27] ),
        .I3(\rReadData_reg[10] [2]),
        .I4(\rReadData_reg[27]_0 ),
        .I5(\rReadData_reg[10]_2 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[27]_i_5 
       (.I0(\rSampledCount_reg_n_0_[27] ),
        .I1(\rPeriod_reg_n_0_[27] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [27]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[27]),
        .O(\rReadData[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[28]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[28] ),
        .I1(\rPeriod_reg_n_0_[28] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [28]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[28]),
        .O(\rSampledCount_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[29]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[29] ),
        .I1(\rPeriod_reg_n_0_[29] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [29]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[29]),
        .O(\rSampledCount_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[2]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[2] ),
        .I1(\rPeriod_reg_n_0_[2] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [2]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[2]),
        .O(\rSampledCount_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[30]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[30] ),
        .I1(\rPeriod_reg_n_0_[30] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [30]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[30]),
        .O(\rSampledCount_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rReadData[31]_i_1 
       (.I0(\rReadData_reg[31]_i_2_n_0 ),
        .I1(\rReadData_reg[10] [3]),
        .I2(\rReadData_reg[31] ),
        .I3(\rReadData_reg[10] [2]),
        .I4(\rReadData_reg[31]_0 ),
        .I5(\rReadData_reg[10]_2 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[31]_i_6 
       (.I0(\rSampledCount_reg_n_0_[31] ),
        .I1(\rPeriod_reg_n_0_[31] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [31]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[31]),
        .O(\rReadData[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[3]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[3] ),
        .I1(\rPeriod_reg_n_0_[3] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [3]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[3]),
        .O(\rSampledCount_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[4]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[4] ),
        .I1(\rPeriod_reg_n_0_[4] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [4]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[4]),
        .O(\rSampledCount_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[5]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[5] ),
        .I1(\rPeriod_reg_n_0_[5] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [5]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[5]),
        .O(\rSampledCount_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[6]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[6] ),
        .I1(\rPeriod_reg_n_0_[6] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [6]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[6]),
        .O(\rSampledCount_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[7]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[7] ),
        .I1(\rPeriod_reg_n_0_[7] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [7]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[7]),
        .O(\rSampledCount_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[8]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[8] ),
        .I1(\rPeriod_reg_n_0_[8] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [8]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[8]),
        .O(\rSampledCount_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[9]_i_2__0 
       (.I0(\rSampledCount_reg_n_0_[9] ),
        .I1(\rPeriod_reg_n_0_[9] ),
        .I2(\rReadData_reg[10] [1]),
        .I3(\rReadData_reg[31]_i_2_0 [9]),
        .I4(\rReadData_reg[10] [0]),
        .I5(Q[9]),
        .O(\rSampledCount_reg[9]_0 ));
  MUXF7 \rReadData_reg[10]_i_2 
       (.I0(\rReadData[10]_i_5_n_0 ),
        .I1(\rReadData_reg[10]_3 ),
        .O(\rReadData_reg[10]_i_2_n_0 ),
        .S(\rReadData_reg[10] [2]));
  MUXF7 \rReadData_reg[13]_i_2 
       (.I0(\rReadData[13]_i_5_n_0 ),
        .I1(\rReadData_reg[13]_1 ),
        .O(\rReadData_reg[13]_i_2_n_0 ),
        .S(\rReadData_reg[10] [2]));
  MUXF7 \rReadData_reg[14]_i_2 
       (.I0(\rReadData[14]_i_5_n_0 ),
        .I1(\rReadData_reg[14]_1 ),
        .O(\rReadData_reg[14]_i_2_n_0 ),
        .S(\rReadData_reg[10] [2]));
  MUXF7 \rReadData_reg[17]_i_2 
       (.I0(\rReadData[17]_i_5_n_0 ),
        .I1(\rReadData_reg[17]_1 ),
        .O(\rReadData_reg[17]_i_2_n_0 ),
        .S(\rReadData_reg[10] [2]));
  MUXF7 \rReadData_reg[22]_i_2 
       (.I0(\rReadData[22]_i_5_n_0 ),
        .I1(\rReadData_reg[22]_1 ),
        .O(\rReadData_reg[22]_i_2_n_0 ),
        .S(\rReadData_reg[10] [2]));
  MUXF7 \rReadData_reg[23]_i_2 
       (.I0(\rReadData[23]_i_5_n_0 ),
        .I1(\rReadData_reg[23]_1 ),
        .O(\rReadData_reg[23]_i_2_n_0 ),
        .S(\rReadData_reg[10] [2]));
  MUXF7 \rReadData_reg[26]_i_2 
       (.I0(\rReadData[26]_i_5_n_0 ),
        .I1(\rReadData_reg[26]_1 ),
        .O(\rReadData_reg[26]_i_2_n_0 ),
        .S(\rReadData_reg[10] [2]));
  MUXF7 \rReadData_reg[27]_i_2 
       (.I0(\rReadData[27]_i_5_n_0 ),
        .I1(\rReadData_reg[27]_1 ),
        .O(\rReadData_reg[27]_i_2_n_0 ),
        .S(\rReadData_reg[10] [2]));
  MUXF7 \rReadData_reg[31]_i_2 
       (.I0(\rReadData[31]_i_6_n_0 ),
        .I1(\rReadData_reg[31]_1 ),
        .O(\rReadData_reg[31]_i_2_n_0 ),
        .S(\rReadData_reg[10] [2]));
  LUT4 #(
    .INIT(16'h0004)) 
    \rSampledCount[31]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .O(rSampledCount));
  FDRE \rSampledCount_reg[0] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[0]),
        .Q(\rSampledCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rSampledCount_reg[10] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[10]),
        .Q(\rSampledCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rSampledCount_reg[11] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[11]),
        .Q(\rSampledCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rSampledCount_reg[12] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[12]),
        .Q(\rSampledCount_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rSampledCount_reg[13] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[13]),
        .Q(\rSampledCount_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rSampledCount_reg[14] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[14]),
        .Q(\rSampledCount_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rSampledCount_reg[15] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[15]),
        .Q(\rSampledCount_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rSampledCount_reg[16] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[16]),
        .Q(\rSampledCount_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rSampledCount_reg[17] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[17]),
        .Q(\rSampledCount_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rSampledCount_reg[18] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[18]),
        .Q(\rSampledCount_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rSampledCount_reg[19] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[19]),
        .Q(\rSampledCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rSampledCount_reg[1] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[1]),
        .Q(\rSampledCount_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rSampledCount_reg[20] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[20]),
        .Q(\rSampledCount_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rSampledCount_reg[21] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[21]),
        .Q(\rSampledCount_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rSampledCount_reg[22] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[22]),
        .Q(\rSampledCount_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rSampledCount_reg[23] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[23]),
        .Q(\rSampledCount_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rSampledCount_reg[24] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[24]),
        .Q(\rSampledCount_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rSampledCount_reg[25] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[25]),
        .Q(\rSampledCount_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rSampledCount_reg[26] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[26]),
        .Q(\rSampledCount_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rSampledCount_reg[27] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[27]),
        .Q(\rSampledCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rSampledCount_reg[28] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[28]),
        .Q(\rSampledCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rSampledCount_reg[29] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[29]),
        .Q(\rSampledCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rSampledCount_reg[2] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[2]),
        .Q(\rSampledCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rSampledCount_reg[30] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[30]),
        .Q(\rSampledCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rSampledCount_reg[31] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[31]),
        .Q(\rSampledCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rSampledCount_reg[3] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[3]),
        .Q(\rSampledCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rSampledCount_reg[4] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[4]),
        .Q(\rSampledCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rSampledCount_reg[5] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[5]),
        .Q(\rSampledCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rSampledCount_reg[6] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[6]),
        .Q(\rSampledCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rSampledCount_reg[7] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[7]),
        .Q(\rSampledCount_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rSampledCount_reg[8] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[8]),
        .Q(\rSampledCount_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rSampledCount_reg[9] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[9]),
        .Q(\rSampledCount_reg_n_0_[9] ),
        .R(iReset));
  CARRY8 rTimeCount0_carry
       (.CI(\rTimeCount_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry_n_0,rTimeCount0_carry_n_1,rTimeCount0_carry_n_2,rTimeCount0_carry_n_3,rTimeCount0_carry_n_4,rTimeCount0_carry_n_5,rTimeCount0_carry_n_6,rTimeCount0_carry_n_7}),
        .DI({\rTimeCount_reg_n_0_[8] ,\rTimeCount_reg_n_0_[7] ,\rTimeCount_reg_n_0_[6] ,\rTimeCount_reg_n_0_[5] ,\rTimeCount_reg_n_0_[4] ,\rTimeCount_reg_n_0_[3] ,\rTimeCount_reg_n_0_[2] ,\rTimeCount_reg_n_0_[1] }),
        .O({rTimeCount0_carry_n_8,rTimeCount0_carry_n_9,rTimeCount0_carry_n_10,rTimeCount0_carry_n_11,rTimeCount0_carry_n_12,rTimeCount0_carry_n_13,rTimeCount0_carry_n_14,rTimeCount0_carry_n_15}),
        .S({rTimeCount0_carry_i_1__0_n_0,rTimeCount0_carry_i_2__0_n_0,rTimeCount0_carry_i_3__0_n_0,rTimeCount0_carry_i_4__0_n_0,rTimeCount0_carry_i_5__0_n_0,rTimeCount0_carry_i_6__0_n_0,rTimeCount0_carry_i_7__0_n_0,rTimeCount0_carry_i_8__0_n_0}));
  CARRY8 rTimeCount0_carry__0
       (.CI(rTimeCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__0_n_0,rTimeCount0_carry__0_n_1,rTimeCount0_carry__0_n_2,rTimeCount0_carry__0_n_3,rTimeCount0_carry__0_n_4,rTimeCount0_carry__0_n_5,rTimeCount0_carry__0_n_6,rTimeCount0_carry__0_n_7}),
        .DI({\rTimeCount_reg_n_0_[16] ,\rTimeCount_reg_n_0_[15] ,\rTimeCount_reg_n_0_[14] ,\rTimeCount_reg_n_0_[13] ,\rTimeCount_reg_n_0_[12] ,\rTimeCount_reg_n_0_[11] ,\rTimeCount_reg_n_0_[10] ,\rTimeCount_reg_n_0_[9] }),
        .O({rTimeCount0_carry__0_n_8,rTimeCount0_carry__0_n_9,rTimeCount0_carry__0_n_10,rTimeCount0_carry__0_n_11,rTimeCount0_carry__0_n_12,rTimeCount0_carry__0_n_13,rTimeCount0_carry__0_n_14,rTimeCount0_carry__0_n_15}),
        .S({rTimeCount0_carry__0_i_1__0_n_0,rTimeCount0_carry__0_i_2__0_n_0,rTimeCount0_carry__0_i_3__0_n_0,rTimeCount0_carry__0_i_4__0_n_0,rTimeCount0_carry__0_i_5__0_n_0,rTimeCount0_carry__0_i_6__0_n_0,rTimeCount0_carry__0_i_7__0_n_0,rTimeCount0_carry__0_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_1__0
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .O(rTimeCount0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_2__0
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .O(rTimeCount0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_3__0
       (.I0(\rTimeCount_reg_n_0_[14] ),
        .O(rTimeCount0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_4__0
       (.I0(\rTimeCount_reg_n_0_[13] ),
        .O(rTimeCount0_carry__0_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_5__0
       (.I0(\rTimeCount_reg_n_0_[12] ),
        .O(rTimeCount0_carry__0_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_6__0
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .O(rTimeCount0_carry__0_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_7__0
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .O(rTimeCount0_carry__0_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_8__0
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .O(rTimeCount0_carry__0_i_8__0_n_0));
  CARRY8 rTimeCount0_carry__1
       (.CI(rTimeCount0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__1_n_0,rTimeCount0_carry__1_n_1,rTimeCount0_carry__1_n_2,rTimeCount0_carry__1_n_3,rTimeCount0_carry__1_n_4,rTimeCount0_carry__1_n_5,rTimeCount0_carry__1_n_6,rTimeCount0_carry__1_n_7}),
        .DI({\rTimeCount_reg_n_0_[24] ,\rTimeCount_reg_n_0_[23] ,\rTimeCount_reg_n_0_[22] ,\rTimeCount_reg_n_0_[21] ,\rTimeCount_reg_n_0_[20] ,\rTimeCount_reg_n_0_[19] ,\rTimeCount_reg_n_0_[18] ,\rTimeCount_reg_n_0_[17] }),
        .O({rTimeCount0_carry__1_n_8,rTimeCount0_carry__1_n_9,rTimeCount0_carry__1_n_10,rTimeCount0_carry__1_n_11,rTimeCount0_carry__1_n_12,rTimeCount0_carry__1_n_13,rTimeCount0_carry__1_n_14,rTimeCount0_carry__1_n_15}),
        .S({rTimeCount0_carry__1_i_1__0_n_0,rTimeCount0_carry__1_i_2__0_n_0,rTimeCount0_carry__1_i_3__0_n_0,rTimeCount0_carry__1_i_4__0_n_0,rTimeCount0_carry__1_i_5__0_n_0,rTimeCount0_carry__1_i_6__0_n_0,rTimeCount0_carry__1_i_7__0_n_0,rTimeCount0_carry__1_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_1__0
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .O(rTimeCount0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_2__0
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .O(rTimeCount0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_3__0
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .O(rTimeCount0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_4__0
       (.I0(\rTimeCount_reg_n_0_[21] ),
        .O(rTimeCount0_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_5__0
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .O(rTimeCount0_carry__1_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_6__0
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .O(rTimeCount0_carry__1_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_7__0
       (.I0(\rTimeCount_reg_n_0_[18] ),
        .O(rTimeCount0_carry__1_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_8__0
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .O(rTimeCount0_carry__1_i_8__0_n_0));
  CARRY8 rTimeCount0_carry__2
       (.CI(rTimeCount0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rTimeCount0_carry__2_CO_UNCONNECTED[7:6],rTimeCount0_carry__2_n_2,rTimeCount0_carry__2_n_3,rTimeCount0_carry__2_n_4,rTimeCount0_carry__2_n_5,rTimeCount0_carry__2_n_6,rTimeCount0_carry__2_n_7}),
        .DI({1'b0,1'b0,\rTimeCount_reg_n_0_[30] ,\rTimeCount_reg_n_0_[29] ,\rTimeCount_reg_n_0_[28] ,\rTimeCount_reg_n_0_[27] ,\rTimeCount_reg_n_0_[26] ,\rTimeCount_reg_n_0_[25] }),
        .O({NLW_rTimeCount0_carry__2_O_UNCONNECTED[7],rTimeCount0_carry__2_n_9,rTimeCount0_carry__2_n_10,rTimeCount0_carry__2_n_11,rTimeCount0_carry__2_n_12,rTimeCount0_carry__2_n_13,rTimeCount0_carry__2_n_14,rTimeCount0_carry__2_n_15}),
        .S({1'b0,rTimeCount0_carry__2_i_1__0_n_0,rTimeCount0_carry__2_i_2__0_n_0,rTimeCount0_carry__2_i_3__0_n_0,rTimeCount0_carry__2_i_4__0_n_0,rTimeCount0_carry__2_i_5__0_n_0,rTimeCount0_carry__2_i_6__0_n_0,rTimeCount0_carry__2_i_7__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_1__0
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .O(rTimeCount0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_2__0
       (.I0(\rTimeCount_reg_n_0_[30] ),
        .O(rTimeCount0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_3__0
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .O(rTimeCount0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_4__0
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .O(rTimeCount0_carry__2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_5__0
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .O(rTimeCount0_carry__2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_6__0
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .O(rTimeCount0_carry__2_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_7__0
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .O(rTimeCount0_carry__2_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_1__0
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .O(rTimeCount0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_2__0
       (.I0(\rTimeCount_reg_n_0_[7] ),
        .O(rTimeCount0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_3__0
       (.I0(\rTimeCount_reg_n_0_[6] ),
        .O(rTimeCount0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_4__0
       (.I0(\rTimeCount_reg_n_0_[5] ),
        .O(rTimeCount0_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_5__0
       (.I0(\rTimeCount_reg_n_0_[4] ),
        .O(rTimeCount0_carry_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_6__0
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .O(rTimeCount0_carry_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_7__0
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .O(rTimeCount0_carry_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_8__0
       (.I0(\rTimeCount_reg_n_0_[1] ),
        .O(rTimeCount0_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
    \rTimeCount[0]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[0] ),
        .I5(\rTimeCount_reg_n_0_[0] ),
        .O(rTimeCount[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[10]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[10] ),
        .I5(rTimeCount0_carry__0_n_14),
        .O(rTimeCount[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[11]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[11] ),
        .I5(rTimeCount0_carry__0_n_13),
        .O(rTimeCount[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[12]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[12] ),
        .I5(rTimeCount0_carry__0_n_12),
        .O(rTimeCount[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[13]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[13] ),
        .I5(rTimeCount0_carry__0_n_11),
        .O(rTimeCount[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[14]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[14] ),
        .I5(rTimeCount0_carry__0_n_10),
        .O(rTimeCount[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[15]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[15] ),
        .I5(rTimeCount0_carry__0_n_9),
        .O(rTimeCount[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[16]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[16] ),
        .I5(rTimeCount0_carry__0_n_8),
        .O(rTimeCount[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[17]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[17] ),
        .I5(rTimeCount0_carry__1_n_15),
        .O(rTimeCount[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[18]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[18] ),
        .I5(rTimeCount0_carry__1_n_14),
        .O(rTimeCount[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[19]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[19] ),
        .I5(rTimeCount0_carry__1_n_13),
        .O(rTimeCount[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[1]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[1] ),
        .I5(rTimeCount0_carry_n_15),
        .O(rTimeCount[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[20]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[20] ),
        .I5(rTimeCount0_carry__1_n_12),
        .O(rTimeCount[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[21]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[21] ),
        .I5(rTimeCount0_carry__1_n_11),
        .O(rTimeCount[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[22]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[22] ),
        .I5(rTimeCount0_carry__1_n_10),
        .O(rTimeCount[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[23]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[23] ),
        .I5(rTimeCount0_carry__1_n_9),
        .O(rTimeCount[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[24]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[24] ),
        .I5(rTimeCount0_carry__1_n_8),
        .O(rTimeCount[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[25]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[25] ),
        .I5(rTimeCount0_carry__2_n_15),
        .O(rTimeCount[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[26]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[26] ),
        .I5(rTimeCount0_carry__2_n_14),
        .O(rTimeCount[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[27]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[27] ),
        .I5(rTimeCount0_carry__2_n_13),
        .O(rTimeCount[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[28]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[28] ),
        .I5(rTimeCount0_carry__2_n_12),
        .O(rTimeCount[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[29]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[29] ),
        .I5(rTimeCount0_carry__2_n_11),
        .O(rTimeCount[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[2]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[2] ),
        .I5(rTimeCount0_carry_n_14),
        .O(rTimeCount[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[30]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[30] ),
        .I5(rTimeCount0_carry__2_n_10),
        .O(rTimeCount[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[31]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[31] ),
        .I5(rTimeCount0_carry__2_n_9),
        .O(rTimeCount[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_2__0 
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .I1(\rTimeCount_reg_n_0_[5] ),
        .I2(\rTimeCount_reg_n_0_[24] ),
        .I3(\rTimeCount_reg_n_0_[16] ),
        .I4(\rTimeCount[31]_i_6__0_n_0 ),
        .O(\rTimeCount[31]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rTimeCount[31]_i_3__0 
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .I1(\rTimeCount_reg_n_0_[10] ),
        .I2(\rTimeCount_reg_n_0_[11] ),
        .I3(\rTimeCount_reg_n_0_[6] ),
        .I4(\rTimeCount[31]_i_7__0_n_0 ),
        .O(\rTimeCount[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_4__0 
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .I1(\rTimeCount_reg_n_0_[30] ),
        .I2(\rTimeCount_reg_n_0_[8] ),
        .I3(\rTimeCount_reg_n_0_[0] ),
        .I4(\rTimeCount[31]_i_8__0_n_0 ),
        .O(\rTimeCount[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_5__0 
       (.I0(\rTimeCount_reg_n_0_[1] ),
        .I1(\rTimeCount_reg_n_0_[31] ),
        .I2(\rTimeCount_reg_n_0_[23] ),
        .I3(\rTimeCount_reg_n_0_[14] ),
        .I4(\rTimeCount[31]_i_9__0_n_0 ),
        .O(\rTimeCount[31]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_6__0 
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .I1(\rTimeCount_reg_n_0_[7] ),
        .I2(\rTimeCount_reg_n_0_[9] ),
        .I3(\rTimeCount_reg_n_0_[15] ),
        .O(\rTimeCount[31]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_7__0 
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .I1(\rTimeCount_reg_n_0_[4] ),
        .I2(\rTimeCount_reg_n_0_[13] ),
        .I3(\rTimeCount_reg_n_0_[21] ),
        .O(\rTimeCount[31]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_8__0 
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .I1(\rTimeCount_reg_n_0_[12] ),
        .I2(\rTimeCount_reg_n_0_[28] ),
        .I3(\rTimeCount_reg_n_0_[20] ),
        .O(\rTimeCount[31]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_9__0 
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .I1(\rTimeCount_reg_n_0_[29] ),
        .I2(\rTimeCount_reg_n_0_[25] ),
        .I3(\rTimeCount_reg_n_0_[18] ),
        .O(\rTimeCount[31]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[3]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[3] ),
        .I5(rTimeCount0_carry_n_13),
        .O(rTimeCount[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[4]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[4] ),
        .I5(rTimeCount0_carry_n_12),
        .O(rTimeCount[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[5]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[5] ),
        .I5(rTimeCount0_carry_n_11),
        .O(rTimeCount[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[6]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[6] ),
        .I5(rTimeCount0_carry_n_10),
        .O(rTimeCount[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[7]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[7] ),
        .I5(rTimeCount0_carry_n_9),
        .O(rTimeCount[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[8]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[8] ),
        .I5(rTimeCount0_carry_n_8),
        .O(rTimeCount[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[9]_i_1__0 
       (.I0(\rTimeCount[31]_i_2__0_n_0 ),
        .I1(\rTimeCount[31]_i_3__0_n_0 ),
        .I2(\rTimeCount[31]_i_4__0_n_0 ),
        .I3(\rTimeCount[31]_i_5__0_n_0 ),
        .I4(\rPeriod_reg_n_0_[9] ),
        .I5(rTimeCount0_carry__0_n_15),
        .O(rTimeCount[9]));
  FDRE \rTimeCount_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[0]),
        .Q(\rTimeCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rTimeCount_reg[10] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[10]),
        .Q(\rTimeCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rTimeCount_reg[11] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[11]),
        .Q(\rTimeCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rTimeCount_reg[12] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[12]),
        .Q(\rTimeCount_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rTimeCount_reg[13] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[13]),
        .Q(\rTimeCount_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rTimeCount_reg[14] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[14]),
        .Q(\rTimeCount_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rTimeCount_reg[15] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[15]),
        .Q(\rTimeCount_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rTimeCount_reg[16] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[16]),
        .Q(\rTimeCount_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rTimeCount_reg[17] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[17]),
        .Q(\rTimeCount_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rTimeCount_reg[18] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[18]),
        .Q(\rTimeCount_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rTimeCount_reg[19] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[19]),
        .Q(\rTimeCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rTimeCount_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[1]),
        .Q(\rTimeCount_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rTimeCount_reg[20] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[20]),
        .Q(\rTimeCount_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rTimeCount_reg[21] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[21]),
        .Q(\rTimeCount_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rTimeCount_reg[22] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[22]),
        .Q(\rTimeCount_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rTimeCount_reg[23] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[23]),
        .Q(\rTimeCount_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rTimeCount_reg[24] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[24]),
        .Q(\rTimeCount_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rTimeCount_reg[25] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[25]),
        .Q(\rTimeCount_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rTimeCount_reg[26] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[26]),
        .Q(\rTimeCount_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rTimeCount_reg[27] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[27]),
        .Q(\rTimeCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rTimeCount_reg[28] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[28]),
        .Q(\rTimeCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rTimeCount_reg[29] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[29]),
        .Q(\rTimeCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rTimeCount_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[2]),
        .Q(\rTimeCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rTimeCount_reg[30] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[30]),
        .Q(\rTimeCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rTimeCount_reg[31] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[31]),
        .Q(\rTimeCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rTimeCount_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[3]),
        .Q(\rTimeCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rTimeCount_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[4]),
        .Q(\rTimeCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rTimeCount_reg[5] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[5]),
        .Q(\rTimeCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rTimeCount_reg[6] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[6]),
        .Q(\rTimeCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rTimeCount_reg[7] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[7]),
        .Q(\rTimeCount_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rTimeCount_reg[8] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[8]),
        .Q(\rTimeCount_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rTimeCount_reg[9] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[9]),
        .Q(\rTimeCount_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "ExtTimeCounter" *) 
module sys_top_t4nfc_hlper_0_0_ExtTimeCounter_14
   (\rSampledCount_reg[31]_0 ,
    \rSampledCount_reg[30]_0 ,
    \rSampledCount_reg[29]_0 ,
    \rSampledCount_reg[28]_0 ,
    \rSampledCount_reg[27]_0 ,
    \rSampledCount_reg[26]_0 ,
    \rSampledCount_reg[25]_0 ,
    \rSampledCount_reg[24]_0 ,
    \rSampledCount_reg[23]_0 ,
    \rSampledCount_reg[22]_0 ,
    \rSampledCount_reg[21]_0 ,
    \rSampledCount_reg[20]_0 ,
    \rSampledCount_reg[19]_0 ,
    \rSampledCount_reg[18]_0 ,
    \rSampledCount_reg[17]_0 ,
    \rSampledCount_reg[16]_0 ,
    \rSampledCount_reg[15]_0 ,
    \rSampledCount_reg[14]_0 ,
    \rSampledCount_reg[13]_0 ,
    \rSampledCount_reg[12]_0 ,
    \rSampledCount_reg[11]_0 ,
    \rSampledCount_reg[10]_0 ,
    \rSampledCount_reg[9]_0 ,
    \rSampledCount_reg[8]_0 ,
    \rSampledCount_reg[7]_0 ,
    \rSampledCount_reg[6]_0 ,
    \rSampledCount_reg[5]_0 ,
    \rSampledCount_reg[4]_0 ,
    \rSampledCount_reg[3]_0 ,
    \rSampledCount_reg[2]_0 ,
    \rSampledCount_reg[1]_0 ,
    \rSampledCount_reg[0]_0 ,
    iReadyBusy,
    iClock,
    iReset,
    \rReadData_reg[31] ,
    \rReadData_reg[31]_0 ,
    Q,
    \rPeriod_reg[31]_0 ,
    D);
  output \rSampledCount_reg[31]_0 ;
  output \rSampledCount_reg[30]_0 ;
  output \rSampledCount_reg[29]_0 ;
  output \rSampledCount_reg[28]_0 ;
  output \rSampledCount_reg[27]_0 ;
  output \rSampledCount_reg[26]_0 ;
  output \rSampledCount_reg[25]_0 ;
  output \rSampledCount_reg[24]_0 ;
  output \rSampledCount_reg[23]_0 ;
  output \rSampledCount_reg[22]_0 ;
  output \rSampledCount_reg[21]_0 ;
  output \rSampledCount_reg[20]_0 ;
  output \rSampledCount_reg[19]_0 ;
  output \rSampledCount_reg[18]_0 ;
  output \rSampledCount_reg[17]_0 ;
  output \rSampledCount_reg[16]_0 ;
  output \rSampledCount_reg[15]_0 ;
  output \rSampledCount_reg[14]_0 ;
  output \rSampledCount_reg[13]_0 ;
  output \rSampledCount_reg[12]_0 ;
  output \rSampledCount_reg[11]_0 ;
  output \rSampledCount_reg[10]_0 ;
  output \rSampledCount_reg[9]_0 ;
  output \rSampledCount_reg[8]_0 ;
  output \rSampledCount_reg[7]_0 ;
  output \rSampledCount_reg[6]_0 ;
  output \rSampledCount_reg[5]_0 ;
  output \rSampledCount_reg[4]_0 ;
  output \rSampledCount_reg[3]_0 ;
  output \rSampledCount_reg[2]_0 ;
  output \rSampledCount_reg[1]_0 ;
  output \rSampledCount_reg[0]_0 ;
  input [0:0]iReadyBusy;
  input iClock;
  input iReset;
  input [1:0]\rReadData_reg[31] ;
  input [31:0]\rReadData_reg[31]_0 ;
  input [31:0]Q;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]Q;
  wire iClock;
  wire [0:0]iReadyBusy;
  wire iReset;
  wire rCounter0;
  wire \rCounter[0]_i_3__4_n_0 ;
  wire [31:0]rCounter_reg;
  wire \rCounter_reg[0]_i_2__4_n_0 ;
  wire \rCounter_reg[0]_i_2__4_n_1 ;
  wire \rCounter_reg[0]_i_2__4_n_10 ;
  wire \rCounter_reg[0]_i_2__4_n_11 ;
  wire \rCounter_reg[0]_i_2__4_n_12 ;
  wire \rCounter_reg[0]_i_2__4_n_13 ;
  wire \rCounter_reg[0]_i_2__4_n_14 ;
  wire \rCounter_reg[0]_i_2__4_n_15 ;
  wire \rCounter_reg[0]_i_2__4_n_2 ;
  wire \rCounter_reg[0]_i_2__4_n_3 ;
  wire \rCounter_reg[0]_i_2__4_n_4 ;
  wire \rCounter_reg[0]_i_2__4_n_5 ;
  wire \rCounter_reg[0]_i_2__4_n_6 ;
  wire \rCounter_reg[0]_i_2__4_n_7 ;
  wire \rCounter_reg[0]_i_2__4_n_8 ;
  wire \rCounter_reg[0]_i_2__4_n_9 ;
  wire \rCounter_reg[16]_i_1__6_n_0 ;
  wire \rCounter_reg[16]_i_1__6_n_1 ;
  wire \rCounter_reg[16]_i_1__6_n_10 ;
  wire \rCounter_reg[16]_i_1__6_n_11 ;
  wire \rCounter_reg[16]_i_1__6_n_12 ;
  wire \rCounter_reg[16]_i_1__6_n_13 ;
  wire \rCounter_reg[16]_i_1__6_n_14 ;
  wire \rCounter_reg[16]_i_1__6_n_15 ;
  wire \rCounter_reg[16]_i_1__6_n_2 ;
  wire \rCounter_reg[16]_i_1__6_n_3 ;
  wire \rCounter_reg[16]_i_1__6_n_4 ;
  wire \rCounter_reg[16]_i_1__6_n_5 ;
  wire \rCounter_reg[16]_i_1__6_n_6 ;
  wire \rCounter_reg[16]_i_1__6_n_7 ;
  wire \rCounter_reg[16]_i_1__6_n_8 ;
  wire \rCounter_reg[16]_i_1__6_n_9 ;
  wire \rCounter_reg[24]_i_1__6_n_1 ;
  wire \rCounter_reg[24]_i_1__6_n_10 ;
  wire \rCounter_reg[24]_i_1__6_n_11 ;
  wire \rCounter_reg[24]_i_1__6_n_12 ;
  wire \rCounter_reg[24]_i_1__6_n_13 ;
  wire \rCounter_reg[24]_i_1__6_n_14 ;
  wire \rCounter_reg[24]_i_1__6_n_15 ;
  wire \rCounter_reg[24]_i_1__6_n_2 ;
  wire \rCounter_reg[24]_i_1__6_n_3 ;
  wire \rCounter_reg[24]_i_1__6_n_4 ;
  wire \rCounter_reg[24]_i_1__6_n_5 ;
  wire \rCounter_reg[24]_i_1__6_n_6 ;
  wire \rCounter_reg[24]_i_1__6_n_7 ;
  wire \rCounter_reg[24]_i_1__6_n_8 ;
  wire \rCounter_reg[24]_i_1__6_n_9 ;
  wire \rCounter_reg[8]_i_1__6_n_0 ;
  wire \rCounter_reg[8]_i_1__6_n_1 ;
  wire \rCounter_reg[8]_i_1__6_n_10 ;
  wire \rCounter_reg[8]_i_1__6_n_11 ;
  wire \rCounter_reg[8]_i_1__6_n_12 ;
  wire \rCounter_reg[8]_i_1__6_n_13 ;
  wire \rCounter_reg[8]_i_1__6_n_14 ;
  wire \rCounter_reg[8]_i_1__6_n_15 ;
  wire \rCounter_reg[8]_i_1__6_n_2 ;
  wire \rCounter_reg[8]_i_1__6_n_3 ;
  wire \rCounter_reg[8]_i_1__6_n_4 ;
  wire \rCounter_reg[8]_i_1__6_n_5 ;
  wire \rCounter_reg[8]_i_1__6_n_6 ;
  wire \rCounter_reg[8]_i_1__6_n_7 ;
  wire \rCounter_reg[8]_i_1__6_n_8 ;
  wire \rCounter_reg[8]_i_1__6_n_9 ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire \rPeriod_reg_n_0_[0] ;
  wire \rPeriod_reg_n_0_[10] ;
  wire \rPeriod_reg_n_0_[11] ;
  wire \rPeriod_reg_n_0_[12] ;
  wire \rPeriod_reg_n_0_[13] ;
  wire \rPeriod_reg_n_0_[14] ;
  wire \rPeriod_reg_n_0_[15] ;
  wire \rPeriod_reg_n_0_[16] ;
  wire \rPeriod_reg_n_0_[17] ;
  wire \rPeriod_reg_n_0_[18] ;
  wire \rPeriod_reg_n_0_[19] ;
  wire \rPeriod_reg_n_0_[1] ;
  wire \rPeriod_reg_n_0_[20] ;
  wire \rPeriod_reg_n_0_[21] ;
  wire \rPeriod_reg_n_0_[22] ;
  wire \rPeriod_reg_n_0_[23] ;
  wire \rPeriod_reg_n_0_[24] ;
  wire \rPeriod_reg_n_0_[25] ;
  wire \rPeriod_reg_n_0_[26] ;
  wire \rPeriod_reg_n_0_[27] ;
  wire \rPeriod_reg_n_0_[28] ;
  wire \rPeriod_reg_n_0_[29] ;
  wire \rPeriod_reg_n_0_[2] ;
  wire \rPeriod_reg_n_0_[30] ;
  wire \rPeriod_reg_n_0_[31] ;
  wire \rPeriod_reg_n_0_[3] ;
  wire \rPeriod_reg_n_0_[4] ;
  wire \rPeriod_reg_n_0_[5] ;
  wire \rPeriod_reg_n_0_[6] ;
  wire \rPeriod_reg_n_0_[7] ;
  wire \rPeriod_reg_n_0_[8] ;
  wire \rPeriod_reg_n_0_[9] ;
  wire [1:0]\rReadData_reg[31] ;
  wire [31:0]\rReadData_reg[31]_0 ;
  wire rSampledCount;
  wire \rSampledCount_reg[0]_0 ;
  wire \rSampledCount_reg[10]_0 ;
  wire \rSampledCount_reg[11]_0 ;
  wire \rSampledCount_reg[12]_0 ;
  wire \rSampledCount_reg[13]_0 ;
  wire \rSampledCount_reg[14]_0 ;
  wire \rSampledCount_reg[15]_0 ;
  wire \rSampledCount_reg[16]_0 ;
  wire \rSampledCount_reg[17]_0 ;
  wire \rSampledCount_reg[18]_0 ;
  wire \rSampledCount_reg[19]_0 ;
  wire \rSampledCount_reg[1]_0 ;
  wire \rSampledCount_reg[20]_0 ;
  wire \rSampledCount_reg[21]_0 ;
  wire \rSampledCount_reg[22]_0 ;
  wire \rSampledCount_reg[23]_0 ;
  wire \rSampledCount_reg[24]_0 ;
  wire \rSampledCount_reg[25]_0 ;
  wire \rSampledCount_reg[26]_0 ;
  wire \rSampledCount_reg[27]_0 ;
  wire \rSampledCount_reg[28]_0 ;
  wire \rSampledCount_reg[29]_0 ;
  wire \rSampledCount_reg[2]_0 ;
  wire \rSampledCount_reg[30]_0 ;
  wire \rSampledCount_reg[31]_0 ;
  wire \rSampledCount_reg[3]_0 ;
  wire \rSampledCount_reg[4]_0 ;
  wire \rSampledCount_reg[5]_0 ;
  wire \rSampledCount_reg[6]_0 ;
  wire \rSampledCount_reg[7]_0 ;
  wire \rSampledCount_reg[8]_0 ;
  wire \rSampledCount_reg[9]_0 ;
  wire \rSampledCount_reg_n_0_[0] ;
  wire \rSampledCount_reg_n_0_[10] ;
  wire \rSampledCount_reg_n_0_[11] ;
  wire \rSampledCount_reg_n_0_[12] ;
  wire \rSampledCount_reg_n_0_[13] ;
  wire \rSampledCount_reg_n_0_[14] ;
  wire \rSampledCount_reg_n_0_[15] ;
  wire \rSampledCount_reg_n_0_[16] ;
  wire \rSampledCount_reg_n_0_[17] ;
  wire \rSampledCount_reg_n_0_[18] ;
  wire \rSampledCount_reg_n_0_[19] ;
  wire \rSampledCount_reg_n_0_[1] ;
  wire \rSampledCount_reg_n_0_[20] ;
  wire \rSampledCount_reg_n_0_[21] ;
  wire \rSampledCount_reg_n_0_[22] ;
  wire \rSampledCount_reg_n_0_[23] ;
  wire \rSampledCount_reg_n_0_[24] ;
  wire \rSampledCount_reg_n_0_[25] ;
  wire \rSampledCount_reg_n_0_[26] ;
  wire \rSampledCount_reg_n_0_[27] ;
  wire \rSampledCount_reg_n_0_[28] ;
  wire \rSampledCount_reg_n_0_[29] ;
  wire \rSampledCount_reg_n_0_[2] ;
  wire \rSampledCount_reg_n_0_[30] ;
  wire \rSampledCount_reg_n_0_[31] ;
  wire \rSampledCount_reg_n_0_[3] ;
  wire \rSampledCount_reg_n_0_[4] ;
  wire \rSampledCount_reg_n_0_[5] ;
  wire \rSampledCount_reg_n_0_[6] ;
  wire \rSampledCount_reg_n_0_[7] ;
  wire \rSampledCount_reg_n_0_[8] ;
  wire \rSampledCount_reg_n_0_[9] ;
  wire [31:0]rTimeCount;
  wire rTimeCount0_carry__0_i_1__6_n_0;
  wire rTimeCount0_carry__0_i_2__6_n_0;
  wire rTimeCount0_carry__0_i_3__6_n_0;
  wire rTimeCount0_carry__0_i_4__6_n_0;
  wire rTimeCount0_carry__0_i_5__6_n_0;
  wire rTimeCount0_carry__0_i_6__6_n_0;
  wire rTimeCount0_carry__0_i_7__6_n_0;
  wire rTimeCount0_carry__0_i_8__6_n_0;
  wire rTimeCount0_carry__0_n_0;
  wire rTimeCount0_carry__0_n_1;
  wire rTimeCount0_carry__0_n_10;
  wire rTimeCount0_carry__0_n_11;
  wire rTimeCount0_carry__0_n_12;
  wire rTimeCount0_carry__0_n_13;
  wire rTimeCount0_carry__0_n_14;
  wire rTimeCount0_carry__0_n_15;
  wire rTimeCount0_carry__0_n_2;
  wire rTimeCount0_carry__0_n_3;
  wire rTimeCount0_carry__0_n_4;
  wire rTimeCount0_carry__0_n_5;
  wire rTimeCount0_carry__0_n_6;
  wire rTimeCount0_carry__0_n_7;
  wire rTimeCount0_carry__0_n_8;
  wire rTimeCount0_carry__0_n_9;
  wire rTimeCount0_carry__1_i_1__6_n_0;
  wire rTimeCount0_carry__1_i_2__6_n_0;
  wire rTimeCount0_carry__1_i_3__6_n_0;
  wire rTimeCount0_carry__1_i_4__6_n_0;
  wire rTimeCount0_carry__1_i_5__6_n_0;
  wire rTimeCount0_carry__1_i_6__6_n_0;
  wire rTimeCount0_carry__1_i_7__6_n_0;
  wire rTimeCount0_carry__1_i_8__6_n_0;
  wire rTimeCount0_carry__1_n_0;
  wire rTimeCount0_carry__1_n_1;
  wire rTimeCount0_carry__1_n_10;
  wire rTimeCount0_carry__1_n_11;
  wire rTimeCount0_carry__1_n_12;
  wire rTimeCount0_carry__1_n_13;
  wire rTimeCount0_carry__1_n_14;
  wire rTimeCount0_carry__1_n_15;
  wire rTimeCount0_carry__1_n_2;
  wire rTimeCount0_carry__1_n_3;
  wire rTimeCount0_carry__1_n_4;
  wire rTimeCount0_carry__1_n_5;
  wire rTimeCount0_carry__1_n_6;
  wire rTimeCount0_carry__1_n_7;
  wire rTimeCount0_carry__1_n_8;
  wire rTimeCount0_carry__1_n_9;
  wire rTimeCount0_carry__2_i_1__6_n_0;
  wire rTimeCount0_carry__2_i_2__6_n_0;
  wire rTimeCount0_carry__2_i_3__6_n_0;
  wire rTimeCount0_carry__2_i_4__6_n_0;
  wire rTimeCount0_carry__2_i_5__6_n_0;
  wire rTimeCount0_carry__2_i_6__6_n_0;
  wire rTimeCount0_carry__2_i_7__6_n_0;
  wire rTimeCount0_carry__2_n_10;
  wire rTimeCount0_carry__2_n_11;
  wire rTimeCount0_carry__2_n_12;
  wire rTimeCount0_carry__2_n_13;
  wire rTimeCount0_carry__2_n_14;
  wire rTimeCount0_carry__2_n_15;
  wire rTimeCount0_carry__2_n_2;
  wire rTimeCount0_carry__2_n_3;
  wire rTimeCount0_carry__2_n_4;
  wire rTimeCount0_carry__2_n_5;
  wire rTimeCount0_carry__2_n_6;
  wire rTimeCount0_carry__2_n_7;
  wire rTimeCount0_carry__2_n_9;
  wire rTimeCount0_carry_i_1__6_n_0;
  wire rTimeCount0_carry_i_2__6_n_0;
  wire rTimeCount0_carry_i_3__6_n_0;
  wire rTimeCount0_carry_i_4__6_n_0;
  wire rTimeCount0_carry_i_5__6_n_0;
  wire rTimeCount0_carry_i_6__6_n_0;
  wire rTimeCount0_carry_i_7__6_n_0;
  wire rTimeCount0_carry_i_8__6_n_0;
  wire rTimeCount0_carry_n_0;
  wire rTimeCount0_carry_n_1;
  wire rTimeCount0_carry_n_10;
  wire rTimeCount0_carry_n_11;
  wire rTimeCount0_carry_n_12;
  wire rTimeCount0_carry_n_13;
  wire rTimeCount0_carry_n_14;
  wire rTimeCount0_carry_n_15;
  wire rTimeCount0_carry_n_2;
  wire rTimeCount0_carry_n_3;
  wire rTimeCount0_carry_n_4;
  wire rTimeCount0_carry_n_5;
  wire rTimeCount0_carry_n_6;
  wire rTimeCount0_carry_n_7;
  wire rTimeCount0_carry_n_8;
  wire rTimeCount0_carry_n_9;
  wire \rTimeCount[31]_i_2__6_n_0 ;
  wire \rTimeCount[31]_i_3__6_n_0 ;
  wire \rTimeCount[31]_i_4__6_n_0 ;
  wire \rTimeCount[31]_i_5__6_n_0 ;
  wire \rTimeCount[31]_i_6__6_n_0 ;
  wire \rTimeCount[31]_i_7__6_n_0 ;
  wire \rTimeCount[31]_i_8__6_n_0 ;
  wire \rTimeCount[31]_i_9__6_n_0 ;
  wire \rTimeCount_reg_n_0_[0] ;
  wire \rTimeCount_reg_n_0_[10] ;
  wire \rTimeCount_reg_n_0_[11] ;
  wire \rTimeCount_reg_n_0_[12] ;
  wire \rTimeCount_reg_n_0_[13] ;
  wire \rTimeCount_reg_n_0_[14] ;
  wire \rTimeCount_reg_n_0_[15] ;
  wire \rTimeCount_reg_n_0_[16] ;
  wire \rTimeCount_reg_n_0_[17] ;
  wire \rTimeCount_reg_n_0_[18] ;
  wire \rTimeCount_reg_n_0_[19] ;
  wire \rTimeCount_reg_n_0_[1] ;
  wire \rTimeCount_reg_n_0_[20] ;
  wire \rTimeCount_reg_n_0_[21] ;
  wire \rTimeCount_reg_n_0_[22] ;
  wire \rTimeCount_reg_n_0_[23] ;
  wire \rTimeCount_reg_n_0_[24] ;
  wire \rTimeCount_reg_n_0_[25] ;
  wire \rTimeCount_reg_n_0_[26] ;
  wire \rTimeCount_reg_n_0_[27] ;
  wire \rTimeCount_reg_n_0_[28] ;
  wire \rTimeCount_reg_n_0_[29] ;
  wire \rTimeCount_reg_n_0_[2] ;
  wire \rTimeCount_reg_n_0_[30] ;
  wire \rTimeCount_reg_n_0_[31] ;
  wire \rTimeCount_reg_n_0_[3] ;
  wire \rTimeCount_reg_n_0_[4] ;
  wire \rTimeCount_reg_n_0_[5] ;
  wire \rTimeCount_reg_n_0_[6] ;
  wire \rTimeCount_reg_n_0_[7] ;
  wire \rTimeCount_reg_n_0_[8] ;
  wire \rTimeCount_reg_n_0_[9] ;
  wire [7:7]\NLW_rCounter_reg[24]_i_1__6_CO_UNCONNECTED ;
  wire [7:6]NLW_rTimeCount0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_rTimeCount0_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \rCounter[0]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(iReset),
        .O(rCounter0));
  LUT1 #(
    .INIT(2'h1)) 
    \rCounter[0]_i_3__4 
       (.I0(rCounter_reg[0]),
        .O(\rCounter[0]_i_3__4_n_0 ));
  FDRE \rCounter_reg[0] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[0]_i_2__4_n_15 ),
        .Q(rCounter_reg[0]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[0]_i_2__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[0]_i_2__4_n_0 ,\rCounter_reg[0]_i_2__4_n_1 ,\rCounter_reg[0]_i_2__4_n_2 ,\rCounter_reg[0]_i_2__4_n_3 ,\rCounter_reg[0]_i_2__4_n_4 ,\rCounter_reg[0]_i_2__4_n_5 ,\rCounter_reg[0]_i_2__4_n_6 ,\rCounter_reg[0]_i_2__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\rCounter_reg[0]_i_2__4_n_8 ,\rCounter_reg[0]_i_2__4_n_9 ,\rCounter_reg[0]_i_2__4_n_10 ,\rCounter_reg[0]_i_2__4_n_11 ,\rCounter_reg[0]_i_2__4_n_12 ,\rCounter_reg[0]_i_2__4_n_13 ,\rCounter_reg[0]_i_2__4_n_14 ,\rCounter_reg[0]_i_2__4_n_15 }),
        .S({rCounter_reg[7:1],\rCounter[0]_i_3__4_n_0 }));
  FDRE \rCounter_reg[10] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[8]_i_1__6_n_13 ),
        .Q(rCounter_reg[10]),
        .R(rCounter0));
  FDRE \rCounter_reg[11] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[8]_i_1__6_n_12 ),
        .Q(rCounter_reg[11]),
        .R(rCounter0));
  FDRE \rCounter_reg[12] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[8]_i_1__6_n_11 ),
        .Q(rCounter_reg[12]),
        .R(rCounter0));
  FDRE \rCounter_reg[13] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[8]_i_1__6_n_10 ),
        .Q(rCounter_reg[13]),
        .R(rCounter0));
  FDRE \rCounter_reg[14] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[8]_i_1__6_n_9 ),
        .Q(rCounter_reg[14]),
        .R(rCounter0));
  FDRE \rCounter_reg[15] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[8]_i_1__6_n_8 ),
        .Q(rCounter_reg[15]),
        .R(rCounter0));
  FDRE \rCounter_reg[16] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[16]_i_1__6_n_15 ),
        .Q(rCounter_reg[16]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[16]_i_1__6 
       (.CI(\rCounter_reg[8]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[16]_i_1__6_n_0 ,\rCounter_reg[16]_i_1__6_n_1 ,\rCounter_reg[16]_i_1__6_n_2 ,\rCounter_reg[16]_i_1__6_n_3 ,\rCounter_reg[16]_i_1__6_n_4 ,\rCounter_reg[16]_i_1__6_n_5 ,\rCounter_reg[16]_i_1__6_n_6 ,\rCounter_reg[16]_i_1__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[16]_i_1__6_n_8 ,\rCounter_reg[16]_i_1__6_n_9 ,\rCounter_reg[16]_i_1__6_n_10 ,\rCounter_reg[16]_i_1__6_n_11 ,\rCounter_reg[16]_i_1__6_n_12 ,\rCounter_reg[16]_i_1__6_n_13 ,\rCounter_reg[16]_i_1__6_n_14 ,\rCounter_reg[16]_i_1__6_n_15 }),
        .S(rCounter_reg[23:16]));
  FDRE \rCounter_reg[17] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[16]_i_1__6_n_14 ),
        .Q(rCounter_reg[17]),
        .R(rCounter0));
  FDRE \rCounter_reg[18] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[16]_i_1__6_n_13 ),
        .Q(rCounter_reg[18]),
        .R(rCounter0));
  FDRE \rCounter_reg[19] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[16]_i_1__6_n_12 ),
        .Q(rCounter_reg[19]),
        .R(rCounter0));
  FDRE \rCounter_reg[1] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[0]_i_2__4_n_14 ),
        .Q(rCounter_reg[1]),
        .R(rCounter0));
  FDRE \rCounter_reg[20] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[16]_i_1__6_n_11 ),
        .Q(rCounter_reg[20]),
        .R(rCounter0));
  FDRE \rCounter_reg[21] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[16]_i_1__6_n_10 ),
        .Q(rCounter_reg[21]),
        .R(rCounter0));
  FDRE \rCounter_reg[22] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[16]_i_1__6_n_9 ),
        .Q(rCounter_reg[22]),
        .R(rCounter0));
  FDRE \rCounter_reg[23] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[16]_i_1__6_n_8 ),
        .Q(rCounter_reg[23]),
        .R(rCounter0));
  FDRE \rCounter_reg[24] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[24]_i_1__6_n_15 ),
        .Q(rCounter_reg[24]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[24]_i_1__6 
       (.CI(\rCounter_reg[16]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCounter_reg[24]_i_1__6_CO_UNCONNECTED [7],\rCounter_reg[24]_i_1__6_n_1 ,\rCounter_reg[24]_i_1__6_n_2 ,\rCounter_reg[24]_i_1__6_n_3 ,\rCounter_reg[24]_i_1__6_n_4 ,\rCounter_reg[24]_i_1__6_n_5 ,\rCounter_reg[24]_i_1__6_n_6 ,\rCounter_reg[24]_i_1__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[24]_i_1__6_n_8 ,\rCounter_reg[24]_i_1__6_n_9 ,\rCounter_reg[24]_i_1__6_n_10 ,\rCounter_reg[24]_i_1__6_n_11 ,\rCounter_reg[24]_i_1__6_n_12 ,\rCounter_reg[24]_i_1__6_n_13 ,\rCounter_reg[24]_i_1__6_n_14 ,\rCounter_reg[24]_i_1__6_n_15 }),
        .S(rCounter_reg[31:24]));
  FDRE \rCounter_reg[25] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[24]_i_1__6_n_14 ),
        .Q(rCounter_reg[25]),
        .R(rCounter0));
  FDRE \rCounter_reg[26] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[24]_i_1__6_n_13 ),
        .Q(rCounter_reg[26]),
        .R(rCounter0));
  FDRE \rCounter_reg[27] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[24]_i_1__6_n_12 ),
        .Q(rCounter_reg[27]),
        .R(rCounter0));
  FDRE \rCounter_reg[28] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[24]_i_1__6_n_11 ),
        .Q(rCounter_reg[28]),
        .R(rCounter0));
  FDRE \rCounter_reg[29] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[24]_i_1__6_n_10 ),
        .Q(rCounter_reg[29]),
        .R(rCounter0));
  FDRE \rCounter_reg[2] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[0]_i_2__4_n_13 ),
        .Q(rCounter_reg[2]),
        .R(rCounter0));
  FDRE \rCounter_reg[30] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[24]_i_1__6_n_9 ),
        .Q(rCounter_reg[30]),
        .R(rCounter0));
  FDRE \rCounter_reg[31] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[24]_i_1__6_n_8 ),
        .Q(rCounter_reg[31]),
        .R(rCounter0));
  FDRE \rCounter_reg[3] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[0]_i_2__4_n_12 ),
        .Q(rCounter_reg[3]),
        .R(rCounter0));
  FDRE \rCounter_reg[4] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[0]_i_2__4_n_11 ),
        .Q(rCounter_reg[4]),
        .R(rCounter0));
  FDRE \rCounter_reg[5] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[0]_i_2__4_n_10 ),
        .Q(rCounter_reg[5]),
        .R(rCounter0));
  FDRE \rCounter_reg[6] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[0]_i_2__4_n_9 ),
        .Q(rCounter_reg[6]),
        .R(rCounter0));
  FDRE \rCounter_reg[7] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[0]_i_2__4_n_8 ),
        .Q(rCounter_reg[7]),
        .R(rCounter0));
  FDRE \rCounter_reg[8] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[8]_i_1__6_n_15 ),
        .Q(rCounter_reg[8]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[8]_i_1__6 
       (.CI(\rCounter_reg[0]_i_2__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[8]_i_1__6_n_0 ,\rCounter_reg[8]_i_1__6_n_1 ,\rCounter_reg[8]_i_1__6_n_2 ,\rCounter_reg[8]_i_1__6_n_3 ,\rCounter_reg[8]_i_1__6_n_4 ,\rCounter_reg[8]_i_1__6_n_5 ,\rCounter_reg[8]_i_1__6_n_6 ,\rCounter_reg[8]_i_1__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[8]_i_1__6_n_8 ,\rCounter_reg[8]_i_1__6_n_9 ,\rCounter_reg[8]_i_1__6_n_10 ,\rCounter_reg[8]_i_1__6_n_11 ,\rCounter_reg[8]_i_1__6_n_12 ,\rCounter_reg[8]_i_1__6_n_13 ,\rCounter_reg[8]_i_1__6_n_14 ,\rCounter_reg[8]_i_1__6_n_15 }),
        .S(rCounter_reg[15:8]));
  FDRE \rCounter_reg[9] 
       (.C(iClock),
        .CE(iReadyBusy),
        .D(\rCounter_reg[8]_i_1__6_n_14 ),
        .Q(rCounter_reg[9]),
        .R(rCounter0));
  FDRE \rPeriod_reg[0] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[0]),
        .Q(\rPeriod_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rPeriod_reg[10] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[10]),
        .Q(\rPeriod_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rPeriod_reg[11] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[11]),
        .Q(\rPeriod_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rPeriod_reg[12] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[12]),
        .Q(\rPeriod_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rPeriod_reg[13] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[13]),
        .Q(\rPeriod_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rPeriod_reg[14] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[14]),
        .Q(\rPeriod_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rPeriod_reg[15] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[15]),
        .Q(\rPeriod_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rPeriod_reg[16] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[16]),
        .Q(\rPeriod_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rPeriod_reg[17] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[17]),
        .Q(\rPeriod_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rPeriod_reg[18] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[18]),
        .Q(\rPeriod_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rPeriod_reg[19] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[19]),
        .Q(\rPeriod_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rPeriod_reg[1] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[1]),
        .Q(\rPeriod_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rPeriod_reg[20] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[20]),
        .Q(\rPeriod_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rPeriod_reg[21] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[21]),
        .Q(\rPeriod_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rPeriod_reg[22] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[22]),
        .Q(\rPeriod_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rPeriod_reg[23] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[23]),
        .Q(\rPeriod_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rPeriod_reg[24] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[24]),
        .Q(\rPeriod_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rPeriod_reg[25] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[25]),
        .Q(\rPeriod_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rPeriod_reg[26] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[26]),
        .Q(\rPeriod_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rPeriod_reg[27] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[27]),
        .Q(\rPeriod_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rPeriod_reg[28] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[28]),
        .Q(\rPeriod_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rPeriod_reg[29] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[29]),
        .Q(\rPeriod_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rPeriod_reg[2] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[2]),
        .Q(\rPeriod_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rPeriod_reg[30] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[30]),
        .Q(\rPeriod_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rPeriod_reg[31] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[31]),
        .Q(\rPeriod_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rPeriod_reg[3] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[3]),
        .Q(\rPeriod_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rPeriod_reg[4] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[4]),
        .Q(\rPeriod_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rPeriod_reg[5] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[5]),
        .Q(\rPeriod_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rPeriod_reg[6] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[6]),
        .Q(\rPeriod_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rPeriod_reg[7] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[7]),
        .Q(\rPeriod_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rPeriod_reg[8] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[8]),
        .Q(\rPeriod_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rPeriod_reg[9] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[9]),
        .Q(\rPeriod_reg_n_0_[9] ),
        .R(iReset));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[0]_i_6__0 
       (.I0(\rSampledCount_reg_n_0_[0] ),
        .I1(\rPeriod_reg_n_0_[0] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [0]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[0]),
        .O(\rSampledCount_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[10]_i_4 
       (.I0(\rSampledCount_reg_n_0_[10] ),
        .I1(\rPeriod_reg_n_0_[10] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [10]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[10]),
        .O(\rSampledCount_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[11]_i_6 
       (.I0(\rSampledCount_reg_n_0_[11] ),
        .I1(\rPeriod_reg_n_0_[11] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [11]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[11]),
        .O(\rSampledCount_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[12]_i_6 
       (.I0(\rSampledCount_reg_n_0_[12] ),
        .I1(\rPeriod_reg_n_0_[12] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [12]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[12]),
        .O(\rSampledCount_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[13]_i_4 
       (.I0(\rSampledCount_reg_n_0_[13] ),
        .I1(\rPeriod_reg_n_0_[13] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [13]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[13]),
        .O(\rSampledCount_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[14]_i_4 
       (.I0(\rSampledCount_reg_n_0_[14] ),
        .I1(\rPeriod_reg_n_0_[14] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [14]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[14]),
        .O(\rSampledCount_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[15]_i_6 
       (.I0(\rSampledCount_reg_n_0_[15] ),
        .I1(\rPeriod_reg_n_0_[15] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [15]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[15]),
        .O(\rSampledCount_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[16]_i_6 
       (.I0(\rSampledCount_reg_n_0_[16] ),
        .I1(\rPeriod_reg_n_0_[16] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [16]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[16]),
        .O(\rSampledCount_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[17]_i_4 
       (.I0(\rSampledCount_reg_n_0_[17] ),
        .I1(\rPeriod_reg_n_0_[17] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [17]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[17]),
        .O(\rSampledCount_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[18]_i_6 
       (.I0(\rSampledCount_reg_n_0_[18] ),
        .I1(\rPeriod_reg_n_0_[18] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [18]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[18]),
        .O(\rSampledCount_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[19]_i_6 
       (.I0(\rSampledCount_reg_n_0_[19] ),
        .I1(\rPeriod_reg_n_0_[19] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [19]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[19]),
        .O(\rSampledCount_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[1]_i_6 
       (.I0(\rSampledCount_reg_n_0_[1] ),
        .I1(\rPeriod_reg_n_0_[1] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [1]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[1]),
        .O(\rSampledCount_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[20]_i_6 
       (.I0(\rSampledCount_reg_n_0_[20] ),
        .I1(\rPeriod_reg_n_0_[20] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [20]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[20]),
        .O(\rSampledCount_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[21]_i_6 
       (.I0(\rSampledCount_reg_n_0_[21] ),
        .I1(\rPeriod_reg_n_0_[21] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [21]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[21]),
        .O(\rSampledCount_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[22]_i_4 
       (.I0(\rSampledCount_reg_n_0_[22] ),
        .I1(\rPeriod_reg_n_0_[22] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [22]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[22]),
        .O(\rSampledCount_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[23]_i_4 
       (.I0(\rSampledCount_reg_n_0_[23] ),
        .I1(\rPeriod_reg_n_0_[23] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [23]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[23]),
        .O(\rSampledCount_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[24]_i_6 
       (.I0(\rSampledCount_reg_n_0_[24] ),
        .I1(\rPeriod_reg_n_0_[24] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [24]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[24]),
        .O(\rSampledCount_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[25]_i_6 
       (.I0(\rSampledCount_reg_n_0_[25] ),
        .I1(\rPeriod_reg_n_0_[25] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [25]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[25]),
        .O(\rSampledCount_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[26]_i_4 
       (.I0(\rSampledCount_reg_n_0_[26] ),
        .I1(\rPeriod_reg_n_0_[26] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [26]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[26]),
        .O(\rSampledCount_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[27]_i_4 
       (.I0(\rSampledCount_reg_n_0_[27] ),
        .I1(\rPeriod_reg_n_0_[27] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [27]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[27]),
        .O(\rSampledCount_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[28]_i_6 
       (.I0(\rSampledCount_reg_n_0_[28] ),
        .I1(\rPeriod_reg_n_0_[28] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [28]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[28]),
        .O(\rSampledCount_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[29]_i_6 
       (.I0(\rSampledCount_reg_n_0_[29] ),
        .I1(\rPeriod_reg_n_0_[29] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [29]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[29]),
        .O(\rSampledCount_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[2]_i_6 
       (.I0(\rSampledCount_reg_n_0_[2] ),
        .I1(\rPeriod_reg_n_0_[2] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [2]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[2]),
        .O(\rSampledCount_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[30]_i_6 
       (.I0(\rSampledCount_reg_n_0_[30] ),
        .I1(\rPeriod_reg_n_0_[30] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [30]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[30]),
        .O(\rSampledCount_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[31]_i_4__0 
       (.I0(\rSampledCount_reg_n_0_[31] ),
        .I1(\rPeriod_reg_n_0_[31] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [31]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[31]),
        .O(\rSampledCount_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[3]_i_6 
       (.I0(\rSampledCount_reg_n_0_[3] ),
        .I1(\rPeriod_reg_n_0_[3] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [3]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[3]),
        .O(\rSampledCount_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[4]_i_6 
       (.I0(\rSampledCount_reg_n_0_[4] ),
        .I1(\rPeriod_reg_n_0_[4] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [4]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[4]),
        .O(\rSampledCount_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[5]_i_6 
       (.I0(\rSampledCount_reg_n_0_[5] ),
        .I1(\rPeriod_reg_n_0_[5] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [5]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[5]),
        .O(\rSampledCount_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[6]_i_6 
       (.I0(\rSampledCount_reg_n_0_[6] ),
        .I1(\rPeriod_reg_n_0_[6] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [6]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[6]),
        .O(\rSampledCount_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[7]_i_6 
       (.I0(\rSampledCount_reg_n_0_[7] ),
        .I1(\rPeriod_reg_n_0_[7] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [7]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[7]),
        .O(\rSampledCount_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[8]_i_6 
       (.I0(\rSampledCount_reg_n_0_[8] ),
        .I1(\rPeriod_reg_n_0_[8] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [8]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[8]),
        .O(\rSampledCount_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[9]_i_6 
       (.I0(\rSampledCount_reg_n_0_[9] ),
        .I1(\rPeriod_reg_n_0_[9] ),
        .I2(\rReadData_reg[31] [1]),
        .I3(\rReadData_reg[31]_0 [9]),
        .I4(\rReadData_reg[31] [0]),
        .I5(Q[9]),
        .O(\rSampledCount_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rSampledCount[31]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .O(rSampledCount));
  FDRE \rSampledCount_reg[0] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[0]),
        .Q(\rSampledCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rSampledCount_reg[10] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[10]),
        .Q(\rSampledCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rSampledCount_reg[11] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[11]),
        .Q(\rSampledCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rSampledCount_reg[12] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[12]),
        .Q(\rSampledCount_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rSampledCount_reg[13] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[13]),
        .Q(\rSampledCount_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rSampledCount_reg[14] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[14]),
        .Q(\rSampledCount_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rSampledCount_reg[15] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[15]),
        .Q(\rSampledCount_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rSampledCount_reg[16] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[16]),
        .Q(\rSampledCount_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rSampledCount_reg[17] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[17]),
        .Q(\rSampledCount_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rSampledCount_reg[18] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[18]),
        .Q(\rSampledCount_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rSampledCount_reg[19] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[19]),
        .Q(\rSampledCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rSampledCount_reg[1] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[1]),
        .Q(\rSampledCount_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rSampledCount_reg[20] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[20]),
        .Q(\rSampledCount_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rSampledCount_reg[21] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[21]),
        .Q(\rSampledCount_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rSampledCount_reg[22] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[22]),
        .Q(\rSampledCount_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rSampledCount_reg[23] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[23]),
        .Q(\rSampledCount_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rSampledCount_reg[24] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[24]),
        .Q(\rSampledCount_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rSampledCount_reg[25] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[25]),
        .Q(\rSampledCount_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rSampledCount_reg[26] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[26]),
        .Q(\rSampledCount_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rSampledCount_reg[27] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[27]),
        .Q(\rSampledCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rSampledCount_reg[28] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[28]),
        .Q(\rSampledCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rSampledCount_reg[29] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[29]),
        .Q(\rSampledCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rSampledCount_reg[2] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[2]),
        .Q(\rSampledCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rSampledCount_reg[30] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[30]),
        .Q(\rSampledCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rSampledCount_reg[31] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[31]),
        .Q(\rSampledCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rSampledCount_reg[3] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[3]),
        .Q(\rSampledCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rSampledCount_reg[4] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[4]),
        .Q(\rSampledCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rSampledCount_reg[5] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[5]),
        .Q(\rSampledCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rSampledCount_reg[6] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[6]),
        .Q(\rSampledCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rSampledCount_reg[7] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[7]),
        .Q(\rSampledCount_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rSampledCount_reg[8] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[8]),
        .Q(\rSampledCount_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rSampledCount_reg[9] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[9]),
        .Q(\rSampledCount_reg_n_0_[9] ),
        .R(iReset));
  CARRY8 rTimeCount0_carry
       (.CI(\rTimeCount_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry_n_0,rTimeCount0_carry_n_1,rTimeCount0_carry_n_2,rTimeCount0_carry_n_3,rTimeCount0_carry_n_4,rTimeCount0_carry_n_5,rTimeCount0_carry_n_6,rTimeCount0_carry_n_7}),
        .DI({\rTimeCount_reg_n_0_[8] ,\rTimeCount_reg_n_0_[7] ,\rTimeCount_reg_n_0_[6] ,\rTimeCount_reg_n_0_[5] ,\rTimeCount_reg_n_0_[4] ,\rTimeCount_reg_n_0_[3] ,\rTimeCount_reg_n_0_[2] ,\rTimeCount_reg_n_0_[1] }),
        .O({rTimeCount0_carry_n_8,rTimeCount0_carry_n_9,rTimeCount0_carry_n_10,rTimeCount0_carry_n_11,rTimeCount0_carry_n_12,rTimeCount0_carry_n_13,rTimeCount0_carry_n_14,rTimeCount0_carry_n_15}),
        .S({rTimeCount0_carry_i_1__6_n_0,rTimeCount0_carry_i_2__6_n_0,rTimeCount0_carry_i_3__6_n_0,rTimeCount0_carry_i_4__6_n_0,rTimeCount0_carry_i_5__6_n_0,rTimeCount0_carry_i_6__6_n_0,rTimeCount0_carry_i_7__6_n_0,rTimeCount0_carry_i_8__6_n_0}));
  CARRY8 rTimeCount0_carry__0
       (.CI(rTimeCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__0_n_0,rTimeCount0_carry__0_n_1,rTimeCount0_carry__0_n_2,rTimeCount0_carry__0_n_3,rTimeCount0_carry__0_n_4,rTimeCount0_carry__0_n_5,rTimeCount0_carry__0_n_6,rTimeCount0_carry__0_n_7}),
        .DI({\rTimeCount_reg_n_0_[16] ,\rTimeCount_reg_n_0_[15] ,\rTimeCount_reg_n_0_[14] ,\rTimeCount_reg_n_0_[13] ,\rTimeCount_reg_n_0_[12] ,\rTimeCount_reg_n_0_[11] ,\rTimeCount_reg_n_0_[10] ,\rTimeCount_reg_n_0_[9] }),
        .O({rTimeCount0_carry__0_n_8,rTimeCount0_carry__0_n_9,rTimeCount0_carry__0_n_10,rTimeCount0_carry__0_n_11,rTimeCount0_carry__0_n_12,rTimeCount0_carry__0_n_13,rTimeCount0_carry__0_n_14,rTimeCount0_carry__0_n_15}),
        .S({rTimeCount0_carry__0_i_1__6_n_0,rTimeCount0_carry__0_i_2__6_n_0,rTimeCount0_carry__0_i_3__6_n_0,rTimeCount0_carry__0_i_4__6_n_0,rTimeCount0_carry__0_i_5__6_n_0,rTimeCount0_carry__0_i_6__6_n_0,rTimeCount0_carry__0_i_7__6_n_0,rTimeCount0_carry__0_i_8__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_1__6
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .O(rTimeCount0_carry__0_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_2__6
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .O(rTimeCount0_carry__0_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_3__6
       (.I0(\rTimeCount_reg_n_0_[14] ),
        .O(rTimeCount0_carry__0_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_4__6
       (.I0(\rTimeCount_reg_n_0_[13] ),
        .O(rTimeCount0_carry__0_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_5__6
       (.I0(\rTimeCount_reg_n_0_[12] ),
        .O(rTimeCount0_carry__0_i_5__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_6__6
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .O(rTimeCount0_carry__0_i_6__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_7__6
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .O(rTimeCount0_carry__0_i_7__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_8__6
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .O(rTimeCount0_carry__0_i_8__6_n_0));
  CARRY8 rTimeCount0_carry__1
       (.CI(rTimeCount0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__1_n_0,rTimeCount0_carry__1_n_1,rTimeCount0_carry__1_n_2,rTimeCount0_carry__1_n_3,rTimeCount0_carry__1_n_4,rTimeCount0_carry__1_n_5,rTimeCount0_carry__1_n_6,rTimeCount0_carry__1_n_7}),
        .DI({\rTimeCount_reg_n_0_[24] ,\rTimeCount_reg_n_0_[23] ,\rTimeCount_reg_n_0_[22] ,\rTimeCount_reg_n_0_[21] ,\rTimeCount_reg_n_0_[20] ,\rTimeCount_reg_n_0_[19] ,\rTimeCount_reg_n_0_[18] ,\rTimeCount_reg_n_0_[17] }),
        .O({rTimeCount0_carry__1_n_8,rTimeCount0_carry__1_n_9,rTimeCount0_carry__1_n_10,rTimeCount0_carry__1_n_11,rTimeCount0_carry__1_n_12,rTimeCount0_carry__1_n_13,rTimeCount0_carry__1_n_14,rTimeCount0_carry__1_n_15}),
        .S({rTimeCount0_carry__1_i_1__6_n_0,rTimeCount0_carry__1_i_2__6_n_0,rTimeCount0_carry__1_i_3__6_n_0,rTimeCount0_carry__1_i_4__6_n_0,rTimeCount0_carry__1_i_5__6_n_0,rTimeCount0_carry__1_i_6__6_n_0,rTimeCount0_carry__1_i_7__6_n_0,rTimeCount0_carry__1_i_8__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_1__6
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .O(rTimeCount0_carry__1_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_2__6
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .O(rTimeCount0_carry__1_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_3__6
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .O(rTimeCount0_carry__1_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_4__6
       (.I0(\rTimeCount_reg_n_0_[21] ),
        .O(rTimeCount0_carry__1_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_5__6
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .O(rTimeCount0_carry__1_i_5__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_6__6
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .O(rTimeCount0_carry__1_i_6__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_7__6
       (.I0(\rTimeCount_reg_n_0_[18] ),
        .O(rTimeCount0_carry__1_i_7__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_8__6
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .O(rTimeCount0_carry__1_i_8__6_n_0));
  CARRY8 rTimeCount0_carry__2
       (.CI(rTimeCount0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rTimeCount0_carry__2_CO_UNCONNECTED[7:6],rTimeCount0_carry__2_n_2,rTimeCount0_carry__2_n_3,rTimeCount0_carry__2_n_4,rTimeCount0_carry__2_n_5,rTimeCount0_carry__2_n_6,rTimeCount0_carry__2_n_7}),
        .DI({1'b0,1'b0,\rTimeCount_reg_n_0_[30] ,\rTimeCount_reg_n_0_[29] ,\rTimeCount_reg_n_0_[28] ,\rTimeCount_reg_n_0_[27] ,\rTimeCount_reg_n_0_[26] ,\rTimeCount_reg_n_0_[25] }),
        .O({NLW_rTimeCount0_carry__2_O_UNCONNECTED[7],rTimeCount0_carry__2_n_9,rTimeCount0_carry__2_n_10,rTimeCount0_carry__2_n_11,rTimeCount0_carry__2_n_12,rTimeCount0_carry__2_n_13,rTimeCount0_carry__2_n_14,rTimeCount0_carry__2_n_15}),
        .S({1'b0,rTimeCount0_carry__2_i_1__6_n_0,rTimeCount0_carry__2_i_2__6_n_0,rTimeCount0_carry__2_i_3__6_n_0,rTimeCount0_carry__2_i_4__6_n_0,rTimeCount0_carry__2_i_5__6_n_0,rTimeCount0_carry__2_i_6__6_n_0,rTimeCount0_carry__2_i_7__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_1__6
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .O(rTimeCount0_carry__2_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_2__6
       (.I0(\rTimeCount_reg_n_0_[30] ),
        .O(rTimeCount0_carry__2_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_3__6
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .O(rTimeCount0_carry__2_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_4__6
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .O(rTimeCount0_carry__2_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_5__6
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .O(rTimeCount0_carry__2_i_5__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_6__6
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .O(rTimeCount0_carry__2_i_6__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_7__6
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .O(rTimeCount0_carry__2_i_7__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_1__6
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .O(rTimeCount0_carry_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_2__6
       (.I0(\rTimeCount_reg_n_0_[7] ),
        .O(rTimeCount0_carry_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_3__6
       (.I0(\rTimeCount_reg_n_0_[6] ),
        .O(rTimeCount0_carry_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_4__6
       (.I0(\rTimeCount_reg_n_0_[5] ),
        .O(rTimeCount0_carry_i_4__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_5__6
       (.I0(\rTimeCount_reg_n_0_[4] ),
        .O(rTimeCount0_carry_i_5__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_6__6
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .O(rTimeCount0_carry_i_6__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_7__6
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .O(rTimeCount0_carry_i_7__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_8__6
       (.I0(\rTimeCount_reg_n_0_[1] ),
        .O(rTimeCount0_carry_i_8__6_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
    \rTimeCount[0]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[0] ),
        .I5(\rTimeCount_reg_n_0_[0] ),
        .O(rTimeCount[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[10]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[10] ),
        .I5(rTimeCount0_carry__0_n_14),
        .O(rTimeCount[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[11]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[11] ),
        .I5(rTimeCount0_carry__0_n_13),
        .O(rTimeCount[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[12]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[12] ),
        .I5(rTimeCount0_carry__0_n_12),
        .O(rTimeCount[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[13]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[13] ),
        .I5(rTimeCount0_carry__0_n_11),
        .O(rTimeCount[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[14]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[14] ),
        .I5(rTimeCount0_carry__0_n_10),
        .O(rTimeCount[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[15]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[15] ),
        .I5(rTimeCount0_carry__0_n_9),
        .O(rTimeCount[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[16]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[16] ),
        .I5(rTimeCount0_carry__0_n_8),
        .O(rTimeCount[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[17]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[17] ),
        .I5(rTimeCount0_carry__1_n_15),
        .O(rTimeCount[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[18]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[18] ),
        .I5(rTimeCount0_carry__1_n_14),
        .O(rTimeCount[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[19]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[19] ),
        .I5(rTimeCount0_carry__1_n_13),
        .O(rTimeCount[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[1]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[1] ),
        .I5(rTimeCount0_carry_n_15),
        .O(rTimeCount[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[20]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[20] ),
        .I5(rTimeCount0_carry__1_n_12),
        .O(rTimeCount[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[21]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[21] ),
        .I5(rTimeCount0_carry__1_n_11),
        .O(rTimeCount[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[22]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[22] ),
        .I5(rTimeCount0_carry__1_n_10),
        .O(rTimeCount[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[23]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[23] ),
        .I5(rTimeCount0_carry__1_n_9),
        .O(rTimeCount[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[24]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[24] ),
        .I5(rTimeCount0_carry__1_n_8),
        .O(rTimeCount[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[25]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[25] ),
        .I5(rTimeCount0_carry__2_n_15),
        .O(rTimeCount[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[26]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[26] ),
        .I5(rTimeCount0_carry__2_n_14),
        .O(rTimeCount[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[27]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[27] ),
        .I5(rTimeCount0_carry__2_n_13),
        .O(rTimeCount[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[28]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[28] ),
        .I5(rTimeCount0_carry__2_n_12),
        .O(rTimeCount[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[29]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[29] ),
        .I5(rTimeCount0_carry__2_n_11),
        .O(rTimeCount[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[2]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[2] ),
        .I5(rTimeCount0_carry_n_14),
        .O(rTimeCount[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[30]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[30] ),
        .I5(rTimeCount0_carry__2_n_10),
        .O(rTimeCount[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[31]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[31] ),
        .I5(rTimeCount0_carry__2_n_9),
        .O(rTimeCount[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_2__6 
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .I1(\rTimeCount_reg_n_0_[19] ),
        .I2(\rTimeCount_reg_n_0_[10] ),
        .I3(\rTimeCount_reg_n_0_[25] ),
        .I4(\rTimeCount[31]_i_6__6_n_0 ),
        .O(\rTimeCount[31]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rTimeCount[31]_i_3__6 
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .I1(\rTimeCount_reg_n_0_[28] ),
        .I2(\rTimeCount_reg_n_0_[14] ),
        .I3(\rTimeCount_reg_n_0_[8] ),
        .I4(\rTimeCount[31]_i_7__6_n_0 ),
        .O(\rTimeCount[31]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_4__6 
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .I1(\rTimeCount_reg_n_0_[3] ),
        .I2(\rTimeCount_reg_n_0_[17] ),
        .I3(\rTimeCount_reg_n_0_[2] ),
        .I4(\rTimeCount[31]_i_8__6_n_0 ),
        .O(\rTimeCount[31]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_5__6 
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .I1(\rTimeCount_reg_n_0_[15] ),
        .I2(\rTimeCount_reg_n_0_[18] ),
        .I3(\rTimeCount_reg_n_0_[6] ),
        .I4(\rTimeCount[31]_i_9__6_n_0 ),
        .O(\rTimeCount[31]_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_6__6 
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .I1(\rTimeCount_reg_n_0_[26] ),
        .I2(\rTimeCount_reg_n_0_[22] ),
        .I3(\rTimeCount_reg_n_0_[7] ),
        .O(\rTimeCount[31]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_7__6 
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .I1(\rTimeCount_reg_n_0_[1] ),
        .I2(\rTimeCount_reg_n_0_[31] ),
        .I3(\rTimeCount_reg_n_0_[30] ),
        .O(\rTimeCount[31]_i_7__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_8__6 
       (.I0(\rTimeCount_reg_n_0_[0] ),
        .I1(\rTimeCount_reg_n_0_[21] ),
        .I2(\rTimeCount_reg_n_0_[9] ),
        .I3(\rTimeCount_reg_n_0_[12] ),
        .O(\rTimeCount[31]_i_8__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_9__6 
       (.I0(\rTimeCount_reg_n_0_[4] ),
        .I1(\rTimeCount_reg_n_0_[5] ),
        .I2(\rTimeCount_reg_n_0_[13] ),
        .I3(\rTimeCount_reg_n_0_[27] ),
        .O(\rTimeCount[31]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[3]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[3] ),
        .I5(rTimeCount0_carry_n_13),
        .O(rTimeCount[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[4]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[4] ),
        .I5(rTimeCount0_carry_n_12),
        .O(rTimeCount[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[5]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[5] ),
        .I5(rTimeCount0_carry_n_11),
        .O(rTimeCount[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[6]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[6] ),
        .I5(rTimeCount0_carry_n_10),
        .O(rTimeCount[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[7]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[7] ),
        .I5(rTimeCount0_carry_n_9),
        .O(rTimeCount[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[8]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[8] ),
        .I5(rTimeCount0_carry_n_8),
        .O(rTimeCount[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[9]_i_1__6 
       (.I0(\rTimeCount[31]_i_2__6_n_0 ),
        .I1(\rTimeCount[31]_i_3__6_n_0 ),
        .I2(\rTimeCount[31]_i_4__6_n_0 ),
        .I3(\rTimeCount[31]_i_5__6_n_0 ),
        .I4(\rPeriod_reg_n_0_[9] ),
        .I5(rTimeCount0_carry__0_n_15),
        .O(rTimeCount[9]));
  FDRE \rTimeCount_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[0]),
        .Q(\rTimeCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rTimeCount_reg[10] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[10]),
        .Q(\rTimeCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rTimeCount_reg[11] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[11]),
        .Q(\rTimeCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rTimeCount_reg[12] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[12]),
        .Q(\rTimeCount_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rTimeCount_reg[13] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[13]),
        .Q(\rTimeCount_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rTimeCount_reg[14] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[14]),
        .Q(\rTimeCount_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rTimeCount_reg[15] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[15]),
        .Q(\rTimeCount_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rTimeCount_reg[16] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[16]),
        .Q(\rTimeCount_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rTimeCount_reg[17] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[17]),
        .Q(\rTimeCount_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rTimeCount_reg[18] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[18]),
        .Q(\rTimeCount_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rTimeCount_reg[19] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[19]),
        .Q(\rTimeCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rTimeCount_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[1]),
        .Q(\rTimeCount_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rTimeCount_reg[20] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[20]),
        .Q(\rTimeCount_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rTimeCount_reg[21] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[21]),
        .Q(\rTimeCount_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rTimeCount_reg[22] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[22]),
        .Q(\rTimeCount_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rTimeCount_reg[23] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[23]),
        .Q(\rTimeCount_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rTimeCount_reg[24] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[24]),
        .Q(\rTimeCount_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rTimeCount_reg[25] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[25]),
        .Q(\rTimeCount_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rTimeCount_reg[26] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[26]),
        .Q(\rTimeCount_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rTimeCount_reg[27] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[27]),
        .Q(\rTimeCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rTimeCount_reg[28] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[28]),
        .Q(\rTimeCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rTimeCount_reg[29] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[29]),
        .Q(\rTimeCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rTimeCount_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[2]),
        .Q(\rTimeCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rTimeCount_reg[30] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[30]),
        .Q(\rTimeCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rTimeCount_reg[31] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[31]),
        .Q(\rTimeCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rTimeCount_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[3]),
        .Q(\rTimeCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rTimeCount_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[4]),
        .Q(\rTimeCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rTimeCount_reg[5] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[5]),
        .Q(\rTimeCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rTimeCount_reg[6] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[6]),
        .Q(\rTimeCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rTimeCount_reg[7] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[7]),
        .Q(\rTimeCount_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rTimeCount_reg[8] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[8]),
        .Q(\rTimeCount_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rTimeCount_reg[9] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[9]),
        .Q(\rTimeCount_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "ExtTimeCounter" *) 
module sys_top_t4nfc_hlper_0_0_ExtTimeCounter_8
   (Q,
    \rSampledCount_reg[31]_0 ,
    \rCounter_reg[0]_0 ,
    iClock,
    iReset,
    \rPeriod_reg[31]_0 ,
    D);
  output [31:0]Q;
  output [31:0]\rSampledCount_reg[31]_0 ;
  input \rCounter_reg[0]_0 ;
  input iClock;
  input iReset;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [31:0]Q;
  wire iClock;
  wire iReset;
  wire rCounter0;
  wire \rCounter[0]_i_3__3_n_0 ;
  wire [31:0]rCounter_reg;
  wire \rCounter_reg[0]_0 ;
  wire \rCounter_reg[0]_i_2__3_n_0 ;
  wire \rCounter_reg[0]_i_2__3_n_1 ;
  wire \rCounter_reg[0]_i_2__3_n_10 ;
  wire \rCounter_reg[0]_i_2__3_n_11 ;
  wire \rCounter_reg[0]_i_2__3_n_12 ;
  wire \rCounter_reg[0]_i_2__3_n_13 ;
  wire \rCounter_reg[0]_i_2__3_n_14 ;
  wire \rCounter_reg[0]_i_2__3_n_15 ;
  wire \rCounter_reg[0]_i_2__3_n_2 ;
  wire \rCounter_reg[0]_i_2__3_n_3 ;
  wire \rCounter_reg[0]_i_2__3_n_4 ;
  wire \rCounter_reg[0]_i_2__3_n_5 ;
  wire \rCounter_reg[0]_i_2__3_n_6 ;
  wire \rCounter_reg[0]_i_2__3_n_7 ;
  wire \rCounter_reg[0]_i_2__3_n_8 ;
  wire \rCounter_reg[0]_i_2__3_n_9 ;
  wire \rCounter_reg[16]_i_1__5_n_0 ;
  wire \rCounter_reg[16]_i_1__5_n_1 ;
  wire \rCounter_reg[16]_i_1__5_n_10 ;
  wire \rCounter_reg[16]_i_1__5_n_11 ;
  wire \rCounter_reg[16]_i_1__5_n_12 ;
  wire \rCounter_reg[16]_i_1__5_n_13 ;
  wire \rCounter_reg[16]_i_1__5_n_14 ;
  wire \rCounter_reg[16]_i_1__5_n_15 ;
  wire \rCounter_reg[16]_i_1__5_n_2 ;
  wire \rCounter_reg[16]_i_1__5_n_3 ;
  wire \rCounter_reg[16]_i_1__5_n_4 ;
  wire \rCounter_reg[16]_i_1__5_n_5 ;
  wire \rCounter_reg[16]_i_1__5_n_6 ;
  wire \rCounter_reg[16]_i_1__5_n_7 ;
  wire \rCounter_reg[16]_i_1__5_n_8 ;
  wire \rCounter_reg[16]_i_1__5_n_9 ;
  wire \rCounter_reg[24]_i_1__5_n_1 ;
  wire \rCounter_reg[24]_i_1__5_n_10 ;
  wire \rCounter_reg[24]_i_1__5_n_11 ;
  wire \rCounter_reg[24]_i_1__5_n_12 ;
  wire \rCounter_reg[24]_i_1__5_n_13 ;
  wire \rCounter_reg[24]_i_1__5_n_14 ;
  wire \rCounter_reg[24]_i_1__5_n_15 ;
  wire \rCounter_reg[24]_i_1__5_n_2 ;
  wire \rCounter_reg[24]_i_1__5_n_3 ;
  wire \rCounter_reg[24]_i_1__5_n_4 ;
  wire \rCounter_reg[24]_i_1__5_n_5 ;
  wire \rCounter_reg[24]_i_1__5_n_6 ;
  wire \rCounter_reg[24]_i_1__5_n_7 ;
  wire \rCounter_reg[24]_i_1__5_n_8 ;
  wire \rCounter_reg[24]_i_1__5_n_9 ;
  wire \rCounter_reg[8]_i_1__5_n_0 ;
  wire \rCounter_reg[8]_i_1__5_n_1 ;
  wire \rCounter_reg[8]_i_1__5_n_10 ;
  wire \rCounter_reg[8]_i_1__5_n_11 ;
  wire \rCounter_reg[8]_i_1__5_n_12 ;
  wire \rCounter_reg[8]_i_1__5_n_13 ;
  wire \rCounter_reg[8]_i_1__5_n_14 ;
  wire \rCounter_reg[8]_i_1__5_n_15 ;
  wire \rCounter_reg[8]_i_1__5_n_2 ;
  wire \rCounter_reg[8]_i_1__5_n_3 ;
  wire \rCounter_reg[8]_i_1__5_n_4 ;
  wire \rCounter_reg[8]_i_1__5_n_5 ;
  wire \rCounter_reg[8]_i_1__5_n_6 ;
  wire \rCounter_reg[8]_i_1__5_n_7 ;
  wire \rCounter_reg[8]_i_1__5_n_8 ;
  wire \rCounter_reg[8]_i_1__5_n_9 ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire rSampledCount;
  wire [31:0]\rSampledCount_reg[31]_0 ;
  wire [31:0]rTimeCount;
  wire rTimeCount0_carry__0_i_1__5_n_0;
  wire rTimeCount0_carry__0_i_2__5_n_0;
  wire rTimeCount0_carry__0_i_3__5_n_0;
  wire rTimeCount0_carry__0_i_4__5_n_0;
  wire rTimeCount0_carry__0_i_5__5_n_0;
  wire rTimeCount0_carry__0_i_6__5_n_0;
  wire rTimeCount0_carry__0_i_7__5_n_0;
  wire rTimeCount0_carry__0_i_8__5_n_0;
  wire rTimeCount0_carry__0_n_0;
  wire rTimeCount0_carry__0_n_1;
  wire rTimeCount0_carry__0_n_10;
  wire rTimeCount0_carry__0_n_11;
  wire rTimeCount0_carry__0_n_12;
  wire rTimeCount0_carry__0_n_13;
  wire rTimeCount0_carry__0_n_14;
  wire rTimeCount0_carry__0_n_15;
  wire rTimeCount0_carry__0_n_2;
  wire rTimeCount0_carry__0_n_3;
  wire rTimeCount0_carry__0_n_4;
  wire rTimeCount0_carry__0_n_5;
  wire rTimeCount0_carry__0_n_6;
  wire rTimeCount0_carry__0_n_7;
  wire rTimeCount0_carry__0_n_8;
  wire rTimeCount0_carry__0_n_9;
  wire rTimeCount0_carry__1_i_1__5_n_0;
  wire rTimeCount0_carry__1_i_2__5_n_0;
  wire rTimeCount0_carry__1_i_3__5_n_0;
  wire rTimeCount0_carry__1_i_4__5_n_0;
  wire rTimeCount0_carry__1_i_5__5_n_0;
  wire rTimeCount0_carry__1_i_6__5_n_0;
  wire rTimeCount0_carry__1_i_7__5_n_0;
  wire rTimeCount0_carry__1_i_8__5_n_0;
  wire rTimeCount0_carry__1_n_0;
  wire rTimeCount0_carry__1_n_1;
  wire rTimeCount0_carry__1_n_10;
  wire rTimeCount0_carry__1_n_11;
  wire rTimeCount0_carry__1_n_12;
  wire rTimeCount0_carry__1_n_13;
  wire rTimeCount0_carry__1_n_14;
  wire rTimeCount0_carry__1_n_15;
  wire rTimeCount0_carry__1_n_2;
  wire rTimeCount0_carry__1_n_3;
  wire rTimeCount0_carry__1_n_4;
  wire rTimeCount0_carry__1_n_5;
  wire rTimeCount0_carry__1_n_6;
  wire rTimeCount0_carry__1_n_7;
  wire rTimeCount0_carry__1_n_8;
  wire rTimeCount0_carry__1_n_9;
  wire rTimeCount0_carry__2_i_1__5_n_0;
  wire rTimeCount0_carry__2_i_2__5_n_0;
  wire rTimeCount0_carry__2_i_3__5_n_0;
  wire rTimeCount0_carry__2_i_4__5_n_0;
  wire rTimeCount0_carry__2_i_5__5_n_0;
  wire rTimeCount0_carry__2_i_6__5_n_0;
  wire rTimeCount0_carry__2_i_7__5_n_0;
  wire rTimeCount0_carry__2_n_10;
  wire rTimeCount0_carry__2_n_11;
  wire rTimeCount0_carry__2_n_12;
  wire rTimeCount0_carry__2_n_13;
  wire rTimeCount0_carry__2_n_14;
  wire rTimeCount0_carry__2_n_15;
  wire rTimeCount0_carry__2_n_2;
  wire rTimeCount0_carry__2_n_3;
  wire rTimeCount0_carry__2_n_4;
  wire rTimeCount0_carry__2_n_5;
  wire rTimeCount0_carry__2_n_6;
  wire rTimeCount0_carry__2_n_7;
  wire rTimeCount0_carry__2_n_9;
  wire rTimeCount0_carry_i_1__5_n_0;
  wire rTimeCount0_carry_i_2__5_n_0;
  wire rTimeCount0_carry_i_3__5_n_0;
  wire rTimeCount0_carry_i_4__5_n_0;
  wire rTimeCount0_carry_i_5__5_n_0;
  wire rTimeCount0_carry_i_6__5_n_0;
  wire rTimeCount0_carry_i_7__5_n_0;
  wire rTimeCount0_carry_i_8__5_n_0;
  wire rTimeCount0_carry_n_0;
  wire rTimeCount0_carry_n_1;
  wire rTimeCount0_carry_n_10;
  wire rTimeCount0_carry_n_11;
  wire rTimeCount0_carry_n_12;
  wire rTimeCount0_carry_n_13;
  wire rTimeCount0_carry_n_14;
  wire rTimeCount0_carry_n_15;
  wire rTimeCount0_carry_n_2;
  wire rTimeCount0_carry_n_3;
  wire rTimeCount0_carry_n_4;
  wire rTimeCount0_carry_n_5;
  wire rTimeCount0_carry_n_6;
  wire rTimeCount0_carry_n_7;
  wire rTimeCount0_carry_n_8;
  wire rTimeCount0_carry_n_9;
  wire \rTimeCount[31]_i_2__5_n_0 ;
  wire \rTimeCount[31]_i_3__5_n_0 ;
  wire \rTimeCount[31]_i_4__5_n_0 ;
  wire \rTimeCount[31]_i_5__5_n_0 ;
  wire \rTimeCount[31]_i_6__5_n_0 ;
  wire \rTimeCount[31]_i_7__5_n_0 ;
  wire \rTimeCount[31]_i_8__5_n_0 ;
  wire \rTimeCount[31]_i_9__5_n_0 ;
  wire \rTimeCount_reg_n_0_[0] ;
  wire \rTimeCount_reg_n_0_[10] ;
  wire \rTimeCount_reg_n_0_[11] ;
  wire \rTimeCount_reg_n_0_[12] ;
  wire \rTimeCount_reg_n_0_[13] ;
  wire \rTimeCount_reg_n_0_[14] ;
  wire \rTimeCount_reg_n_0_[15] ;
  wire \rTimeCount_reg_n_0_[16] ;
  wire \rTimeCount_reg_n_0_[17] ;
  wire \rTimeCount_reg_n_0_[18] ;
  wire \rTimeCount_reg_n_0_[19] ;
  wire \rTimeCount_reg_n_0_[1] ;
  wire \rTimeCount_reg_n_0_[20] ;
  wire \rTimeCount_reg_n_0_[21] ;
  wire \rTimeCount_reg_n_0_[22] ;
  wire \rTimeCount_reg_n_0_[23] ;
  wire \rTimeCount_reg_n_0_[24] ;
  wire \rTimeCount_reg_n_0_[25] ;
  wire \rTimeCount_reg_n_0_[26] ;
  wire \rTimeCount_reg_n_0_[27] ;
  wire \rTimeCount_reg_n_0_[28] ;
  wire \rTimeCount_reg_n_0_[29] ;
  wire \rTimeCount_reg_n_0_[2] ;
  wire \rTimeCount_reg_n_0_[30] ;
  wire \rTimeCount_reg_n_0_[31] ;
  wire \rTimeCount_reg_n_0_[3] ;
  wire \rTimeCount_reg_n_0_[4] ;
  wire \rTimeCount_reg_n_0_[5] ;
  wire \rTimeCount_reg_n_0_[6] ;
  wire \rTimeCount_reg_n_0_[7] ;
  wire \rTimeCount_reg_n_0_[8] ;
  wire \rTimeCount_reg_n_0_[9] ;
  wire [7:7]\NLW_rCounter_reg[24]_i_1__5_CO_UNCONNECTED ;
  wire [7:6]NLW_rTimeCount0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_rTimeCount0_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \rCounter[0]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(iReset),
        .O(rCounter0));
  LUT1 #(
    .INIT(2'h1)) 
    \rCounter[0]_i_3__3 
       (.I0(rCounter_reg[0]),
        .O(\rCounter[0]_i_3__3_n_0 ));
  FDRE \rCounter_reg[0] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__3_n_15 ),
        .Q(rCounter_reg[0]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[0]_i_2__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[0]_i_2__3_n_0 ,\rCounter_reg[0]_i_2__3_n_1 ,\rCounter_reg[0]_i_2__3_n_2 ,\rCounter_reg[0]_i_2__3_n_3 ,\rCounter_reg[0]_i_2__3_n_4 ,\rCounter_reg[0]_i_2__3_n_5 ,\rCounter_reg[0]_i_2__3_n_6 ,\rCounter_reg[0]_i_2__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\rCounter_reg[0]_i_2__3_n_8 ,\rCounter_reg[0]_i_2__3_n_9 ,\rCounter_reg[0]_i_2__3_n_10 ,\rCounter_reg[0]_i_2__3_n_11 ,\rCounter_reg[0]_i_2__3_n_12 ,\rCounter_reg[0]_i_2__3_n_13 ,\rCounter_reg[0]_i_2__3_n_14 ,\rCounter_reg[0]_i_2__3_n_15 }),
        .S({rCounter_reg[7:1],\rCounter[0]_i_3__3_n_0 }));
  FDRE \rCounter_reg[10] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__5_n_13 ),
        .Q(rCounter_reg[10]),
        .R(rCounter0));
  FDRE \rCounter_reg[11] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__5_n_12 ),
        .Q(rCounter_reg[11]),
        .R(rCounter0));
  FDRE \rCounter_reg[12] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__5_n_11 ),
        .Q(rCounter_reg[12]),
        .R(rCounter0));
  FDRE \rCounter_reg[13] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__5_n_10 ),
        .Q(rCounter_reg[13]),
        .R(rCounter0));
  FDRE \rCounter_reg[14] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__5_n_9 ),
        .Q(rCounter_reg[14]),
        .R(rCounter0));
  FDRE \rCounter_reg[15] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__5_n_8 ),
        .Q(rCounter_reg[15]),
        .R(rCounter0));
  FDRE \rCounter_reg[16] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__5_n_15 ),
        .Q(rCounter_reg[16]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[16]_i_1__5 
       (.CI(\rCounter_reg[8]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[16]_i_1__5_n_0 ,\rCounter_reg[16]_i_1__5_n_1 ,\rCounter_reg[16]_i_1__5_n_2 ,\rCounter_reg[16]_i_1__5_n_3 ,\rCounter_reg[16]_i_1__5_n_4 ,\rCounter_reg[16]_i_1__5_n_5 ,\rCounter_reg[16]_i_1__5_n_6 ,\rCounter_reg[16]_i_1__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[16]_i_1__5_n_8 ,\rCounter_reg[16]_i_1__5_n_9 ,\rCounter_reg[16]_i_1__5_n_10 ,\rCounter_reg[16]_i_1__5_n_11 ,\rCounter_reg[16]_i_1__5_n_12 ,\rCounter_reg[16]_i_1__5_n_13 ,\rCounter_reg[16]_i_1__5_n_14 ,\rCounter_reg[16]_i_1__5_n_15 }),
        .S(rCounter_reg[23:16]));
  FDRE \rCounter_reg[17] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__5_n_14 ),
        .Q(rCounter_reg[17]),
        .R(rCounter0));
  FDRE \rCounter_reg[18] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__5_n_13 ),
        .Q(rCounter_reg[18]),
        .R(rCounter0));
  FDRE \rCounter_reg[19] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__5_n_12 ),
        .Q(rCounter_reg[19]),
        .R(rCounter0));
  FDRE \rCounter_reg[1] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__3_n_14 ),
        .Q(rCounter_reg[1]),
        .R(rCounter0));
  FDRE \rCounter_reg[20] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__5_n_11 ),
        .Q(rCounter_reg[20]),
        .R(rCounter0));
  FDRE \rCounter_reg[21] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__5_n_10 ),
        .Q(rCounter_reg[21]),
        .R(rCounter0));
  FDRE \rCounter_reg[22] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__5_n_9 ),
        .Q(rCounter_reg[22]),
        .R(rCounter0));
  FDRE \rCounter_reg[23] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[16]_i_1__5_n_8 ),
        .Q(rCounter_reg[23]),
        .R(rCounter0));
  FDRE \rCounter_reg[24] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__5_n_15 ),
        .Q(rCounter_reg[24]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[24]_i_1__5 
       (.CI(\rCounter_reg[16]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCounter_reg[24]_i_1__5_CO_UNCONNECTED [7],\rCounter_reg[24]_i_1__5_n_1 ,\rCounter_reg[24]_i_1__5_n_2 ,\rCounter_reg[24]_i_1__5_n_3 ,\rCounter_reg[24]_i_1__5_n_4 ,\rCounter_reg[24]_i_1__5_n_5 ,\rCounter_reg[24]_i_1__5_n_6 ,\rCounter_reg[24]_i_1__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[24]_i_1__5_n_8 ,\rCounter_reg[24]_i_1__5_n_9 ,\rCounter_reg[24]_i_1__5_n_10 ,\rCounter_reg[24]_i_1__5_n_11 ,\rCounter_reg[24]_i_1__5_n_12 ,\rCounter_reg[24]_i_1__5_n_13 ,\rCounter_reg[24]_i_1__5_n_14 ,\rCounter_reg[24]_i_1__5_n_15 }),
        .S(rCounter_reg[31:24]));
  FDRE \rCounter_reg[25] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__5_n_14 ),
        .Q(rCounter_reg[25]),
        .R(rCounter0));
  FDRE \rCounter_reg[26] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__5_n_13 ),
        .Q(rCounter_reg[26]),
        .R(rCounter0));
  FDRE \rCounter_reg[27] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__5_n_12 ),
        .Q(rCounter_reg[27]),
        .R(rCounter0));
  FDRE \rCounter_reg[28] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__5_n_11 ),
        .Q(rCounter_reg[28]),
        .R(rCounter0));
  FDRE \rCounter_reg[29] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__5_n_10 ),
        .Q(rCounter_reg[29]),
        .R(rCounter0));
  FDRE \rCounter_reg[2] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__3_n_13 ),
        .Q(rCounter_reg[2]),
        .R(rCounter0));
  FDRE \rCounter_reg[30] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__5_n_9 ),
        .Q(rCounter_reg[30]),
        .R(rCounter0));
  FDRE \rCounter_reg[31] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[24]_i_1__5_n_8 ),
        .Q(rCounter_reg[31]),
        .R(rCounter0));
  FDRE \rCounter_reg[3] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__3_n_12 ),
        .Q(rCounter_reg[3]),
        .R(rCounter0));
  FDRE \rCounter_reg[4] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__3_n_11 ),
        .Q(rCounter_reg[4]),
        .R(rCounter0));
  FDRE \rCounter_reg[5] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__3_n_10 ),
        .Q(rCounter_reg[5]),
        .R(rCounter0));
  FDRE \rCounter_reg[6] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__3_n_9 ),
        .Q(rCounter_reg[6]),
        .R(rCounter0));
  FDRE \rCounter_reg[7] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[0]_i_2__3_n_8 ),
        .Q(rCounter_reg[7]),
        .R(rCounter0));
  FDRE \rCounter_reg[8] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__5_n_15 ),
        .Q(rCounter_reg[8]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[8]_i_1__5 
       (.CI(\rCounter_reg[0]_i_2__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[8]_i_1__5_n_0 ,\rCounter_reg[8]_i_1__5_n_1 ,\rCounter_reg[8]_i_1__5_n_2 ,\rCounter_reg[8]_i_1__5_n_3 ,\rCounter_reg[8]_i_1__5_n_4 ,\rCounter_reg[8]_i_1__5_n_5 ,\rCounter_reg[8]_i_1__5_n_6 ,\rCounter_reg[8]_i_1__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[8]_i_1__5_n_8 ,\rCounter_reg[8]_i_1__5_n_9 ,\rCounter_reg[8]_i_1__5_n_10 ,\rCounter_reg[8]_i_1__5_n_11 ,\rCounter_reg[8]_i_1__5_n_12 ,\rCounter_reg[8]_i_1__5_n_13 ,\rCounter_reg[8]_i_1__5_n_14 ,\rCounter_reg[8]_i_1__5_n_15 }),
        .S(rCounter_reg[15:8]));
  FDRE \rCounter_reg[9] 
       (.C(iClock),
        .CE(\rCounter_reg[0]_0 ),
        .D(\rCounter_reg[8]_i_1__5_n_14 ),
        .Q(rCounter_reg[9]),
        .R(rCounter0));
  FDRE \rPeriod_reg[0] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[0]),
        .Q(Q[0]),
        .R(iReset));
  FDRE \rPeriod_reg[10] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[10]),
        .Q(Q[10]),
        .R(iReset));
  FDRE \rPeriod_reg[11] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[11]),
        .Q(Q[11]),
        .R(iReset));
  FDRE \rPeriod_reg[12] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[12]),
        .Q(Q[12]),
        .R(iReset));
  FDSE \rPeriod_reg[13] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[13]),
        .Q(Q[13]),
        .S(iReset));
  FDSE \rPeriod_reg[14] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[14]),
        .Q(Q[14]),
        .S(iReset));
  FDSE \rPeriod_reg[15] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[15]),
        .Q(Q[15]),
        .S(iReset));
  FDSE \rPeriod_reg[16] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[16]),
        .Q(Q[16]),
        .S(iReset));
  FDRE \rPeriod_reg[17] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[17]),
        .Q(Q[17]),
        .R(iReset));
  FDSE \rPeriod_reg[18] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[18]),
        .Q(Q[18]),
        .S(iReset));
  FDRE \rPeriod_reg[19] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[19]),
        .Q(Q[19]),
        .R(iReset));
  FDRE \rPeriod_reg[1] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[1]),
        .Q(Q[1]),
        .R(iReset));
  FDSE \rPeriod_reg[20] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[20]),
        .Q(Q[20]),
        .S(iReset));
  FDSE \rPeriod_reg[21] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[21]),
        .Q(Q[21]),
        .S(iReset));
  FDSE \rPeriod_reg[22] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[22]),
        .Q(Q[22]),
        .S(iReset));
  FDSE \rPeriod_reg[23] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[23]),
        .Q(Q[23]),
        .S(iReset));
  FDSE \rPeriod_reg[24] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[24]),
        .Q(Q[24]),
        .S(iReset));
  FDRE \rPeriod_reg[25] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[25]),
        .Q(Q[25]),
        .R(iReset));
  FDSE \rPeriod_reg[26] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[26]),
        .Q(Q[26]),
        .S(iReset));
  FDRE \rPeriod_reg[27] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[27]),
        .Q(Q[27]),
        .R(iReset));
  FDRE \rPeriod_reg[28] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[28]),
        .Q(Q[28]),
        .R(iReset));
  FDRE \rPeriod_reg[29] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[29]),
        .Q(Q[29]),
        .R(iReset));
  FDRE \rPeriod_reg[2] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[2]),
        .Q(Q[2]),
        .R(iReset));
  FDRE \rPeriod_reg[30] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[30]),
        .Q(Q[30]),
        .R(iReset));
  FDRE \rPeriod_reg[31] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[31]),
        .Q(Q[31]),
        .R(iReset));
  FDRE \rPeriod_reg[3] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[3]),
        .Q(Q[3]),
        .R(iReset));
  FDRE \rPeriod_reg[4] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[4]),
        .Q(Q[4]),
        .R(iReset));
  FDRE \rPeriod_reg[5] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[5]),
        .Q(Q[5]),
        .R(iReset));
  FDRE \rPeriod_reg[6] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[6]),
        .Q(Q[6]),
        .R(iReset));
  FDRE \rPeriod_reg[7] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[7]),
        .Q(Q[7]),
        .R(iReset));
  FDSE \rPeriod_reg[8] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[8]),
        .Q(Q[8]),
        .S(iReset));
  FDRE \rPeriod_reg[9] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[9]),
        .Q(Q[9]),
        .R(iReset));
  LUT4 #(
    .INIT(16'h0004)) 
    \rSampledCount[31]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .O(rSampledCount));
  FDRE \rSampledCount_reg[0] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[0]),
        .Q(\rSampledCount_reg[31]_0 [0]),
        .R(iReset));
  FDRE \rSampledCount_reg[10] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[10]),
        .Q(\rSampledCount_reg[31]_0 [10]),
        .R(iReset));
  FDRE \rSampledCount_reg[11] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[11]),
        .Q(\rSampledCount_reg[31]_0 [11]),
        .R(iReset));
  FDRE \rSampledCount_reg[12] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[12]),
        .Q(\rSampledCount_reg[31]_0 [12]),
        .R(iReset));
  FDRE \rSampledCount_reg[13] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[13]),
        .Q(\rSampledCount_reg[31]_0 [13]),
        .R(iReset));
  FDRE \rSampledCount_reg[14] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[14]),
        .Q(\rSampledCount_reg[31]_0 [14]),
        .R(iReset));
  FDRE \rSampledCount_reg[15] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[15]),
        .Q(\rSampledCount_reg[31]_0 [15]),
        .R(iReset));
  FDRE \rSampledCount_reg[16] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[16]),
        .Q(\rSampledCount_reg[31]_0 [16]),
        .R(iReset));
  FDRE \rSampledCount_reg[17] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[17]),
        .Q(\rSampledCount_reg[31]_0 [17]),
        .R(iReset));
  FDRE \rSampledCount_reg[18] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[18]),
        .Q(\rSampledCount_reg[31]_0 [18]),
        .R(iReset));
  FDRE \rSampledCount_reg[19] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[19]),
        .Q(\rSampledCount_reg[31]_0 [19]),
        .R(iReset));
  FDRE \rSampledCount_reg[1] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[1]),
        .Q(\rSampledCount_reg[31]_0 [1]),
        .R(iReset));
  FDRE \rSampledCount_reg[20] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[20]),
        .Q(\rSampledCount_reg[31]_0 [20]),
        .R(iReset));
  FDRE \rSampledCount_reg[21] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[21]),
        .Q(\rSampledCount_reg[31]_0 [21]),
        .R(iReset));
  FDRE \rSampledCount_reg[22] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[22]),
        .Q(\rSampledCount_reg[31]_0 [22]),
        .R(iReset));
  FDRE \rSampledCount_reg[23] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[23]),
        .Q(\rSampledCount_reg[31]_0 [23]),
        .R(iReset));
  FDRE \rSampledCount_reg[24] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[24]),
        .Q(\rSampledCount_reg[31]_0 [24]),
        .R(iReset));
  FDRE \rSampledCount_reg[25] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[25]),
        .Q(\rSampledCount_reg[31]_0 [25]),
        .R(iReset));
  FDRE \rSampledCount_reg[26] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[26]),
        .Q(\rSampledCount_reg[31]_0 [26]),
        .R(iReset));
  FDRE \rSampledCount_reg[27] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[27]),
        .Q(\rSampledCount_reg[31]_0 [27]),
        .R(iReset));
  FDRE \rSampledCount_reg[28] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[28]),
        .Q(\rSampledCount_reg[31]_0 [28]),
        .R(iReset));
  FDRE \rSampledCount_reg[29] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[29]),
        .Q(\rSampledCount_reg[31]_0 [29]),
        .R(iReset));
  FDRE \rSampledCount_reg[2] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[2]),
        .Q(\rSampledCount_reg[31]_0 [2]),
        .R(iReset));
  FDRE \rSampledCount_reg[30] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[30]),
        .Q(\rSampledCount_reg[31]_0 [30]),
        .R(iReset));
  FDRE \rSampledCount_reg[31] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[31]),
        .Q(\rSampledCount_reg[31]_0 [31]),
        .R(iReset));
  FDRE \rSampledCount_reg[3] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[3]),
        .Q(\rSampledCount_reg[31]_0 [3]),
        .R(iReset));
  FDRE \rSampledCount_reg[4] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[4]),
        .Q(\rSampledCount_reg[31]_0 [4]),
        .R(iReset));
  FDRE \rSampledCount_reg[5] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[5]),
        .Q(\rSampledCount_reg[31]_0 [5]),
        .R(iReset));
  FDRE \rSampledCount_reg[6] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[6]),
        .Q(\rSampledCount_reg[31]_0 [6]),
        .R(iReset));
  FDRE \rSampledCount_reg[7] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[7]),
        .Q(\rSampledCount_reg[31]_0 [7]),
        .R(iReset));
  FDRE \rSampledCount_reg[8] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[8]),
        .Q(\rSampledCount_reg[31]_0 [8]),
        .R(iReset));
  FDRE \rSampledCount_reg[9] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[9]),
        .Q(\rSampledCount_reg[31]_0 [9]),
        .R(iReset));
  CARRY8 rTimeCount0_carry
       (.CI(\rTimeCount_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry_n_0,rTimeCount0_carry_n_1,rTimeCount0_carry_n_2,rTimeCount0_carry_n_3,rTimeCount0_carry_n_4,rTimeCount0_carry_n_5,rTimeCount0_carry_n_6,rTimeCount0_carry_n_7}),
        .DI({\rTimeCount_reg_n_0_[8] ,\rTimeCount_reg_n_0_[7] ,\rTimeCount_reg_n_0_[6] ,\rTimeCount_reg_n_0_[5] ,\rTimeCount_reg_n_0_[4] ,\rTimeCount_reg_n_0_[3] ,\rTimeCount_reg_n_0_[2] ,\rTimeCount_reg_n_0_[1] }),
        .O({rTimeCount0_carry_n_8,rTimeCount0_carry_n_9,rTimeCount0_carry_n_10,rTimeCount0_carry_n_11,rTimeCount0_carry_n_12,rTimeCount0_carry_n_13,rTimeCount0_carry_n_14,rTimeCount0_carry_n_15}),
        .S({rTimeCount0_carry_i_1__5_n_0,rTimeCount0_carry_i_2__5_n_0,rTimeCount0_carry_i_3__5_n_0,rTimeCount0_carry_i_4__5_n_0,rTimeCount0_carry_i_5__5_n_0,rTimeCount0_carry_i_6__5_n_0,rTimeCount0_carry_i_7__5_n_0,rTimeCount0_carry_i_8__5_n_0}));
  CARRY8 rTimeCount0_carry__0
       (.CI(rTimeCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__0_n_0,rTimeCount0_carry__0_n_1,rTimeCount0_carry__0_n_2,rTimeCount0_carry__0_n_3,rTimeCount0_carry__0_n_4,rTimeCount0_carry__0_n_5,rTimeCount0_carry__0_n_6,rTimeCount0_carry__0_n_7}),
        .DI({\rTimeCount_reg_n_0_[16] ,\rTimeCount_reg_n_0_[15] ,\rTimeCount_reg_n_0_[14] ,\rTimeCount_reg_n_0_[13] ,\rTimeCount_reg_n_0_[12] ,\rTimeCount_reg_n_0_[11] ,\rTimeCount_reg_n_0_[10] ,\rTimeCount_reg_n_0_[9] }),
        .O({rTimeCount0_carry__0_n_8,rTimeCount0_carry__0_n_9,rTimeCount0_carry__0_n_10,rTimeCount0_carry__0_n_11,rTimeCount0_carry__0_n_12,rTimeCount0_carry__0_n_13,rTimeCount0_carry__0_n_14,rTimeCount0_carry__0_n_15}),
        .S({rTimeCount0_carry__0_i_1__5_n_0,rTimeCount0_carry__0_i_2__5_n_0,rTimeCount0_carry__0_i_3__5_n_0,rTimeCount0_carry__0_i_4__5_n_0,rTimeCount0_carry__0_i_5__5_n_0,rTimeCount0_carry__0_i_6__5_n_0,rTimeCount0_carry__0_i_7__5_n_0,rTimeCount0_carry__0_i_8__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_1__5
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .O(rTimeCount0_carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_2__5
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .O(rTimeCount0_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_3__5
       (.I0(\rTimeCount_reg_n_0_[14] ),
        .O(rTimeCount0_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_4__5
       (.I0(\rTimeCount_reg_n_0_[13] ),
        .O(rTimeCount0_carry__0_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_5__5
       (.I0(\rTimeCount_reg_n_0_[12] ),
        .O(rTimeCount0_carry__0_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_6__5
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .O(rTimeCount0_carry__0_i_6__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_7__5
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .O(rTimeCount0_carry__0_i_7__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_8__5
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .O(rTimeCount0_carry__0_i_8__5_n_0));
  CARRY8 rTimeCount0_carry__1
       (.CI(rTimeCount0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__1_n_0,rTimeCount0_carry__1_n_1,rTimeCount0_carry__1_n_2,rTimeCount0_carry__1_n_3,rTimeCount0_carry__1_n_4,rTimeCount0_carry__1_n_5,rTimeCount0_carry__1_n_6,rTimeCount0_carry__1_n_7}),
        .DI({\rTimeCount_reg_n_0_[24] ,\rTimeCount_reg_n_0_[23] ,\rTimeCount_reg_n_0_[22] ,\rTimeCount_reg_n_0_[21] ,\rTimeCount_reg_n_0_[20] ,\rTimeCount_reg_n_0_[19] ,\rTimeCount_reg_n_0_[18] ,\rTimeCount_reg_n_0_[17] }),
        .O({rTimeCount0_carry__1_n_8,rTimeCount0_carry__1_n_9,rTimeCount0_carry__1_n_10,rTimeCount0_carry__1_n_11,rTimeCount0_carry__1_n_12,rTimeCount0_carry__1_n_13,rTimeCount0_carry__1_n_14,rTimeCount0_carry__1_n_15}),
        .S({rTimeCount0_carry__1_i_1__5_n_0,rTimeCount0_carry__1_i_2__5_n_0,rTimeCount0_carry__1_i_3__5_n_0,rTimeCount0_carry__1_i_4__5_n_0,rTimeCount0_carry__1_i_5__5_n_0,rTimeCount0_carry__1_i_6__5_n_0,rTimeCount0_carry__1_i_7__5_n_0,rTimeCount0_carry__1_i_8__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_1__5
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .O(rTimeCount0_carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_2__5
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .O(rTimeCount0_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_3__5
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .O(rTimeCount0_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_4__5
       (.I0(\rTimeCount_reg_n_0_[21] ),
        .O(rTimeCount0_carry__1_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_5__5
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .O(rTimeCount0_carry__1_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_6__5
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .O(rTimeCount0_carry__1_i_6__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_7__5
       (.I0(\rTimeCount_reg_n_0_[18] ),
        .O(rTimeCount0_carry__1_i_7__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_8__5
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .O(rTimeCount0_carry__1_i_8__5_n_0));
  CARRY8 rTimeCount0_carry__2
       (.CI(rTimeCount0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rTimeCount0_carry__2_CO_UNCONNECTED[7:6],rTimeCount0_carry__2_n_2,rTimeCount0_carry__2_n_3,rTimeCount0_carry__2_n_4,rTimeCount0_carry__2_n_5,rTimeCount0_carry__2_n_6,rTimeCount0_carry__2_n_7}),
        .DI({1'b0,1'b0,\rTimeCount_reg_n_0_[30] ,\rTimeCount_reg_n_0_[29] ,\rTimeCount_reg_n_0_[28] ,\rTimeCount_reg_n_0_[27] ,\rTimeCount_reg_n_0_[26] ,\rTimeCount_reg_n_0_[25] }),
        .O({NLW_rTimeCount0_carry__2_O_UNCONNECTED[7],rTimeCount0_carry__2_n_9,rTimeCount0_carry__2_n_10,rTimeCount0_carry__2_n_11,rTimeCount0_carry__2_n_12,rTimeCount0_carry__2_n_13,rTimeCount0_carry__2_n_14,rTimeCount0_carry__2_n_15}),
        .S({1'b0,rTimeCount0_carry__2_i_1__5_n_0,rTimeCount0_carry__2_i_2__5_n_0,rTimeCount0_carry__2_i_3__5_n_0,rTimeCount0_carry__2_i_4__5_n_0,rTimeCount0_carry__2_i_5__5_n_0,rTimeCount0_carry__2_i_6__5_n_0,rTimeCount0_carry__2_i_7__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_1__5
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .O(rTimeCount0_carry__2_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_2__5
       (.I0(\rTimeCount_reg_n_0_[30] ),
        .O(rTimeCount0_carry__2_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_3__5
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .O(rTimeCount0_carry__2_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_4__5
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .O(rTimeCount0_carry__2_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_5__5
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .O(rTimeCount0_carry__2_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_6__5
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .O(rTimeCount0_carry__2_i_6__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_7__5
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .O(rTimeCount0_carry__2_i_7__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_1__5
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .O(rTimeCount0_carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_2__5
       (.I0(\rTimeCount_reg_n_0_[7] ),
        .O(rTimeCount0_carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_3__5
       (.I0(\rTimeCount_reg_n_0_[6] ),
        .O(rTimeCount0_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_4__5
       (.I0(\rTimeCount_reg_n_0_[5] ),
        .O(rTimeCount0_carry_i_4__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_5__5
       (.I0(\rTimeCount_reg_n_0_[4] ),
        .O(rTimeCount0_carry_i_5__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_6__5
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .O(rTimeCount0_carry_i_6__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_7__5
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .O(rTimeCount0_carry_i_7__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_8__5
       (.I0(\rTimeCount_reg_n_0_[1] ),
        .O(rTimeCount0_carry_i_8__5_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
    \rTimeCount[0]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[0]),
        .I5(\rTimeCount_reg_n_0_[0] ),
        .O(rTimeCount[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[10]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[10]),
        .I5(rTimeCount0_carry__0_n_14),
        .O(rTimeCount[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[11]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[11]),
        .I5(rTimeCount0_carry__0_n_13),
        .O(rTimeCount[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[12]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[12]),
        .I5(rTimeCount0_carry__0_n_12),
        .O(rTimeCount[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[13]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[13]),
        .I5(rTimeCount0_carry__0_n_11),
        .O(rTimeCount[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[14]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[14]),
        .I5(rTimeCount0_carry__0_n_10),
        .O(rTimeCount[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[15]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[15]),
        .I5(rTimeCount0_carry__0_n_9),
        .O(rTimeCount[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[16]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[16]),
        .I5(rTimeCount0_carry__0_n_8),
        .O(rTimeCount[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[17]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[17]),
        .I5(rTimeCount0_carry__1_n_15),
        .O(rTimeCount[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[18]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[18]),
        .I5(rTimeCount0_carry__1_n_14),
        .O(rTimeCount[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[19]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[19]),
        .I5(rTimeCount0_carry__1_n_13),
        .O(rTimeCount[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[1]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[1]),
        .I5(rTimeCount0_carry_n_15),
        .O(rTimeCount[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[20]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[20]),
        .I5(rTimeCount0_carry__1_n_12),
        .O(rTimeCount[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[21]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[21]),
        .I5(rTimeCount0_carry__1_n_11),
        .O(rTimeCount[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[22]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[22]),
        .I5(rTimeCount0_carry__1_n_10),
        .O(rTimeCount[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[23]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[23]),
        .I5(rTimeCount0_carry__1_n_9),
        .O(rTimeCount[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[24]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[24]),
        .I5(rTimeCount0_carry__1_n_8),
        .O(rTimeCount[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[25]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[25]),
        .I5(rTimeCount0_carry__2_n_15),
        .O(rTimeCount[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[26]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[26]),
        .I5(rTimeCount0_carry__2_n_14),
        .O(rTimeCount[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[27]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[27]),
        .I5(rTimeCount0_carry__2_n_13),
        .O(rTimeCount[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[28]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[28]),
        .I5(rTimeCount0_carry__2_n_12),
        .O(rTimeCount[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[29]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[29]),
        .I5(rTimeCount0_carry__2_n_11),
        .O(rTimeCount[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[2]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[2]),
        .I5(rTimeCount0_carry_n_14),
        .O(rTimeCount[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[30]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[30]),
        .I5(rTimeCount0_carry__2_n_10),
        .O(rTimeCount[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[31]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[31]),
        .I5(rTimeCount0_carry__2_n_9),
        .O(rTimeCount[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_2__5 
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .I1(\rTimeCount_reg_n_0_[10] ),
        .I2(\rTimeCount_reg_n_0_[7] ),
        .I3(\rTimeCount_reg_n_0_[19] ),
        .I4(\rTimeCount[31]_i_6__5_n_0 ),
        .O(\rTimeCount[31]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rTimeCount[31]_i_3__5 
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .I1(\rTimeCount_reg_n_0_[3] ),
        .I2(\rTimeCount_reg_n_0_[8] ),
        .I3(\rTimeCount_reg_n_0_[0] ),
        .I4(\rTimeCount[31]_i_7__5_n_0 ),
        .O(\rTimeCount[31]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_4__5 
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .I1(\rTimeCount_reg_n_0_[20] ),
        .I2(\rTimeCount_reg_n_0_[4] ),
        .I3(\rTimeCount_reg_n_0_[30] ),
        .I4(\rTimeCount[31]_i_8__5_n_0 ),
        .O(\rTimeCount[31]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_5__5 
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .I1(\rTimeCount_reg_n_0_[22] ),
        .I2(\rTimeCount_reg_n_0_[5] ),
        .I3(\rTimeCount_reg_n_0_[31] ),
        .I4(\rTimeCount[31]_i_9__5_n_0 ),
        .O(\rTimeCount[31]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_6__5 
       (.I0(\rTimeCount_reg_n_0_[12] ),
        .I1(\rTimeCount_reg_n_0_[14] ),
        .I2(\rTimeCount_reg_n_0_[6] ),
        .I3(\rTimeCount_reg_n_0_[18] ),
        .O(\rTimeCount[31]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_7__5 
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .I1(\rTimeCount_reg_n_0_[1] ),
        .I2(\rTimeCount_reg_n_0_[2] ),
        .I3(\rTimeCount_reg_n_0_[17] ),
        .O(\rTimeCount[31]_i_7__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_8__5 
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .I1(\rTimeCount_reg_n_0_[21] ),
        .I2(\rTimeCount_reg_n_0_[13] ),
        .I3(\rTimeCount_reg_n_0_[9] ),
        .O(\rTimeCount[31]_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_9__5 
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .I1(\rTimeCount_reg_n_0_[26] ),
        .I2(\rTimeCount_reg_n_0_[24] ),
        .I3(\rTimeCount_reg_n_0_[29] ),
        .O(\rTimeCount[31]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[3]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[3]),
        .I5(rTimeCount0_carry_n_13),
        .O(rTimeCount[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[4]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[4]),
        .I5(rTimeCount0_carry_n_12),
        .O(rTimeCount[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[5]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[5]),
        .I5(rTimeCount0_carry_n_11),
        .O(rTimeCount[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[6]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[6]),
        .I5(rTimeCount0_carry_n_10),
        .O(rTimeCount[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[7]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[7]),
        .I5(rTimeCount0_carry_n_9),
        .O(rTimeCount[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[8]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[8]),
        .I5(rTimeCount0_carry_n_8),
        .O(rTimeCount[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[9]_i_1__5 
       (.I0(\rTimeCount[31]_i_2__5_n_0 ),
        .I1(\rTimeCount[31]_i_3__5_n_0 ),
        .I2(\rTimeCount[31]_i_4__5_n_0 ),
        .I3(\rTimeCount[31]_i_5__5_n_0 ),
        .I4(Q[9]),
        .I5(rTimeCount0_carry__0_n_15),
        .O(rTimeCount[9]));
  FDRE \rTimeCount_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[0]),
        .Q(\rTimeCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rTimeCount_reg[10] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[10]),
        .Q(\rTimeCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rTimeCount_reg[11] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[11]),
        .Q(\rTimeCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rTimeCount_reg[12] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[12]),
        .Q(\rTimeCount_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rTimeCount_reg[13] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[13]),
        .Q(\rTimeCount_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rTimeCount_reg[14] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[14]),
        .Q(\rTimeCount_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rTimeCount_reg[15] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[15]),
        .Q(\rTimeCount_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rTimeCount_reg[16] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[16]),
        .Q(\rTimeCount_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rTimeCount_reg[17] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[17]),
        .Q(\rTimeCount_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rTimeCount_reg[18] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[18]),
        .Q(\rTimeCount_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rTimeCount_reg[19] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[19]),
        .Q(\rTimeCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rTimeCount_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[1]),
        .Q(\rTimeCount_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rTimeCount_reg[20] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[20]),
        .Q(\rTimeCount_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rTimeCount_reg[21] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[21]),
        .Q(\rTimeCount_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rTimeCount_reg[22] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[22]),
        .Q(\rTimeCount_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rTimeCount_reg[23] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[23]),
        .Q(\rTimeCount_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rTimeCount_reg[24] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[24]),
        .Q(\rTimeCount_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rTimeCount_reg[25] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[25]),
        .Q(\rTimeCount_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rTimeCount_reg[26] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[26]),
        .Q(\rTimeCount_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rTimeCount_reg[27] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[27]),
        .Q(\rTimeCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rTimeCount_reg[28] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[28]),
        .Q(\rTimeCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rTimeCount_reg[29] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[29]),
        .Q(\rTimeCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rTimeCount_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[2]),
        .Q(\rTimeCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rTimeCount_reg[30] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[30]),
        .Q(\rTimeCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rTimeCount_reg[31] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[31]),
        .Q(\rTimeCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rTimeCount_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[3]),
        .Q(\rTimeCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rTimeCount_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[4]),
        .Q(\rTimeCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rTimeCount_reg[5] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[5]),
        .Q(\rTimeCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rTimeCount_reg[6] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[6]),
        .Q(\rTimeCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rTimeCount_reg[7] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[7]),
        .Q(\rTimeCount_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rTimeCount_reg[8] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[8]),
        .Q(\rTimeCount_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rTimeCount_reg[9] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[9]),
        .Q(\rTimeCount_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "ExtTimeCounter" *) 
module sys_top_t4nfc_hlper_0_0_ExtTimeCounter_9
   (\rSampledCount_reg[31]_0 ,
    \rSampledCount_reg[30]_0 ,
    \rSampledCount_reg[29]_0 ,
    \rSampledCount_reg[28]_0 ,
    \rSampledCount_reg[27]_0 ,
    \rSampledCount_reg[26]_0 ,
    \rSampledCount_reg[25]_0 ,
    \rSampledCount_reg[24]_0 ,
    \rSampledCount_reg[23]_0 ,
    \rSampledCount_reg[22]_0 ,
    \rSampledCount_reg[21]_0 ,
    \rSampledCount_reg[20]_0 ,
    \rSampledCount_reg[19]_0 ,
    \rSampledCount_reg[18]_0 ,
    \rSampledCount_reg[17]_0 ,
    \rSampledCount_reg[16]_0 ,
    \rSampledCount_reg[15]_0 ,
    \rSampledCount_reg[14]_0 ,
    \rSampledCount_reg[13]_0 ,
    \rSampledCount_reg[12]_0 ,
    \rSampledCount_reg[11]_0 ,
    \rSampledCount_reg[10]_0 ,
    \rSampledCount_reg[9]_0 ,
    \rSampledCount_reg[8]_0 ,
    \rSampledCount_reg[7]_0 ,
    \rSampledCount_reg[6]_0 ,
    \rSampledCount_reg[5]_0 ,
    \rSampledCount_reg[4]_0 ,
    \rSampledCount_reg[3]_0 ,
    \rSampledCount_reg[2]_0 ,
    \rSampledCount_reg[1]_0 ,
    \rSampledCount_reg[0]_0 ,
    Q,
    iClock,
    iReset,
    \rReadData_reg[30] ,
    \rReadData_reg[31]_i_2 ,
    \rReadData_reg[31]_i_2_0 ,
    \rPeriod_reg[31]_0 ,
    D);
  output \rSampledCount_reg[31]_0 ;
  output \rSampledCount_reg[30]_0 ;
  output \rSampledCount_reg[29]_0 ;
  output \rSampledCount_reg[28]_0 ;
  output \rSampledCount_reg[27]_0 ;
  output \rSampledCount_reg[26]_0 ;
  output \rSampledCount_reg[25]_0 ;
  output \rSampledCount_reg[24]_0 ;
  output \rSampledCount_reg[23]_0 ;
  output \rSampledCount_reg[22]_0 ;
  output \rSampledCount_reg[21]_0 ;
  output \rSampledCount_reg[20]_0 ;
  output \rSampledCount_reg[19]_0 ;
  output \rSampledCount_reg[18]_0 ;
  output \rSampledCount_reg[17]_0 ;
  output \rSampledCount_reg[16]_0 ;
  output \rSampledCount_reg[15]_0 ;
  output \rSampledCount_reg[14]_0 ;
  output \rSampledCount_reg[13]_0 ;
  output \rSampledCount_reg[12]_0 ;
  output \rSampledCount_reg[11]_0 ;
  output \rSampledCount_reg[10]_0 ;
  output \rSampledCount_reg[9]_0 ;
  output \rSampledCount_reg[8]_0 ;
  output \rSampledCount_reg[7]_0 ;
  output \rSampledCount_reg[6]_0 ;
  output \rSampledCount_reg[5]_0 ;
  output \rSampledCount_reg[4]_0 ;
  output \rSampledCount_reg[3]_0 ;
  output \rSampledCount_reg[2]_0 ;
  output \rSampledCount_reg[1]_0 ;
  output \rSampledCount_reg[0]_0 ;
  input [0:0]Q;
  input iClock;
  input iReset;
  input [1:0]\rReadData_reg[30] ;
  input [31:0]\rReadData_reg[31]_i_2 ;
  input [31:0]\rReadData_reg[31]_i_2_0 ;
  input [0:0]\rPeriod_reg[31]_0 ;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]Q;
  wire iClock;
  wire iReset;
  wire rCounter0;
  wire \rCounter[0]_i_3__0_n_0 ;
  wire [31:0]rCounter_reg;
  wire \rCounter_reg[0]_i_2__0_n_0 ;
  wire \rCounter_reg[0]_i_2__0_n_1 ;
  wire \rCounter_reg[0]_i_2__0_n_10 ;
  wire \rCounter_reg[0]_i_2__0_n_11 ;
  wire \rCounter_reg[0]_i_2__0_n_12 ;
  wire \rCounter_reg[0]_i_2__0_n_13 ;
  wire \rCounter_reg[0]_i_2__0_n_14 ;
  wire \rCounter_reg[0]_i_2__0_n_15 ;
  wire \rCounter_reg[0]_i_2__0_n_2 ;
  wire \rCounter_reg[0]_i_2__0_n_3 ;
  wire \rCounter_reg[0]_i_2__0_n_4 ;
  wire \rCounter_reg[0]_i_2__0_n_5 ;
  wire \rCounter_reg[0]_i_2__0_n_6 ;
  wire \rCounter_reg[0]_i_2__0_n_7 ;
  wire \rCounter_reg[0]_i_2__0_n_8 ;
  wire \rCounter_reg[0]_i_2__0_n_9 ;
  wire \rCounter_reg[16]_i_1__2_n_0 ;
  wire \rCounter_reg[16]_i_1__2_n_1 ;
  wire \rCounter_reg[16]_i_1__2_n_10 ;
  wire \rCounter_reg[16]_i_1__2_n_11 ;
  wire \rCounter_reg[16]_i_1__2_n_12 ;
  wire \rCounter_reg[16]_i_1__2_n_13 ;
  wire \rCounter_reg[16]_i_1__2_n_14 ;
  wire \rCounter_reg[16]_i_1__2_n_15 ;
  wire \rCounter_reg[16]_i_1__2_n_2 ;
  wire \rCounter_reg[16]_i_1__2_n_3 ;
  wire \rCounter_reg[16]_i_1__2_n_4 ;
  wire \rCounter_reg[16]_i_1__2_n_5 ;
  wire \rCounter_reg[16]_i_1__2_n_6 ;
  wire \rCounter_reg[16]_i_1__2_n_7 ;
  wire \rCounter_reg[16]_i_1__2_n_8 ;
  wire \rCounter_reg[16]_i_1__2_n_9 ;
  wire \rCounter_reg[24]_i_1__2_n_1 ;
  wire \rCounter_reg[24]_i_1__2_n_10 ;
  wire \rCounter_reg[24]_i_1__2_n_11 ;
  wire \rCounter_reg[24]_i_1__2_n_12 ;
  wire \rCounter_reg[24]_i_1__2_n_13 ;
  wire \rCounter_reg[24]_i_1__2_n_14 ;
  wire \rCounter_reg[24]_i_1__2_n_15 ;
  wire \rCounter_reg[24]_i_1__2_n_2 ;
  wire \rCounter_reg[24]_i_1__2_n_3 ;
  wire \rCounter_reg[24]_i_1__2_n_4 ;
  wire \rCounter_reg[24]_i_1__2_n_5 ;
  wire \rCounter_reg[24]_i_1__2_n_6 ;
  wire \rCounter_reg[24]_i_1__2_n_7 ;
  wire \rCounter_reg[24]_i_1__2_n_8 ;
  wire \rCounter_reg[24]_i_1__2_n_9 ;
  wire \rCounter_reg[8]_i_1__2_n_0 ;
  wire \rCounter_reg[8]_i_1__2_n_1 ;
  wire \rCounter_reg[8]_i_1__2_n_10 ;
  wire \rCounter_reg[8]_i_1__2_n_11 ;
  wire \rCounter_reg[8]_i_1__2_n_12 ;
  wire \rCounter_reg[8]_i_1__2_n_13 ;
  wire \rCounter_reg[8]_i_1__2_n_14 ;
  wire \rCounter_reg[8]_i_1__2_n_15 ;
  wire \rCounter_reg[8]_i_1__2_n_2 ;
  wire \rCounter_reg[8]_i_1__2_n_3 ;
  wire \rCounter_reg[8]_i_1__2_n_4 ;
  wire \rCounter_reg[8]_i_1__2_n_5 ;
  wire \rCounter_reg[8]_i_1__2_n_6 ;
  wire \rCounter_reg[8]_i_1__2_n_7 ;
  wire \rCounter_reg[8]_i_1__2_n_8 ;
  wire \rCounter_reg[8]_i_1__2_n_9 ;
  wire [0:0]\rPeriod_reg[31]_0 ;
  wire \rPeriod_reg_n_0_[0] ;
  wire \rPeriod_reg_n_0_[10] ;
  wire \rPeriod_reg_n_0_[11] ;
  wire \rPeriod_reg_n_0_[12] ;
  wire \rPeriod_reg_n_0_[13] ;
  wire \rPeriod_reg_n_0_[14] ;
  wire \rPeriod_reg_n_0_[15] ;
  wire \rPeriod_reg_n_0_[16] ;
  wire \rPeriod_reg_n_0_[17] ;
  wire \rPeriod_reg_n_0_[18] ;
  wire \rPeriod_reg_n_0_[19] ;
  wire \rPeriod_reg_n_0_[1] ;
  wire \rPeriod_reg_n_0_[20] ;
  wire \rPeriod_reg_n_0_[21] ;
  wire \rPeriod_reg_n_0_[22] ;
  wire \rPeriod_reg_n_0_[23] ;
  wire \rPeriod_reg_n_0_[24] ;
  wire \rPeriod_reg_n_0_[25] ;
  wire \rPeriod_reg_n_0_[26] ;
  wire \rPeriod_reg_n_0_[27] ;
  wire \rPeriod_reg_n_0_[28] ;
  wire \rPeriod_reg_n_0_[29] ;
  wire \rPeriod_reg_n_0_[2] ;
  wire \rPeriod_reg_n_0_[30] ;
  wire \rPeriod_reg_n_0_[31] ;
  wire \rPeriod_reg_n_0_[3] ;
  wire \rPeriod_reg_n_0_[4] ;
  wire \rPeriod_reg_n_0_[5] ;
  wire \rPeriod_reg_n_0_[6] ;
  wire \rPeriod_reg_n_0_[7] ;
  wire \rPeriod_reg_n_0_[8] ;
  wire \rPeriod_reg_n_0_[9] ;
  wire [1:0]\rReadData_reg[30] ;
  wire [31:0]\rReadData_reg[31]_i_2 ;
  wire [31:0]\rReadData_reg[31]_i_2_0 ;
  wire rSampledCount;
  wire \rSampledCount_reg[0]_0 ;
  wire \rSampledCount_reg[10]_0 ;
  wire \rSampledCount_reg[11]_0 ;
  wire \rSampledCount_reg[12]_0 ;
  wire \rSampledCount_reg[13]_0 ;
  wire \rSampledCount_reg[14]_0 ;
  wire \rSampledCount_reg[15]_0 ;
  wire \rSampledCount_reg[16]_0 ;
  wire \rSampledCount_reg[17]_0 ;
  wire \rSampledCount_reg[18]_0 ;
  wire \rSampledCount_reg[19]_0 ;
  wire \rSampledCount_reg[1]_0 ;
  wire \rSampledCount_reg[20]_0 ;
  wire \rSampledCount_reg[21]_0 ;
  wire \rSampledCount_reg[22]_0 ;
  wire \rSampledCount_reg[23]_0 ;
  wire \rSampledCount_reg[24]_0 ;
  wire \rSampledCount_reg[25]_0 ;
  wire \rSampledCount_reg[26]_0 ;
  wire \rSampledCount_reg[27]_0 ;
  wire \rSampledCount_reg[28]_0 ;
  wire \rSampledCount_reg[29]_0 ;
  wire \rSampledCount_reg[2]_0 ;
  wire \rSampledCount_reg[30]_0 ;
  wire \rSampledCount_reg[31]_0 ;
  wire \rSampledCount_reg[3]_0 ;
  wire \rSampledCount_reg[4]_0 ;
  wire \rSampledCount_reg[5]_0 ;
  wire \rSampledCount_reg[6]_0 ;
  wire \rSampledCount_reg[7]_0 ;
  wire \rSampledCount_reg[8]_0 ;
  wire \rSampledCount_reg[9]_0 ;
  wire \rSampledCount_reg_n_0_[0] ;
  wire \rSampledCount_reg_n_0_[10] ;
  wire \rSampledCount_reg_n_0_[11] ;
  wire \rSampledCount_reg_n_0_[12] ;
  wire \rSampledCount_reg_n_0_[13] ;
  wire \rSampledCount_reg_n_0_[14] ;
  wire \rSampledCount_reg_n_0_[15] ;
  wire \rSampledCount_reg_n_0_[16] ;
  wire \rSampledCount_reg_n_0_[17] ;
  wire \rSampledCount_reg_n_0_[18] ;
  wire \rSampledCount_reg_n_0_[19] ;
  wire \rSampledCount_reg_n_0_[1] ;
  wire \rSampledCount_reg_n_0_[20] ;
  wire \rSampledCount_reg_n_0_[21] ;
  wire \rSampledCount_reg_n_0_[22] ;
  wire \rSampledCount_reg_n_0_[23] ;
  wire \rSampledCount_reg_n_0_[24] ;
  wire \rSampledCount_reg_n_0_[25] ;
  wire \rSampledCount_reg_n_0_[26] ;
  wire \rSampledCount_reg_n_0_[27] ;
  wire \rSampledCount_reg_n_0_[28] ;
  wire \rSampledCount_reg_n_0_[29] ;
  wire \rSampledCount_reg_n_0_[2] ;
  wire \rSampledCount_reg_n_0_[30] ;
  wire \rSampledCount_reg_n_0_[31] ;
  wire \rSampledCount_reg_n_0_[3] ;
  wire \rSampledCount_reg_n_0_[4] ;
  wire \rSampledCount_reg_n_0_[5] ;
  wire \rSampledCount_reg_n_0_[6] ;
  wire \rSampledCount_reg_n_0_[7] ;
  wire \rSampledCount_reg_n_0_[8] ;
  wire \rSampledCount_reg_n_0_[9] ;
  wire [31:0]rTimeCount;
  wire rTimeCount0_carry__0_i_1__2_n_0;
  wire rTimeCount0_carry__0_i_2__2_n_0;
  wire rTimeCount0_carry__0_i_3__2_n_0;
  wire rTimeCount0_carry__0_i_4__2_n_0;
  wire rTimeCount0_carry__0_i_5__2_n_0;
  wire rTimeCount0_carry__0_i_6__2_n_0;
  wire rTimeCount0_carry__0_i_7__2_n_0;
  wire rTimeCount0_carry__0_i_8__2_n_0;
  wire rTimeCount0_carry__0_n_0;
  wire rTimeCount0_carry__0_n_1;
  wire rTimeCount0_carry__0_n_10;
  wire rTimeCount0_carry__0_n_11;
  wire rTimeCount0_carry__0_n_12;
  wire rTimeCount0_carry__0_n_13;
  wire rTimeCount0_carry__0_n_14;
  wire rTimeCount0_carry__0_n_15;
  wire rTimeCount0_carry__0_n_2;
  wire rTimeCount0_carry__0_n_3;
  wire rTimeCount0_carry__0_n_4;
  wire rTimeCount0_carry__0_n_5;
  wire rTimeCount0_carry__0_n_6;
  wire rTimeCount0_carry__0_n_7;
  wire rTimeCount0_carry__0_n_8;
  wire rTimeCount0_carry__0_n_9;
  wire rTimeCount0_carry__1_i_1__2_n_0;
  wire rTimeCount0_carry__1_i_2__2_n_0;
  wire rTimeCount0_carry__1_i_3__2_n_0;
  wire rTimeCount0_carry__1_i_4__2_n_0;
  wire rTimeCount0_carry__1_i_5__2_n_0;
  wire rTimeCount0_carry__1_i_6__2_n_0;
  wire rTimeCount0_carry__1_i_7__2_n_0;
  wire rTimeCount0_carry__1_i_8__2_n_0;
  wire rTimeCount0_carry__1_n_0;
  wire rTimeCount0_carry__1_n_1;
  wire rTimeCount0_carry__1_n_10;
  wire rTimeCount0_carry__1_n_11;
  wire rTimeCount0_carry__1_n_12;
  wire rTimeCount0_carry__1_n_13;
  wire rTimeCount0_carry__1_n_14;
  wire rTimeCount0_carry__1_n_15;
  wire rTimeCount0_carry__1_n_2;
  wire rTimeCount0_carry__1_n_3;
  wire rTimeCount0_carry__1_n_4;
  wire rTimeCount0_carry__1_n_5;
  wire rTimeCount0_carry__1_n_6;
  wire rTimeCount0_carry__1_n_7;
  wire rTimeCount0_carry__1_n_8;
  wire rTimeCount0_carry__1_n_9;
  wire rTimeCount0_carry__2_i_1__2_n_0;
  wire rTimeCount0_carry__2_i_2__2_n_0;
  wire rTimeCount0_carry__2_i_3__2_n_0;
  wire rTimeCount0_carry__2_i_4__2_n_0;
  wire rTimeCount0_carry__2_i_5__2_n_0;
  wire rTimeCount0_carry__2_i_6__2_n_0;
  wire rTimeCount0_carry__2_i_7__2_n_0;
  wire rTimeCount0_carry__2_n_10;
  wire rTimeCount0_carry__2_n_11;
  wire rTimeCount0_carry__2_n_12;
  wire rTimeCount0_carry__2_n_13;
  wire rTimeCount0_carry__2_n_14;
  wire rTimeCount0_carry__2_n_15;
  wire rTimeCount0_carry__2_n_2;
  wire rTimeCount0_carry__2_n_3;
  wire rTimeCount0_carry__2_n_4;
  wire rTimeCount0_carry__2_n_5;
  wire rTimeCount0_carry__2_n_6;
  wire rTimeCount0_carry__2_n_7;
  wire rTimeCount0_carry__2_n_9;
  wire rTimeCount0_carry_i_1__2_n_0;
  wire rTimeCount0_carry_i_2__2_n_0;
  wire rTimeCount0_carry_i_3__2_n_0;
  wire rTimeCount0_carry_i_4__2_n_0;
  wire rTimeCount0_carry_i_5__2_n_0;
  wire rTimeCount0_carry_i_6__2_n_0;
  wire rTimeCount0_carry_i_7__2_n_0;
  wire rTimeCount0_carry_i_8__2_n_0;
  wire rTimeCount0_carry_n_0;
  wire rTimeCount0_carry_n_1;
  wire rTimeCount0_carry_n_10;
  wire rTimeCount0_carry_n_11;
  wire rTimeCount0_carry_n_12;
  wire rTimeCount0_carry_n_13;
  wire rTimeCount0_carry_n_14;
  wire rTimeCount0_carry_n_15;
  wire rTimeCount0_carry_n_2;
  wire rTimeCount0_carry_n_3;
  wire rTimeCount0_carry_n_4;
  wire rTimeCount0_carry_n_5;
  wire rTimeCount0_carry_n_6;
  wire rTimeCount0_carry_n_7;
  wire rTimeCount0_carry_n_8;
  wire rTimeCount0_carry_n_9;
  wire \rTimeCount[31]_i_2__2_n_0 ;
  wire \rTimeCount[31]_i_3__2_n_0 ;
  wire \rTimeCount[31]_i_4__2_n_0 ;
  wire \rTimeCount[31]_i_5__2_n_0 ;
  wire \rTimeCount[31]_i_6__2_n_0 ;
  wire \rTimeCount[31]_i_7__2_n_0 ;
  wire \rTimeCount[31]_i_8__2_n_0 ;
  wire \rTimeCount[31]_i_9__2_n_0 ;
  wire \rTimeCount_reg_n_0_[0] ;
  wire \rTimeCount_reg_n_0_[10] ;
  wire \rTimeCount_reg_n_0_[11] ;
  wire \rTimeCount_reg_n_0_[12] ;
  wire \rTimeCount_reg_n_0_[13] ;
  wire \rTimeCount_reg_n_0_[14] ;
  wire \rTimeCount_reg_n_0_[15] ;
  wire \rTimeCount_reg_n_0_[16] ;
  wire \rTimeCount_reg_n_0_[17] ;
  wire \rTimeCount_reg_n_0_[18] ;
  wire \rTimeCount_reg_n_0_[19] ;
  wire \rTimeCount_reg_n_0_[1] ;
  wire \rTimeCount_reg_n_0_[20] ;
  wire \rTimeCount_reg_n_0_[21] ;
  wire \rTimeCount_reg_n_0_[22] ;
  wire \rTimeCount_reg_n_0_[23] ;
  wire \rTimeCount_reg_n_0_[24] ;
  wire \rTimeCount_reg_n_0_[25] ;
  wire \rTimeCount_reg_n_0_[26] ;
  wire \rTimeCount_reg_n_0_[27] ;
  wire \rTimeCount_reg_n_0_[28] ;
  wire \rTimeCount_reg_n_0_[29] ;
  wire \rTimeCount_reg_n_0_[2] ;
  wire \rTimeCount_reg_n_0_[30] ;
  wire \rTimeCount_reg_n_0_[31] ;
  wire \rTimeCount_reg_n_0_[3] ;
  wire \rTimeCount_reg_n_0_[4] ;
  wire \rTimeCount_reg_n_0_[5] ;
  wire \rTimeCount_reg_n_0_[6] ;
  wire \rTimeCount_reg_n_0_[7] ;
  wire \rTimeCount_reg_n_0_[8] ;
  wire \rTimeCount_reg_n_0_[9] ;
  wire [7:7]\NLW_rCounter_reg[24]_i_1__2_CO_UNCONNECTED ;
  wire [7:6]NLW_rTimeCount0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_rTimeCount0_carry__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \rCounter[0]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(iReset),
        .O(rCounter0));
  LUT1 #(
    .INIT(2'h1)) 
    \rCounter[0]_i_3__0 
       (.I0(rCounter_reg[0]),
        .O(\rCounter[0]_i_3__0_n_0 ));
  FDRE \rCounter_reg[0] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[0]_i_2__0_n_15 ),
        .Q(rCounter_reg[0]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[0]_i_2__0_n_0 ,\rCounter_reg[0]_i_2__0_n_1 ,\rCounter_reg[0]_i_2__0_n_2 ,\rCounter_reg[0]_i_2__0_n_3 ,\rCounter_reg[0]_i_2__0_n_4 ,\rCounter_reg[0]_i_2__0_n_5 ,\rCounter_reg[0]_i_2__0_n_6 ,\rCounter_reg[0]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\rCounter_reg[0]_i_2__0_n_8 ,\rCounter_reg[0]_i_2__0_n_9 ,\rCounter_reg[0]_i_2__0_n_10 ,\rCounter_reg[0]_i_2__0_n_11 ,\rCounter_reg[0]_i_2__0_n_12 ,\rCounter_reg[0]_i_2__0_n_13 ,\rCounter_reg[0]_i_2__0_n_14 ,\rCounter_reg[0]_i_2__0_n_15 }),
        .S({rCounter_reg[7:1],\rCounter[0]_i_3__0_n_0 }));
  FDRE \rCounter_reg[10] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[8]_i_1__2_n_13 ),
        .Q(rCounter_reg[10]),
        .R(rCounter0));
  FDRE \rCounter_reg[11] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[8]_i_1__2_n_12 ),
        .Q(rCounter_reg[11]),
        .R(rCounter0));
  FDRE \rCounter_reg[12] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[8]_i_1__2_n_11 ),
        .Q(rCounter_reg[12]),
        .R(rCounter0));
  FDRE \rCounter_reg[13] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[8]_i_1__2_n_10 ),
        .Q(rCounter_reg[13]),
        .R(rCounter0));
  FDRE \rCounter_reg[14] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[8]_i_1__2_n_9 ),
        .Q(rCounter_reg[14]),
        .R(rCounter0));
  FDRE \rCounter_reg[15] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[8]_i_1__2_n_8 ),
        .Q(rCounter_reg[15]),
        .R(rCounter0));
  FDRE \rCounter_reg[16] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[16]_i_1__2_n_15 ),
        .Q(rCounter_reg[16]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[16]_i_1__2 
       (.CI(\rCounter_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[16]_i_1__2_n_0 ,\rCounter_reg[16]_i_1__2_n_1 ,\rCounter_reg[16]_i_1__2_n_2 ,\rCounter_reg[16]_i_1__2_n_3 ,\rCounter_reg[16]_i_1__2_n_4 ,\rCounter_reg[16]_i_1__2_n_5 ,\rCounter_reg[16]_i_1__2_n_6 ,\rCounter_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[16]_i_1__2_n_8 ,\rCounter_reg[16]_i_1__2_n_9 ,\rCounter_reg[16]_i_1__2_n_10 ,\rCounter_reg[16]_i_1__2_n_11 ,\rCounter_reg[16]_i_1__2_n_12 ,\rCounter_reg[16]_i_1__2_n_13 ,\rCounter_reg[16]_i_1__2_n_14 ,\rCounter_reg[16]_i_1__2_n_15 }),
        .S(rCounter_reg[23:16]));
  FDRE \rCounter_reg[17] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[16]_i_1__2_n_14 ),
        .Q(rCounter_reg[17]),
        .R(rCounter0));
  FDRE \rCounter_reg[18] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[16]_i_1__2_n_13 ),
        .Q(rCounter_reg[18]),
        .R(rCounter0));
  FDRE \rCounter_reg[19] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[16]_i_1__2_n_12 ),
        .Q(rCounter_reg[19]),
        .R(rCounter0));
  FDRE \rCounter_reg[1] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[0]_i_2__0_n_14 ),
        .Q(rCounter_reg[1]),
        .R(rCounter0));
  FDRE \rCounter_reg[20] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[16]_i_1__2_n_11 ),
        .Q(rCounter_reg[20]),
        .R(rCounter0));
  FDRE \rCounter_reg[21] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[16]_i_1__2_n_10 ),
        .Q(rCounter_reg[21]),
        .R(rCounter0));
  FDRE \rCounter_reg[22] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[16]_i_1__2_n_9 ),
        .Q(rCounter_reg[22]),
        .R(rCounter0));
  FDRE \rCounter_reg[23] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[16]_i_1__2_n_8 ),
        .Q(rCounter_reg[23]),
        .R(rCounter0));
  FDRE \rCounter_reg[24] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[24]_i_1__2_n_15 ),
        .Q(rCounter_reg[24]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[24]_i_1__2 
       (.CI(\rCounter_reg[16]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rCounter_reg[24]_i_1__2_CO_UNCONNECTED [7],\rCounter_reg[24]_i_1__2_n_1 ,\rCounter_reg[24]_i_1__2_n_2 ,\rCounter_reg[24]_i_1__2_n_3 ,\rCounter_reg[24]_i_1__2_n_4 ,\rCounter_reg[24]_i_1__2_n_5 ,\rCounter_reg[24]_i_1__2_n_6 ,\rCounter_reg[24]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[24]_i_1__2_n_8 ,\rCounter_reg[24]_i_1__2_n_9 ,\rCounter_reg[24]_i_1__2_n_10 ,\rCounter_reg[24]_i_1__2_n_11 ,\rCounter_reg[24]_i_1__2_n_12 ,\rCounter_reg[24]_i_1__2_n_13 ,\rCounter_reg[24]_i_1__2_n_14 ,\rCounter_reg[24]_i_1__2_n_15 }),
        .S(rCounter_reg[31:24]));
  FDRE \rCounter_reg[25] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[24]_i_1__2_n_14 ),
        .Q(rCounter_reg[25]),
        .R(rCounter0));
  FDRE \rCounter_reg[26] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[24]_i_1__2_n_13 ),
        .Q(rCounter_reg[26]),
        .R(rCounter0));
  FDRE \rCounter_reg[27] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[24]_i_1__2_n_12 ),
        .Q(rCounter_reg[27]),
        .R(rCounter0));
  FDRE \rCounter_reg[28] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[24]_i_1__2_n_11 ),
        .Q(rCounter_reg[28]),
        .R(rCounter0));
  FDRE \rCounter_reg[29] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[24]_i_1__2_n_10 ),
        .Q(rCounter_reg[29]),
        .R(rCounter0));
  FDRE \rCounter_reg[2] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[0]_i_2__0_n_13 ),
        .Q(rCounter_reg[2]),
        .R(rCounter0));
  FDRE \rCounter_reg[30] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[24]_i_1__2_n_9 ),
        .Q(rCounter_reg[30]),
        .R(rCounter0));
  FDRE \rCounter_reg[31] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[24]_i_1__2_n_8 ),
        .Q(rCounter_reg[31]),
        .R(rCounter0));
  FDRE \rCounter_reg[3] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[0]_i_2__0_n_12 ),
        .Q(rCounter_reg[3]),
        .R(rCounter0));
  FDRE \rCounter_reg[4] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[0]_i_2__0_n_11 ),
        .Q(rCounter_reg[4]),
        .R(rCounter0));
  FDRE \rCounter_reg[5] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[0]_i_2__0_n_10 ),
        .Q(rCounter_reg[5]),
        .R(rCounter0));
  FDRE \rCounter_reg[6] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[0]_i_2__0_n_9 ),
        .Q(rCounter_reg[6]),
        .R(rCounter0));
  FDRE \rCounter_reg[7] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[0]_i_2__0_n_8 ),
        .Q(rCounter_reg[7]),
        .R(rCounter0));
  FDRE \rCounter_reg[8] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[8]_i_1__2_n_15 ),
        .Q(rCounter_reg[8]),
        .R(rCounter0));
  CARRY8 \rCounter_reg[8]_i_1__2 
       (.CI(\rCounter_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rCounter_reg[8]_i_1__2_n_0 ,\rCounter_reg[8]_i_1__2_n_1 ,\rCounter_reg[8]_i_1__2_n_2 ,\rCounter_reg[8]_i_1__2_n_3 ,\rCounter_reg[8]_i_1__2_n_4 ,\rCounter_reg[8]_i_1__2_n_5 ,\rCounter_reg[8]_i_1__2_n_6 ,\rCounter_reg[8]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rCounter_reg[8]_i_1__2_n_8 ,\rCounter_reg[8]_i_1__2_n_9 ,\rCounter_reg[8]_i_1__2_n_10 ,\rCounter_reg[8]_i_1__2_n_11 ,\rCounter_reg[8]_i_1__2_n_12 ,\rCounter_reg[8]_i_1__2_n_13 ,\rCounter_reg[8]_i_1__2_n_14 ,\rCounter_reg[8]_i_1__2_n_15 }),
        .S(rCounter_reg[15:8]));
  FDRE \rCounter_reg[9] 
       (.C(iClock),
        .CE(Q),
        .D(\rCounter_reg[8]_i_1__2_n_14 ),
        .Q(rCounter_reg[9]),
        .R(rCounter0));
  FDRE \rPeriod_reg[0] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[0]),
        .Q(\rPeriod_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rPeriod_reg[10] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[10]),
        .Q(\rPeriod_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rPeriod_reg[11] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[11]),
        .Q(\rPeriod_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rPeriod_reg[12] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[12]),
        .Q(\rPeriod_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rPeriod_reg[13] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[13]),
        .Q(\rPeriod_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rPeriod_reg[14] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[14]),
        .Q(\rPeriod_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rPeriod_reg[15] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[15]),
        .Q(\rPeriod_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rPeriod_reg[16] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[16]),
        .Q(\rPeriod_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rPeriod_reg[17] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[17]),
        .Q(\rPeriod_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rPeriod_reg[18] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[18]),
        .Q(\rPeriod_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rPeriod_reg[19] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[19]),
        .Q(\rPeriod_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rPeriod_reg[1] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[1]),
        .Q(\rPeriod_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rPeriod_reg[20] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[20]),
        .Q(\rPeriod_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rPeriod_reg[21] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[21]),
        .Q(\rPeriod_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rPeriod_reg[22] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[22]),
        .Q(\rPeriod_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rPeriod_reg[23] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[23]),
        .Q(\rPeriod_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rPeriod_reg[24] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[24]),
        .Q(\rPeriod_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rPeriod_reg[25] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[25]),
        .Q(\rPeriod_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rPeriod_reg[26] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[26]),
        .Q(\rPeriod_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rPeriod_reg[27] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[27]),
        .Q(\rPeriod_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rPeriod_reg[28] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[28]),
        .Q(\rPeriod_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rPeriod_reg[29] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[29]),
        .Q(\rPeriod_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rPeriod_reg[2] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[2]),
        .Q(\rPeriod_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rPeriod_reg[30] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[30]),
        .Q(\rPeriod_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rPeriod_reg[31] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[31]),
        .Q(\rPeriod_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rPeriod_reg[3] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[3]),
        .Q(\rPeriod_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rPeriod_reg[4] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[4]),
        .Q(\rPeriod_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rPeriod_reg[5] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[5]),
        .Q(\rPeriod_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rPeriod_reg[6] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[6]),
        .Q(\rPeriod_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rPeriod_reg[7] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[7]),
        .Q(\rPeriod_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rPeriod_reg[8] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[8]),
        .Q(\rPeriod_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rPeriod_reg[9] 
       (.C(iClock),
        .CE(\rPeriod_reg[31]_0 ),
        .D(D[9]),
        .Q(\rPeriod_reg_n_0_[9] ),
        .R(iReset));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[0]_i_3__0 
       (.I0(\rSampledCount_reg_n_0_[0] ),
        .I1(\rPeriod_reg_n_0_[0] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [0]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [0]),
        .O(\rSampledCount_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[10]_i_6 
       (.I0(\rSampledCount_reg_n_0_[10] ),
        .I1(\rPeriod_reg_n_0_[10] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [10]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [10]),
        .O(\rSampledCount_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[11]_i_3 
       (.I0(\rSampledCount_reg_n_0_[11] ),
        .I1(\rPeriod_reg_n_0_[11] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [11]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [11]),
        .O(\rSampledCount_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[12]_i_3 
       (.I0(\rSampledCount_reg_n_0_[12] ),
        .I1(\rPeriod_reg_n_0_[12] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [12]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [12]),
        .O(\rSampledCount_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[13]_i_6 
       (.I0(\rSampledCount_reg_n_0_[13] ),
        .I1(\rPeriod_reg_n_0_[13] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [13]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [13]),
        .O(\rSampledCount_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[14]_i_6 
       (.I0(\rSampledCount_reg_n_0_[14] ),
        .I1(\rPeriod_reg_n_0_[14] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [14]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [14]),
        .O(\rSampledCount_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[15]_i_3 
       (.I0(\rSampledCount_reg_n_0_[15] ),
        .I1(\rPeriod_reg_n_0_[15] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [15]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [15]),
        .O(\rSampledCount_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[16]_i_3 
       (.I0(\rSampledCount_reg_n_0_[16] ),
        .I1(\rPeriod_reg_n_0_[16] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [16]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [16]),
        .O(\rSampledCount_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[17]_i_6 
       (.I0(\rSampledCount_reg_n_0_[17] ),
        .I1(\rPeriod_reg_n_0_[17] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [17]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [17]),
        .O(\rSampledCount_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[18]_i_3 
       (.I0(\rSampledCount_reg_n_0_[18] ),
        .I1(\rPeriod_reg_n_0_[18] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [18]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [18]),
        .O(\rSampledCount_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[19]_i_3 
       (.I0(\rSampledCount_reg_n_0_[19] ),
        .I1(\rPeriod_reg_n_0_[19] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [19]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [19]),
        .O(\rSampledCount_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[1]_i_3 
       (.I0(\rSampledCount_reg_n_0_[1] ),
        .I1(\rPeriod_reg_n_0_[1] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [1]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [1]),
        .O(\rSampledCount_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[20]_i_3 
       (.I0(\rSampledCount_reg_n_0_[20] ),
        .I1(\rPeriod_reg_n_0_[20] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [20]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [20]),
        .O(\rSampledCount_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[21]_i_3 
       (.I0(\rSampledCount_reg_n_0_[21] ),
        .I1(\rPeriod_reg_n_0_[21] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [21]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [21]),
        .O(\rSampledCount_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[22]_i_6 
       (.I0(\rSampledCount_reg_n_0_[22] ),
        .I1(\rPeriod_reg_n_0_[22] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [22]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [22]),
        .O(\rSampledCount_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[23]_i_6 
       (.I0(\rSampledCount_reg_n_0_[23] ),
        .I1(\rPeriod_reg_n_0_[23] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [23]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [23]),
        .O(\rSampledCount_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[24]_i_3 
       (.I0(\rSampledCount_reg_n_0_[24] ),
        .I1(\rPeriod_reg_n_0_[24] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [24]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [24]),
        .O(\rSampledCount_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[25]_i_3__0 
       (.I0(\rSampledCount_reg_n_0_[25] ),
        .I1(\rPeriod_reg_n_0_[25] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [25]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [25]),
        .O(\rSampledCount_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[26]_i_6 
       (.I0(\rSampledCount_reg_n_0_[26] ),
        .I1(\rPeriod_reg_n_0_[26] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [26]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [26]),
        .O(\rSampledCount_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[27]_i_6 
       (.I0(\rSampledCount_reg_n_0_[27] ),
        .I1(\rPeriod_reg_n_0_[27] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [27]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [27]),
        .O(\rSampledCount_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[28]_i_3 
       (.I0(\rSampledCount_reg_n_0_[28] ),
        .I1(\rPeriod_reg_n_0_[28] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [28]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [28]),
        .O(\rSampledCount_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[29]_i_3 
       (.I0(\rSampledCount_reg_n_0_[29] ),
        .I1(\rPeriod_reg_n_0_[29] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [29]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [29]),
        .O(\rSampledCount_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[2]_i_3 
       (.I0(\rSampledCount_reg_n_0_[2] ),
        .I1(\rPeriod_reg_n_0_[2] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [2]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [2]),
        .O(\rSampledCount_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[30]_i_3 
       (.I0(\rSampledCount_reg_n_0_[30] ),
        .I1(\rPeriod_reg_n_0_[30] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [30]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [30]),
        .O(\rSampledCount_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[31]_i_7 
       (.I0(\rSampledCount_reg_n_0_[31] ),
        .I1(\rPeriod_reg_n_0_[31] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [31]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [31]),
        .O(\rSampledCount_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[3]_i_3 
       (.I0(\rSampledCount_reg_n_0_[3] ),
        .I1(\rPeriod_reg_n_0_[3] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [3]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [3]),
        .O(\rSampledCount_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[4]_i_3 
       (.I0(\rSampledCount_reg_n_0_[4] ),
        .I1(\rPeriod_reg_n_0_[4] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [4]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [4]),
        .O(\rSampledCount_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[5]_i_3 
       (.I0(\rSampledCount_reg_n_0_[5] ),
        .I1(\rPeriod_reg_n_0_[5] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [5]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [5]),
        .O(\rSampledCount_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[6]_i_3__0 
       (.I0(\rSampledCount_reg_n_0_[6] ),
        .I1(\rPeriod_reg_n_0_[6] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [6]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [6]),
        .O(\rSampledCount_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[7]_i_3__0 
       (.I0(\rSampledCount_reg_n_0_[7] ),
        .I1(\rPeriod_reg_n_0_[7] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [7]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [7]),
        .O(\rSampledCount_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[8]_i_3 
       (.I0(\rSampledCount_reg_n_0_[8] ),
        .I1(\rPeriod_reg_n_0_[8] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [8]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [8]),
        .O(\rSampledCount_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rReadData[9]_i_3 
       (.I0(\rSampledCount_reg_n_0_[9] ),
        .I1(\rPeriod_reg_n_0_[9] ),
        .I2(\rReadData_reg[30] [1]),
        .I3(\rReadData_reg[31]_i_2 [9]),
        .I4(\rReadData_reg[30] [0]),
        .I5(\rReadData_reg[31]_i_2_0 [9]),
        .O(\rSampledCount_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \rSampledCount[31]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .O(rSampledCount));
  FDRE \rSampledCount_reg[0] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[0]),
        .Q(\rSampledCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rSampledCount_reg[10] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[10]),
        .Q(\rSampledCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rSampledCount_reg[11] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[11]),
        .Q(\rSampledCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rSampledCount_reg[12] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[12]),
        .Q(\rSampledCount_reg_n_0_[12] ),
        .R(iReset));
  FDRE \rSampledCount_reg[13] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[13]),
        .Q(\rSampledCount_reg_n_0_[13] ),
        .R(iReset));
  FDRE \rSampledCount_reg[14] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[14]),
        .Q(\rSampledCount_reg_n_0_[14] ),
        .R(iReset));
  FDRE \rSampledCount_reg[15] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[15]),
        .Q(\rSampledCount_reg_n_0_[15] ),
        .R(iReset));
  FDRE \rSampledCount_reg[16] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[16]),
        .Q(\rSampledCount_reg_n_0_[16] ),
        .R(iReset));
  FDRE \rSampledCount_reg[17] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[17]),
        .Q(\rSampledCount_reg_n_0_[17] ),
        .R(iReset));
  FDRE \rSampledCount_reg[18] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[18]),
        .Q(\rSampledCount_reg_n_0_[18] ),
        .R(iReset));
  FDRE \rSampledCount_reg[19] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[19]),
        .Q(\rSampledCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rSampledCount_reg[1] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[1]),
        .Q(\rSampledCount_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rSampledCount_reg[20] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[20]),
        .Q(\rSampledCount_reg_n_0_[20] ),
        .R(iReset));
  FDRE \rSampledCount_reg[21] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[21]),
        .Q(\rSampledCount_reg_n_0_[21] ),
        .R(iReset));
  FDRE \rSampledCount_reg[22] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[22]),
        .Q(\rSampledCount_reg_n_0_[22] ),
        .R(iReset));
  FDRE \rSampledCount_reg[23] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[23]),
        .Q(\rSampledCount_reg_n_0_[23] ),
        .R(iReset));
  FDRE \rSampledCount_reg[24] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[24]),
        .Q(\rSampledCount_reg_n_0_[24] ),
        .R(iReset));
  FDRE \rSampledCount_reg[25] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[25]),
        .Q(\rSampledCount_reg_n_0_[25] ),
        .R(iReset));
  FDRE \rSampledCount_reg[26] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[26]),
        .Q(\rSampledCount_reg_n_0_[26] ),
        .R(iReset));
  FDRE \rSampledCount_reg[27] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[27]),
        .Q(\rSampledCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rSampledCount_reg[28] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[28]),
        .Q(\rSampledCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rSampledCount_reg[29] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[29]),
        .Q(\rSampledCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rSampledCount_reg[2] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[2]),
        .Q(\rSampledCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rSampledCount_reg[30] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[30]),
        .Q(\rSampledCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rSampledCount_reg[31] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[31]),
        .Q(\rSampledCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rSampledCount_reg[3] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[3]),
        .Q(\rSampledCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rSampledCount_reg[4] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[4]),
        .Q(\rSampledCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rSampledCount_reg[5] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[5]),
        .Q(\rSampledCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rSampledCount_reg[6] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[6]),
        .Q(\rSampledCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rSampledCount_reg[7] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[7]),
        .Q(\rSampledCount_reg_n_0_[7] ),
        .R(iReset));
  FDRE \rSampledCount_reg[8] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[8]),
        .Q(\rSampledCount_reg_n_0_[8] ),
        .R(iReset));
  FDRE \rSampledCount_reg[9] 
       (.C(iClock),
        .CE(rSampledCount),
        .D(rCounter_reg[9]),
        .Q(\rSampledCount_reg_n_0_[9] ),
        .R(iReset));
  CARRY8 rTimeCount0_carry
       (.CI(\rTimeCount_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry_n_0,rTimeCount0_carry_n_1,rTimeCount0_carry_n_2,rTimeCount0_carry_n_3,rTimeCount0_carry_n_4,rTimeCount0_carry_n_5,rTimeCount0_carry_n_6,rTimeCount0_carry_n_7}),
        .DI({\rTimeCount_reg_n_0_[8] ,\rTimeCount_reg_n_0_[7] ,\rTimeCount_reg_n_0_[6] ,\rTimeCount_reg_n_0_[5] ,\rTimeCount_reg_n_0_[4] ,\rTimeCount_reg_n_0_[3] ,\rTimeCount_reg_n_0_[2] ,\rTimeCount_reg_n_0_[1] }),
        .O({rTimeCount0_carry_n_8,rTimeCount0_carry_n_9,rTimeCount0_carry_n_10,rTimeCount0_carry_n_11,rTimeCount0_carry_n_12,rTimeCount0_carry_n_13,rTimeCount0_carry_n_14,rTimeCount0_carry_n_15}),
        .S({rTimeCount0_carry_i_1__2_n_0,rTimeCount0_carry_i_2__2_n_0,rTimeCount0_carry_i_3__2_n_0,rTimeCount0_carry_i_4__2_n_0,rTimeCount0_carry_i_5__2_n_0,rTimeCount0_carry_i_6__2_n_0,rTimeCount0_carry_i_7__2_n_0,rTimeCount0_carry_i_8__2_n_0}));
  CARRY8 rTimeCount0_carry__0
       (.CI(rTimeCount0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__0_n_0,rTimeCount0_carry__0_n_1,rTimeCount0_carry__0_n_2,rTimeCount0_carry__0_n_3,rTimeCount0_carry__0_n_4,rTimeCount0_carry__0_n_5,rTimeCount0_carry__0_n_6,rTimeCount0_carry__0_n_7}),
        .DI({\rTimeCount_reg_n_0_[16] ,\rTimeCount_reg_n_0_[15] ,\rTimeCount_reg_n_0_[14] ,\rTimeCount_reg_n_0_[13] ,\rTimeCount_reg_n_0_[12] ,\rTimeCount_reg_n_0_[11] ,\rTimeCount_reg_n_0_[10] ,\rTimeCount_reg_n_0_[9] }),
        .O({rTimeCount0_carry__0_n_8,rTimeCount0_carry__0_n_9,rTimeCount0_carry__0_n_10,rTimeCount0_carry__0_n_11,rTimeCount0_carry__0_n_12,rTimeCount0_carry__0_n_13,rTimeCount0_carry__0_n_14,rTimeCount0_carry__0_n_15}),
        .S({rTimeCount0_carry__0_i_1__2_n_0,rTimeCount0_carry__0_i_2__2_n_0,rTimeCount0_carry__0_i_3__2_n_0,rTimeCount0_carry__0_i_4__2_n_0,rTimeCount0_carry__0_i_5__2_n_0,rTimeCount0_carry__0_i_6__2_n_0,rTimeCount0_carry__0_i_7__2_n_0,rTimeCount0_carry__0_i_8__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_1__2
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .O(rTimeCount0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_2__2
       (.I0(\rTimeCount_reg_n_0_[15] ),
        .O(rTimeCount0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_3__2
       (.I0(\rTimeCount_reg_n_0_[14] ),
        .O(rTimeCount0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_4__2
       (.I0(\rTimeCount_reg_n_0_[13] ),
        .O(rTimeCount0_carry__0_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_5__2
       (.I0(\rTimeCount_reg_n_0_[12] ),
        .O(rTimeCount0_carry__0_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_6__2
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .O(rTimeCount0_carry__0_i_6__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_7__2
       (.I0(\rTimeCount_reg_n_0_[10] ),
        .O(rTimeCount0_carry__0_i_7__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__0_i_8__2
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .O(rTimeCount0_carry__0_i_8__2_n_0));
  CARRY8 rTimeCount0_carry__1
       (.CI(rTimeCount0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({rTimeCount0_carry__1_n_0,rTimeCount0_carry__1_n_1,rTimeCount0_carry__1_n_2,rTimeCount0_carry__1_n_3,rTimeCount0_carry__1_n_4,rTimeCount0_carry__1_n_5,rTimeCount0_carry__1_n_6,rTimeCount0_carry__1_n_7}),
        .DI({\rTimeCount_reg_n_0_[24] ,\rTimeCount_reg_n_0_[23] ,\rTimeCount_reg_n_0_[22] ,\rTimeCount_reg_n_0_[21] ,\rTimeCount_reg_n_0_[20] ,\rTimeCount_reg_n_0_[19] ,\rTimeCount_reg_n_0_[18] ,\rTimeCount_reg_n_0_[17] }),
        .O({rTimeCount0_carry__1_n_8,rTimeCount0_carry__1_n_9,rTimeCount0_carry__1_n_10,rTimeCount0_carry__1_n_11,rTimeCount0_carry__1_n_12,rTimeCount0_carry__1_n_13,rTimeCount0_carry__1_n_14,rTimeCount0_carry__1_n_15}),
        .S({rTimeCount0_carry__1_i_1__2_n_0,rTimeCount0_carry__1_i_2__2_n_0,rTimeCount0_carry__1_i_3__2_n_0,rTimeCount0_carry__1_i_4__2_n_0,rTimeCount0_carry__1_i_5__2_n_0,rTimeCount0_carry__1_i_6__2_n_0,rTimeCount0_carry__1_i_7__2_n_0,rTimeCount0_carry__1_i_8__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_1__2
       (.I0(\rTimeCount_reg_n_0_[24] ),
        .O(rTimeCount0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_2__2
       (.I0(\rTimeCount_reg_n_0_[23] ),
        .O(rTimeCount0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_3__2
       (.I0(\rTimeCount_reg_n_0_[22] ),
        .O(rTimeCount0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_4__2
       (.I0(\rTimeCount_reg_n_0_[21] ),
        .O(rTimeCount0_carry__1_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_5__2
       (.I0(\rTimeCount_reg_n_0_[20] ),
        .O(rTimeCount0_carry__1_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_6__2
       (.I0(\rTimeCount_reg_n_0_[19] ),
        .O(rTimeCount0_carry__1_i_6__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_7__2
       (.I0(\rTimeCount_reg_n_0_[18] ),
        .O(rTimeCount0_carry__1_i_7__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__1_i_8__2
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .O(rTimeCount0_carry__1_i_8__2_n_0));
  CARRY8 rTimeCount0_carry__2
       (.CI(rTimeCount0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_rTimeCount0_carry__2_CO_UNCONNECTED[7:6],rTimeCount0_carry__2_n_2,rTimeCount0_carry__2_n_3,rTimeCount0_carry__2_n_4,rTimeCount0_carry__2_n_5,rTimeCount0_carry__2_n_6,rTimeCount0_carry__2_n_7}),
        .DI({1'b0,1'b0,\rTimeCount_reg_n_0_[30] ,\rTimeCount_reg_n_0_[29] ,\rTimeCount_reg_n_0_[28] ,\rTimeCount_reg_n_0_[27] ,\rTimeCount_reg_n_0_[26] ,\rTimeCount_reg_n_0_[25] }),
        .O({NLW_rTimeCount0_carry__2_O_UNCONNECTED[7],rTimeCount0_carry__2_n_9,rTimeCount0_carry__2_n_10,rTimeCount0_carry__2_n_11,rTimeCount0_carry__2_n_12,rTimeCount0_carry__2_n_13,rTimeCount0_carry__2_n_14,rTimeCount0_carry__2_n_15}),
        .S({1'b0,rTimeCount0_carry__2_i_1__2_n_0,rTimeCount0_carry__2_i_2__2_n_0,rTimeCount0_carry__2_i_3__2_n_0,rTimeCount0_carry__2_i_4__2_n_0,rTimeCount0_carry__2_i_5__2_n_0,rTimeCount0_carry__2_i_6__2_n_0,rTimeCount0_carry__2_i_7__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_1__2
       (.I0(\rTimeCount_reg_n_0_[31] ),
        .O(rTimeCount0_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_2__2
       (.I0(\rTimeCount_reg_n_0_[30] ),
        .O(rTimeCount0_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_3__2
       (.I0(\rTimeCount_reg_n_0_[29] ),
        .O(rTimeCount0_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_4__2
       (.I0(\rTimeCount_reg_n_0_[28] ),
        .O(rTimeCount0_carry__2_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_5__2
       (.I0(\rTimeCount_reg_n_0_[27] ),
        .O(rTimeCount0_carry__2_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_6__2
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .O(rTimeCount0_carry__2_i_6__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry__2_i_7__2
       (.I0(\rTimeCount_reg_n_0_[25] ),
        .O(rTimeCount0_carry__2_i_7__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_1__2
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .O(rTimeCount0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_2__2
       (.I0(\rTimeCount_reg_n_0_[7] ),
        .O(rTimeCount0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_3__2
       (.I0(\rTimeCount_reg_n_0_[6] ),
        .O(rTimeCount0_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_4__2
       (.I0(\rTimeCount_reg_n_0_[5] ),
        .O(rTimeCount0_carry_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_5__2
       (.I0(\rTimeCount_reg_n_0_[4] ),
        .O(rTimeCount0_carry_i_5__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_6__2
       (.I0(\rTimeCount_reg_n_0_[3] ),
        .O(rTimeCount0_carry_i_6__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_7__2
       (.I0(\rTimeCount_reg_n_0_[2] ),
        .O(rTimeCount0_carry_i_7__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rTimeCount0_carry_i_8__2
       (.I0(\rTimeCount_reg_n_0_[1] ),
        .O(rTimeCount0_carry_i_8__2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFB)) 
    \rTimeCount[0]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[0] ),
        .I5(\rTimeCount_reg_n_0_[0] ),
        .O(rTimeCount[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[10]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[10] ),
        .I5(rTimeCount0_carry__0_n_14),
        .O(rTimeCount[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[11]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[11] ),
        .I5(rTimeCount0_carry__0_n_13),
        .O(rTimeCount[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[12]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[12] ),
        .I5(rTimeCount0_carry__0_n_12),
        .O(rTimeCount[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[13]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[13] ),
        .I5(rTimeCount0_carry__0_n_11),
        .O(rTimeCount[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[14]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[14] ),
        .I5(rTimeCount0_carry__0_n_10),
        .O(rTimeCount[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[15]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[15] ),
        .I5(rTimeCount0_carry__0_n_9),
        .O(rTimeCount[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[16]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[16] ),
        .I5(rTimeCount0_carry__0_n_8),
        .O(rTimeCount[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[17]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[17] ),
        .I5(rTimeCount0_carry__1_n_15),
        .O(rTimeCount[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[18]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[18] ),
        .I5(rTimeCount0_carry__1_n_14),
        .O(rTimeCount[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[19]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[19] ),
        .I5(rTimeCount0_carry__1_n_13),
        .O(rTimeCount[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[1]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[1] ),
        .I5(rTimeCount0_carry_n_15),
        .O(rTimeCount[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[20]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[20] ),
        .I5(rTimeCount0_carry__1_n_12),
        .O(rTimeCount[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[21]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[21] ),
        .I5(rTimeCount0_carry__1_n_11),
        .O(rTimeCount[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[22]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[22] ),
        .I5(rTimeCount0_carry__1_n_10),
        .O(rTimeCount[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[23]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[23] ),
        .I5(rTimeCount0_carry__1_n_9),
        .O(rTimeCount[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[24]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[24] ),
        .I5(rTimeCount0_carry__1_n_8),
        .O(rTimeCount[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[25]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[25] ),
        .I5(rTimeCount0_carry__2_n_15),
        .O(rTimeCount[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[26]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[26] ),
        .I5(rTimeCount0_carry__2_n_14),
        .O(rTimeCount[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[27]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[27] ),
        .I5(rTimeCount0_carry__2_n_13),
        .O(rTimeCount[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[28]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[28] ),
        .I5(rTimeCount0_carry__2_n_12),
        .O(rTimeCount[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[29]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[29] ),
        .I5(rTimeCount0_carry__2_n_11),
        .O(rTimeCount[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[2]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[2] ),
        .I5(rTimeCount0_carry_n_14),
        .O(rTimeCount[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[30]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[30] ),
        .I5(rTimeCount0_carry__2_n_10),
        .O(rTimeCount[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[31]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[31] ),
        .I5(rTimeCount0_carry__2_n_9),
        .O(rTimeCount[31]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_2__2 
       (.I0(\rTimeCount_reg_n_0_[5] ),
        .I1(\rTimeCount_reg_n_0_[1] ),
        .I2(\rTimeCount_reg_n_0_[4] ),
        .I3(\rTimeCount_reg_n_0_[28] ),
        .I4(\rTimeCount[31]_i_6__2_n_0 ),
        .O(\rTimeCount[31]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \rTimeCount[31]_i_3__2 
       (.I0(\rTimeCount_reg_n_0_[26] ),
        .I1(\rTimeCount_reg_n_0_[22] ),
        .I2(\rTimeCount_reg_n_0_[10] ),
        .I3(\rTimeCount_reg_n_0_[25] ),
        .I4(\rTimeCount[31]_i_7__2_n_0 ),
        .O(\rTimeCount[31]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_4__2 
       (.I0(\rTimeCount_reg_n_0_[11] ),
        .I1(\rTimeCount_reg_n_0_[30] ),
        .I2(\rTimeCount_reg_n_0_[29] ),
        .I3(\rTimeCount_reg_n_0_[7] ),
        .I4(\rTimeCount[31]_i_8__2_n_0 ),
        .O(\rTimeCount[31]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rTimeCount[31]_i_5__2 
       (.I0(\rTimeCount_reg_n_0_[17] ),
        .I1(\rTimeCount_reg_n_0_[14] ),
        .I2(\rTimeCount_reg_n_0_[27] ),
        .I3(\rTimeCount_reg_n_0_[15] ),
        .I4(\rTimeCount[31]_i_9__2_n_0 ),
        .O(\rTimeCount[31]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_6__2 
       (.I0(\rTimeCount_reg_n_0_[13] ),
        .I1(\rTimeCount_reg_n_0_[2] ),
        .I2(\rTimeCount_reg_n_0_[31] ),
        .I3(\rTimeCount_reg_n_0_[0] ),
        .O(\rTimeCount[31]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_7__2 
       (.I0(\rTimeCount_reg_n_0_[16] ),
        .I1(\rTimeCount_reg_n_0_[3] ),
        .I2(\rTimeCount_reg_n_0_[19] ),
        .I3(\rTimeCount_reg_n_0_[6] ),
        .O(\rTimeCount[31]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_8__2 
       (.I0(\rTimeCount_reg_n_0_[8] ),
        .I1(\rTimeCount_reg_n_0_[18] ),
        .I2(\rTimeCount_reg_n_0_[20] ),
        .I3(\rTimeCount_reg_n_0_[23] ),
        .O(\rTimeCount[31]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rTimeCount[31]_i_9__2 
       (.I0(\rTimeCount_reg_n_0_[9] ),
        .I1(\rTimeCount_reg_n_0_[21] ),
        .I2(\rTimeCount_reg_n_0_[12] ),
        .I3(\rTimeCount_reg_n_0_[24] ),
        .O(\rTimeCount[31]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[3]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[3] ),
        .I5(rTimeCount0_carry_n_13),
        .O(rTimeCount[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[4]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[4] ),
        .I5(rTimeCount0_carry_n_12),
        .O(rTimeCount[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[5]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[5] ),
        .I5(rTimeCount0_carry_n_11),
        .O(rTimeCount[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[6]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[6] ),
        .I5(rTimeCount0_carry_n_10),
        .O(rTimeCount[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[7]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[7] ),
        .I5(rTimeCount0_carry_n_9),
        .O(rTimeCount[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[8]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[8] ),
        .I5(rTimeCount0_carry_n_8),
        .O(rTimeCount[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFB00040000)) 
    \rTimeCount[9]_i_1__2 
       (.I0(\rTimeCount[31]_i_2__2_n_0 ),
        .I1(\rTimeCount[31]_i_3__2_n_0 ),
        .I2(\rTimeCount[31]_i_4__2_n_0 ),
        .I3(\rTimeCount[31]_i_5__2_n_0 ),
        .I4(\rPeriod_reg_n_0_[9] ),
        .I5(rTimeCount0_carry__0_n_15),
        .O(rTimeCount[9]));
  FDRE \rTimeCount_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[0]),
        .Q(\rTimeCount_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rTimeCount_reg[10] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[10]),
        .Q(\rTimeCount_reg_n_0_[10] ),
        .R(iReset));
  FDRE \rTimeCount_reg[11] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[11]),
        .Q(\rTimeCount_reg_n_0_[11] ),
        .R(iReset));
  FDRE \rTimeCount_reg[12] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[12]),
        .Q(\rTimeCount_reg_n_0_[12] ),
        .R(iReset));
  FDSE \rTimeCount_reg[13] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[13]),
        .Q(\rTimeCount_reg_n_0_[13] ),
        .S(iReset));
  FDSE \rTimeCount_reg[14] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[14]),
        .Q(\rTimeCount_reg_n_0_[14] ),
        .S(iReset));
  FDSE \rTimeCount_reg[15] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[15]),
        .Q(\rTimeCount_reg_n_0_[15] ),
        .S(iReset));
  FDSE \rTimeCount_reg[16] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[16]),
        .Q(\rTimeCount_reg_n_0_[16] ),
        .S(iReset));
  FDRE \rTimeCount_reg[17] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[17]),
        .Q(\rTimeCount_reg_n_0_[17] ),
        .R(iReset));
  FDSE \rTimeCount_reg[18] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[18]),
        .Q(\rTimeCount_reg_n_0_[18] ),
        .S(iReset));
  FDRE \rTimeCount_reg[19] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[19]),
        .Q(\rTimeCount_reg_n_0_[19] ),
        .R(iReset));
  FDRE \rTimeCount_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[1]),
        .Q(\rTimeCount_reg_n_0_[1] ),
        .R(iReset));
  FDSE \rTimeCount_reg[20] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[20]),
        .Q(\rTimeCount_reg_n_0_[20] ),
        .S(iReset));
  FDSE \rTimeCount_reg[21] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[21]),
        .Q(\rTimeCount_reg_n_0_[21] ),
        .S(iReset));
  FDSE \rTimeCount_reg[22] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[22]),
        .Q(\rTimeCount_reg_n_0_[22] ),
        .S(iReset));
  FDSE \rTimeCount_reg[23] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[23]),
        .Q(\rTimeCount_reg_n_0_[23] ),
        .S(iReset));
  FDSE \rTimeCount_reg[24] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[24]),
        .Q(\rTimeCount_reg_n_0_[24] ),
        .S(iReset));
  FDRE \rTimeCount_reg[25] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[25]),
        .Q(\rTimeCount_reg_n_0_[25] ),
        .R(iReset));
  FDSE \rTimeCount_reg[26] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[26]),
        .Q(\rTimeCount_reg_n_0_[26] ),
        .S(iReset));
  FDRE \rTimeCount_reg[27] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[27]),
        .Q(\rTimeCount_reg_n_0_[27] ),
        .R(iReset));
  FDRE \rTimeCount_reg[28] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[28]),
        .Q(\rTimeCount_reg_n_0_[28] ),
        .R(iReset));
  FDRE \rTimeCount_reg[29] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[29]),
        .Q(\rTimeCount_reg_n_0_[29] ),
        .R(iReset));
  FDRE \rTimeCount_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[2]),
        .Q(\rTimeCount_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rTimeCount_reg[30] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[30]),
        .Q(\rTimeCount_reg_n_0_[30] ),
        .R(iReset));
  FDRE \rTimeCount_reg[31] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[31]),
        .Q(\rTimeCount_reg_n_0_[31] ),
        .R(iReset));
  FDRE \rTimeCount_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[3]),
        .Q(\rTimeCount_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rTimeCount_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[4]),
        .Q(\rTimeCount_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rTimeCount_reg[5] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[5]),
        .Q(\rTimeCount_reg_n_0_[5] ),
        .R(iReset));
  FDRE \rTimeCount_reg[6] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[6]),
        .Q(\rTimeCount_reg_n_0_[6] ),
        .R(iReset));
  FDRE \rTimeCount_reg[7] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[7]),
        .Q(\rTimeCount_reg_n_0_[7] ),
        .R(iReset));
  FDSE \rTimeCount_reg[8] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[8]),
        .Q(\rTimeCount_reg_n_0_[8] ),
        .S(iReset));
  FDRE \rTimeCount_reg[9] 
       (.C(iClock),
        .CE(1'b1),
        .D(rTimeCount[9]),
        .Q(\rTimeCount_reg_n_0_[9] ),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "FMCTop" *) 
module sys_top_t4nfc_hlper_0_0_FMCTop
   (oROMAddr,
    dout,
    C_BVALID,
    C_RVALID,
    C_ARREADY,
    D_AWVALID,
    D_ARVALID,
    ofromECCRCmdReady,
    oWriteLast,
    oToECCWLast,
    oReadReady,
    oWriteValid,
    oCMDValid,
    C_RDATA,
    D_AWADDR,
    D_AWLEN,
    D_ARADDR,
    D_ARLEN,
    oToECCWLength,
    oToECCWOpcode,
    oToECCWTargetID,
    oToECCWSourceID,
    oToECCWAddress,
    oToECCRLength,
    oToECCROpcode,
    oToECCRTargetID,
    oToECCRSourceID,
    oToECCRAddress,
    C_AWREADY,
    D_WDATA,
    D_WLAST,
    D_WVALID,
    ofromECCWReady,
    ofromECCWCmdReady,
    D_RREADY,
    ofromECCRValid,
    ofromECCRLast,
    oToECCWValid,
    oToECCRReady,
    oToECCWCmdValid,
    oToECCRCmdValid,
    oToECCWData,
    oWriteData,
    iROMRData,
    iReset,
    iClock,
    din,
    iCMDReady,
    iReadyBusy,
    iToECCRValid,
    iWriteReady,
    iReadValid,
    iToECCWReady,
    C_AWVALID,
    C_AWADDR,
    C_WVALID,
    C_WDATA,
    C_ARVALID,
    C_ARADDR,
    ifromECCWAddress,
    ifromECCWCmdValid,
    C_BREADY,
    C_RREADY,
    ifromECCWData,
    D_WREADY,
    D_AWREADY,
    ifromECCWValid,
    ifromECCWLast,
    D_BVALID,
    D_ARREADY,
    ifromECCRReady,
    D_RVALID,
    ifromECCRCmdValid,
    ifromECCRLength,
    ifromECCRAddress,
    iToECCWCmdReady,
    iToECCRCmdReady,
    iToECCRLast,
    iReadData,
    iToECCRData);
  output [31:0]oROMAddr;
  output [61:0]dout;
  output C_BVALID;
  output C_RVALID;
  output C_ARREADY;
  output D_AWVALID;
  output D_ARVALID;
  output ofromECCRCmdReady;
  output oWriteLast;
  output oToECCWLast;
  output oReadReady;
  output oWriteValid;
  output oCMDValid;
  output [31:0]C_RDATA;
  output [31:0]D_AWADDR;
  output [7:0]D_AWLEN;
  output [31:0]D_ARADDR;
  output [7:0]D_ARLEN;
  output [15:0]oToECCWLength;
  output [5:0]oToECCWOpcode;
  output [2:0]oToECCWTargetID;
  output [4:0]oToECCWSourceID;
  output [31:0]oToECCWAddress;
  output [15:0]oToECCRLength;
  output [5:0]oToECCROpcode;
  output [2:0]oToECCRTargetID;
  output [4:0]oToECCRSourceID;
  output [31:0]oToECCRAddress;
  output C_AWREADY;
  output [31:0]D_WDATA;
  output D_WLAST;
  output D_WVALID;
  output ofromECCWReady;
  output ofromECCWCmdReady;
  output D_RREADY;
  output ofromECCRValid;
  output ofromECCRLast;
  output oToECCWValid;
  output oToECCRReady;
  output oToECCWCmdValid;
  output oToECCRCmdValid;
  output [31:0]oToECCWData;
  output [31:0]oWriteData;
  input [31:0]iROMRData;
  input iReset;
  input iClock;
  input [20:0]din;
  input iCMDReady;
  input [7:0]iReadyBusy;
  input iToECCRValid;
  input iWriteReady;
  input iReadValid;
  input iToECCWReady;
  input C_AWVALID;
  input [15:0]C_AWADDR;
  input C_WVALID;
  input [31:0]C_WDATA;
  input C_ARVALID;
  input [15:0]C_ARADDR;
  input [31:0]ifromECCWAddress;
  input ifromECCWCmdValid;
  input C_BREADY;
  input C_RREADY;
  input [31:0]ifromECCWData;
  input D_WREADY;
  input D_AWREADY;
  input ifromECCWValid;
  input ifromECCWLast;
  input D_BVALID;
  input D_ARREADY;
  input ifromECCRReady;
  input D_RVALID;
  input ifromECCRCmdValid;
  input [15:0]ifromECCRLength;
  input [31:0]ifromECCRAddress;
  input iToECCWCmdReady;
  input iToECCRCmdReady;
  input iToECCRLast;
  input [31:0]iReadData;
  input [31:0]iToECCRData;

  wire [15:0]C_ARADDR;
  wire C_ARREADY;
  wire C_ARVALID;
  wire [15:0]C_AWADDR;
  wire C_AWREADY;
  wire C_AWVALID;
  wire C_BREADY;
  wire C_BVALID;
  wire [31:0]C_RDATA;
  wire C_RREADY;
  wire C_RVALID;
  wire [31:0]C_WDATA;
  wire C_WVALID;
  wire [31:0]D_ARADDR;
  wire [7:0]D_ARLEN;
  wire D_ARREADY;
  wire D_ARVALID;
  wire [31:0]D_AWADDR;
  wire [7:0]D_AWLEN;
  wire D_AWREADY;
  wire D_AWVALID;
  wire D_BVALID;
  wire D_RREADY;
  wire D_RVALID;
  wire [31:0]D_WDATA;
  wire D_WLAST;
  wire D_WREADY;
  wire D_WVALID;
  wire Inst_AXI4LiteSlaveInterface_n_0;
  wire Inst_AXI4LiteSlaveInterface_n_1;
  wire Inst_AXI4LiteSlaveInterface_n_10;
  wire Inst_AXI4LiteSlaveInterface_n_11;
  wire Inst_AXI4LiteSlaveInterface_n_12;
  wire Inst_AXI4LiteSlaveInterface_n_13;
  wire Inst_AXI4LiteSlaveInterface_n_14;
  wire Inst_AXI4LiteSlaveInterface_n_15;
  wire Inst_AXI4LiteSlaveInterface_n_16;
  wire Inst_AXI4LiteSlaveInterface_n_17;
  wire Inst_AXI4LiteSlaveInterface_n_18;
  wire Inst_AXI4LiteSlaveInterface_n_19;
  wire Inst_AXI4LiteSlaveInterface_n_2;
  wire Inst_AXI4LiteSlaveInterface_n_20;
  wire Inst_AXI4LiteSlaveInterface_n_21;
  wire Inst_AXI4LiteSlaveInterface_n_22;
  wire Inst_AXI4LiteSlaveInterface_n_23;
  wire Inst_AXI4LiteSlaveInterface_n_24;
  wire Inst_AXI4LiteSlaveInterface_n_25;
  wire Inst_AXI4LiteSlaveInterface_n_26;
  wire Inst_AXI4LiteSlaveInterface_n_27;
  wire Inst_AXI4LiteSlaveInterface_n_28;
  wire Inst_AXI4LiteSlaveInterface_n_29;
  wire Inst_AXI4LiteSlaveInterface_n_3;
  wire Inst_AXI4LiteSlaveInterface_n_30;
  wire Inst_AXI4LiteSlaveInterface_n_4;
  wire Inst_AXI4LiteSlaveInterface_n_5;
  wire Inst_AXI4LiteSlaveInterface_n_55;
  wire Inst_AXI4LiteSlaveInterface_n_56;
  wire Inst_AXI4LiteSlaveInterface_n_6;
  wire Inst_AXI4LiteSlaveInterface_n_8;
  wire Inst_AXI4LiteSlaveInterface_n_80;
  wire Inst_AXI4LiteSlaveInterface_n_81;
  wire Inst_AXI4LiteSlaveInterface_n_9;
  wire \Inst_AddressDecoder/rNextRState ;
  wire \Inst_AddressDecoder/rNextWState ;
  wire [1:0]\Inst_CompletionDataChannel/rDataChCurState ;
  wire Inst_Completion_n_37;
  wire \Inst_DataDriver_FromDPLToLLNFC_DownDD/rCurState ;
  wire \Inst_DataDriver_FromLLNFCToDPL_UpDD/rCurState ;
  wire Inst_Dispatcher_n_174;
  wire Inst_Dispatcher_n_177;
  wire Inst_Dispatcher_n_178;
  wire Inst_Dispatcher_n_180;
  wire Inst_Dispatcher_n_181;
  wire Inst_Dispatcher_n_182;
  wire Inst_Dispatcher_n_183;
  wire Inst_Dispatcher_n_184;
  wire Inst_Dispatcher_n_185;
  wire Inst_Dispatcher_n_186;
  wire Inst_Dispatcher_n_187;
  wire Inst_Dispatcher_n_188;
  wire Inst_Dispatcher_n_189;
  wire Inst_Dispatcher_n_190;
  wire Inst_Dispatcher_n_191;
  wire Inst_Dispatcher_n_192;
  wire Inst_Dispatcher_n_193;
  wire Inst_Dispatcher_n_194;
  wire Inst_Dispatcher_n_195;
  wire Inst_Dispatcher_n_196;
  wire Inst_Dispatcher_n_197;
  wire Inst_Dispatcher_n_198;
  wire Inst_Dispatcher_n_199;
  wire Inst_Dispatcher_n_200;
  wire Inst_Dispatcher_n_201;
  wire Inst_Dispatcher_n_202;
  wire Inst_Dispatcher_n_203;
  wire Inst_Dispatcher_n_204;
  wire Inst_Dispatcher_n_205;
  wire Inst_Dispatcher_n_206;
  wire Inst_Dispatcher_n_207;
  wire Inst_Dispatcher_n_208;
  wire Inst_Dispatcher_n_209;
  wire Inst_Dispatcher_n_210;
  wire Inst_Dispatcher_n_211;
  wire Inst_Dispatcher_n_212;
  wire Inst_Dispatcher_n_213;
  wire Inst_Dispatcher_n_214;
  wire Inst_Dispatcher_n_215;
  wire Inst_Dispatcher_n_216;
  wire Inst_Dispatcher_n_217;
  wire Inst_Dispatcher_n_218;
  wire Inst_Dispatcher_n_219;
  wire Inst_Dispatcher_n_220;
  wire Inst_Dispatcher_n_221;
  wire Inst_Dispatcher_n_222;
  wire Inst_Dispatcher_n_223;
  wire Inst_Dispatcher_n_224;
  wire Inst_Dispatcher_n_225;
  wire Inst_Dispatcher_n_226;
  wire Inst_Dispatcher_n_227;
  wire Inst_Dispatcher_n_228;
  wire Inst_Dispatcher_n_229;
  wire Inst_Dispatcher_n_230;
  wire Inst_Dispatcher_n_231;
  wire Inst_Dispatcher_n_232;
  wire Inst_Dispatcher_n_233;
  wire Inst_Dispatcher_n_234;
  wire Inst_Dispatcher_n_235;
  wire Inst_Dispatcher_n_236;
  wire Inst_Dispatcher_n_237;
  wire Inst_Dispatcher_n_238;
  wire Inst_Dispatcher_n_239;
  wire Inst_Dispatcher_n_240;
  wire Inst_Dispatcher_n_241;
  wire Inst_Dispatcher_n_242;
  wire Inst_Dispatcher_n_243;
  wire Inst_Dispatcher_n_244;
  wire Inst_Dispatcher_n_245;
  wire Inst_Dispatcher_n_246;
  wire Inst_Dispatcher_n_247;
  wire Inst_Dispatcher_n_248;
  wire Inst_Dispatcher_n_249;
  wire Inst_Dispatcher_n_250;
  wire Inst_Dispatcher_n_251;
  wire Inst_Dispatcher_n_252;
  wire Inst_Dispatcher_n_254;
  wire Inst_Dispatcher_n_255;
  wire Inst_Dispatcher_n_256;
  wire Inst_Dispatcher_n_259;
  wire Inst_Dispatcher_n_260;
  wire Inst_Dispatcher_n_261;
  wire Inst_Dispatcher_n_264;
  wire Inst_Dispatcher_n_265;
  wire Inst_Dispatcher_n_266;
  wire Inst_Dispatcher_n_267;
  wire \Inst_Executor/Inst_ALU/rCmpResult ;
  wire [0:0]\Inst_Executor/wALUFlags ;
  wire \Inst_IOCmdBuffer/wWriteBufferEmpty ;
  wire \Inst_RegExt/iSettingValid0 ;
  wire \Inst_RegExt/iSettingValid011_out ;
  wire \Inst_RegExt/iSettingValid013_out ;
  wire \Inst_RegExt/iSettingValid01_out ;
  wire \Inst_RegExt/iSettingValid03_out ;
  wire \Inst_RegExt/iSettingValid05_out ;
  wire \Inst_RegExt/iSettingValid07_out ;
  wire \Inst_RegExt/iSettingValid09_out ;
  wire [30:0]\Inst_RegExt/p_0_in ;
  wire \Inst_RegExt/rReadAck0 ;
  wire [1:1]\Inst_RegSPD/p_0_in ;
  wire [4:0]\Inst_RegSPD/wPushSideAddress ;
  wire Inst_ScrambleDecoder_n_1;
  wire Inst_ScrambleDecoder_n_2;
  wire Inst_ScrambleDecoder_n_3;
  wire Inst_ScrambleDecoder_n_5;
  wire Inst_ScrambleDecoder_n_6;
  wire Inst_ScrambleEncoder_n_1;
  wire Inst_ScrambleEncoder_n_2;
  wire Inst_ScrambleEncoder_n_3;
  wire Inst_ScrambleEncoder_n_5;
  wire Inst_ScrambleEncoder_n_6;
  wire [20:0]din;
  wire [61:0]dout;
  wire iCMDReady;
  wire iClock;
  wire [31:0]iROMRData;
  wire [31:0]iReadData;
  wire iReadValid;
  wire [7:0]iReadyBusy;
  wire iReset;
  wire iToECCRCmdReady;
  wire [31:0]iToECCRData;
  wire iToECCRLast;
  wire iToECCRValid;
  wire iToECCWCmdReady;
  wire iToECCWReady;
  wire iWriteReady;
  wire [31:0]ifromECCRAddress;
  wire ifromECCRCmdValid;
  wire [15:0]ifromECCRLength;
  wire ifromECCRReady;
  wire [31:0]ifromECCWAddress;
  wire ifromECCWCmdValid;
  wire [31:0]ifromECCWData;
  wire ifromECCWLast;
  wire ifromECCWValid;
  wire [31:1]in10;
  wire oCMDValid;
  wire [31:0]oROMAddr;
  wire oReadReady;
  wire [31:0]oToECCRAddress;
  wire oToECCRCmdValid;
  wire [15:0]oToECCRLength;
  wire [5:0]oToECCROpcode;
  wire oToECCRReady;
  wire [4:0]oToECCRSourceID;
  wire [2:0]oToECCRTargetID;
  wire [31:0]oToECCWAddress;
  wire oToECCWCmdValid;
  wire [31:0]oToECCWData;
  wire oToECCWLast;
  wire [15:0]oToECCWLength;
  wire [5:0]oToECCWOpcode;
  wire [4:0]oToECCWSourceID;
  wire [2:0]oToECCWTargetID;
  wire oToECCWValid;
  wire [31:0]oWriteData;
  wire oWriteLast;
  wire oWriteValid;
  wire ofromECCRCmdReady;
  wire ofromECCRLast;
  wire ofromECCRValid;
  wire ofromECCWCmdReady;
  wire ofromECCWReady;
  wire p_0_in9_in;
  wire [0:0]rAddress;
  wire rBufHalfWordWriteValid_i_1_n_0;
  wire rBufWordWriteValid_i_1_n_0;
  wire rCoreAccWriteValid_i_1_n_0;
  wire [31:1]rCurWriteAddress;
  wire rExtReadValid_i_1_n_0;
  wire rExtWriteValid_i_1_n_0;
  wire rOpcode0;
  wire rOpcode0_0;
  wire rOutCmdValid;
  wire rRowAddress;
  wire rRowAddress_1;
  wire rSPadReadValid_i_1_n_0;
  wire rSPadWriteValid_i_1_n_0;
  wire rScramblerGEn;
  wire rScramblerGEn_2;
  wire rValid_i_1_n_0;
  wire rZero_i_1_n_0;
  wire wBufHalfWordWriteValid;
  wire wBufWordWriteValid;
  wire wCReadAck;
  wire [13:2]wCReadAddress;
  wire wCReadValid;
  wire wCWriteAck;
  wire [15:11]wCWriteAddress;
  wire [31:0]wCWriteData;
  wire wCWriteValid;
  wire wCoreAccWriteValid;
  wire wDRChDisp2ScrambCmdReady;
  wire wDWChCmpt2DMACmdReady;
  wire [15:0]wDWChCmpt2DMALength;
  wire wDWChDisp2ScrambCmdReady;
  wire wExtReadAck;
  wire [31:0]wExtReadData;
  wire wExtReadValid;
  wire wExtWriteValid;
  wire [31:0]wSPQueueCount;
  wire wSPadReadAck;
  wire [31:0]wSPadReadData;
  wire wSPadReadValid;
  wire wSPadWriteValid;

  sys_top_t4nfc_hlper_0_0_AXI4LiteSlaveInterface Inst_AXI4LiteSlaveInterface
       (.C_ARADDR(C_ARADDR),
        .C_ARVALID(C_ARVALID),
        .C_AWADDR(C_AWADDR),
        .C_AWREADY(C_AWREADY),
        .C_AWVALID(C_AWVALID),
        .C_BREADY(C_BREADY),
        .C_RDATA(C_RDATA),
        .C_RREADY(C_RREADY),
        .C_WDATA(C_WDATA),
        .C_WVALID(C_WVALID),
        .D({\Inst_RegExt/p_0_in [30:28],\Inst_RegExt/p_0_in [25:24],\Inst_RegExt/p_0_in [21:18],\Inst_RegExt/p_0_in [16:15],\Inst_RegExt/p_0_in [12:11],\Inst_RegExt/p_0_in [9:0]}),
        .E(\Inst_RegExt/iSettingValid013_out ),
        .\FSM_onehot_rCurState_reg[2] ({wCWriteValid,C_BVALID}),
        .\FSM_onehot_rCurState_reg[2]_0 ({wCReadValid,C_RVALID,C_ARREADY}),
        .Q(wCWriteAddress),
        .S({Inst_AXI4LiteSlaveInterface_n_0,Inst_AXI4LiteSlaveInterface_n_1,Inst_AXI4LiteSlaveInterface_n_2,Inst_AXI4LiteSlaveInterface_n_3,Inst_AXI4LiteSlaveInterface_n_4,Inst_AXI4LiteSlaveInterface_n_5,Inst_AXI4LiteSlaveInterface_n_6}),
        .addra(\Inst_RegSPD/wPushSideAddress ),
        .douta(wSPadReadData),
        .iClock(iClock),
        .iReadyBusy(iReadyBusy),
        .iReset(iReset),
        .p_0_in(\Inst_RegSPD/p_0_in ),
        .rExtWriteValid_reg(\Inst_RegExt/iSettingValid01_out ),
        .rNextRState(\Inst_AddressDecoder/rNextRState ),
        .rNextWState(\Inst_AddressDecoder/rNextWState ),
        .\rNumberOfItems_reg[15] ({Inst_AXI4LiteSlaveInterface_n_16,Inst_AXI4LiteSlaveInterface_n_17,Inst_AXI4LiteSlaveInterface_n_18,Inst_AXI4LiteSlaveInterface_n_19,Inst_AXI4LiteSlaveInterface_n_20,Inst_AXI4LiteSlaveInterface_n_21,Inst_AXI4LiteSlaveInterface_n_22,Inst_AXI4LiteSlaveInterface_n_23}),
        .\rNumberOfItems_reg[23] ({Inst_AXI4LiteSlaveInterface_n_8,Inst_AXI4LiteSlaveInterface_n_9,Inst_AXI4LiteSlaveInterface_n_10,Inst_AXI4LiteSlaveInterface_n_11,Inst_AXI4LiteSlaveInterface_n_12,Inst_AXI4LiteSlaveInterface_n_13,Inst_AXI4LiteSlaveInterface_n_14,Inst_AXI4LiteSlaveInterface_n_15}),
        .\rNumberOfItems_reg[7] ({Inst_AXI4LiteSlaveInterface_n_24,Inst_AXI4LiteSlaveInterface_n_25,Inst_AXI4LiteSlaveInterface_n_26,Inst_AXI4LiteSlaveInterface_n_27,Inst_AXI4LiteSlaveInterface_n_28,Inst_AXI4LiteSlaveInterface_n_29,Inst_AXI4LiteSlaveInterface_n_30}),
        .\rPushDataCursor_reg[0] (Inst_Dispatcher_n_178),
        .\rReadAddress_reg[12] (Inst_AXI4LiteSlaveInterface_n_56),
        .\rReadAddress_reg[13] ({wCReadAddress[13:12],wCReadAddress[5:2]}),
        .\rReadAddress_reg[14] (Inst_AXI4LiteSlaveInterface_n_55),
        .\rReadAddress_reg[1] (Inst_AXI4LiteSlaveInterface_n_80),
        .\rReadData_reg[0] (Inst_Dispatcher_n_251),
        .\rReadData_reg[0]_0 (Inst_Dispatcher_n_250),
        .\rReadData_reg[0]_1 (Inst_Dispatcher_n_252),
        .\rReadData_reg[11] (Inst_Dispatcher_n_221),
        .\rReadData_reg[11]_0 (Inst_Dispatcher_n_220),
        .\rReadData_reg[11]_1 (Inst_Dispatcher_n_222),
        .\rReadData_reg[12] (Inst_Dispatcher_n_218),
        .\rReadData_reg[12]_0 (Inst_Dispatcher_n_217),
        .\rReadData_reg[12]_1 (Inst_Dispatcher_n_219),
        .\rReadData_reg[15] (Inst_Dispatcher_n_215),
        .\rReadData_reg[15]_0 (Inst_Dispatcher_n_214),
        .\rReadData_reg[15]_1 (Inst_Dispatcher_n_216),
        .\rReadData_reg[16] (Inst_Dispatcher_n_212),
        .\rReadData_reg[16]_0 (Inst_Dispatcher_n_211),
        .\rReadData_reg[16]_1 (Inst_Dispatcher_n_213),
        .\rReadData_reg[18] (Inst_Dispatcher_n_209),
        .\rReadData_reg[18]_0 (Inst_Dispatcher_n_208),
        .\rReadData_reg[18]_1 (Inst_Dispatcher_n_210),
        .\rReadData_reg[19] (Inst_Dispatcher_n_206),
        .\rReadData_reg[19]_0 (Inst_Dispatcher_n_205),
        .\rReadData_reg[19]_1 (Inst_Dispatcher_n_207),
        .\rReadData_reg[1] (Inst_Dispatcher_n_248),
        .\rReadData_reg[1]_0 (Inst_Dispatcher_n_247),
        .\rReadData_reg[1]_1 (Inst_Dispatcher_n_249),
        .\rReadData_reg[20] (Inst_Dispatcher_n_203),
        .\rReadData_reg[20]_0 (Inst_Dispatcher_n_202),
        .\rReadData_reg[20]_1 (Inst_Dispatcher_n_204),
        .\rReadData_reg[21] (Inst_Dispatcher_n_200),
        .\rReadData_reg[21]_0 (Inst_Dispatcher_n_199),
        .\rReadData_reg[21]_1 (Inst_Dispatcher_n_201),
        .\rReadData_reg[24] (Inst_Dispatcher_n_197),
        .\rReadData_reg[24]_0 (Inst_Dispatcher_n_196),
        .\rReadData_reg[24]_1 (Inst_Dispatcher_n_198),
        .\rReadData_reg[25] (Inst_Dispatcher_n_194),
        .\rReadData_reg[25]_0 (Inst_Dispatcher_n_193),
        .\rReadData_reg[25]_1 (Inst_Dispatcher_n_195),
        .\rReadData_reg[28] (Inst_Dispatcher_n_191),
        .\rReadData_reg[28]_0 (Inst_Dispatcher_n_190),
        .\rReadData_reg[28]_1 (Inst_Dispatcher_n_192),
        .\rReadData_reg[29] (Inst_Dispatcher_n_188),
        .\rReadData_reg[29]_0 (Inst_Dispatcher_n_187),
        .\rReadData_reg[29]_1 (Inst_Dispatcher_n_189),
        .\rReadData_reg[2] (Inst_Dispatcher_n_245),
        .\rReadData_reg[2]_0 (Inst_Dispatcher_n_244),
        .\rReadData_reg[2]_1 (Inst_Dispatcher_n_246),
        .\rReadData_reg[30] (Inst_Dispatcher_n_185),
        .\rReadData_reg[30]_0 (Inst_Dispatcher_n_184),
        .\rReadData_reg[30]_1 (Inst_Dispatcher_n_186),
        .\rReadData_reg[31] (wExtReadData),
        .\rReadData_reg[3] (Inst_Dispatcher_n_242),
        .\rReadData_reg[3]_0 (Inst_Dispatcher_n_241),
        .\rReadData_reg[3]_1 (Inst_Dispatcher_n_243),
        .\rReadData_reg[4] (Inst_Dispatcher_n_239),
        .\rReadData_reg[4]_0 (Inst_Dispatcher_n_238),
        .\rReadData_reg[4]_1 (Inst_Dispatcher_n_240),
        .\rReadData_reg[5] (Inst_Dispatcher_n_236),
        .\rReadData_reg[5]_0 (Inst_Dispatcher_n_235),
        .\rReadData_reg[5]_1 (Inst_Dispatcher_n_237),
        .\rReadData_reg[6] (Inst_Dispatcher_n_233),
        .\rReadData_reg[6]_0 (Inst_Dispatcher_n_232),
        .\rReadData_reg[6]_1 (Inst_Dispatcher_n_234),
        .\rReadData_reg[7] (Inst_Dispatcher_n_230),
        .\rReadData_reg[7]_0 (Inst_Dispatcher_n_229),
        .\rReadData_reg[7]_1 (Inst_Dispatcher_n_231),
        .\rReadData_reg[8] (Inst_Dispatcher_n_227),
        .\rReadData_reg[8]_0 (Inst_Dispatcher_n_226),
        .\rReadData_reg[8]_1 (Inst_Dispatcher_n_228),
        .\rReadData_reg[9] (Inst_Dispatcher_n_224),
        .\rReadData_reg[9]_0 (Inst_Dispatcher_n_223),
        .\rReadData_reg[9]_1 (Inst_Dispatcher_n_225),
        .\rWriteAddress_reg[14] (Inst_AXI4LiteSlaveInterface_n_81),
        .\rWriteAddress_reg[2] (\Inst_RegExt/iSettingValid03_out ),
        .\rWriteAddress_reg[3] (\Inst_RegExt/iSettingValid0 ),
        .\rWriteAddress_reg[3]_0 (\Inst_RegExt/iSettingValid07_out ),
        .\rWriteAddress_reg[3]_1 (\Inst_RegExt/iSettingValid011_out ),
        .\rWriteAddress_reg[5] (\Inst_RegExt/iSettingValid05_out ),
        .\rWriteAddress_reg[5]_0 (\Inst_RegExt/iSettingValid09_out ),
        .\rWriteData_reg[31] (wCWriteData),
        .wCReadAck(wCReadAck),
        .wCWriteAck(wCWriteAck),
        .wCoreAccWriteValid(wCoreAccWriteValid),
        .wExtWriteValid(wExtWriteValid),
        .wSPQueueCount(wSPQueueCount),
        .wSPadReadAck(wSPadReadAck),
        .wSPadWriteValid(wSPadWriteValid));
  sys_top_t4nfc_hlper_0_0_AXI4MasterInterface Inst_AXI4MasterInterface
       (.D(rCurWriteAddress),
        .D_ARADDR(D_ARADDR),
        .D_ARLEN(D_ARLEN),
        .D_ARREADY(D_ARREADY),
        .D_AWREADY(D_AWREADY),
        .D_BVALID(D_BVALID),
        .D_RREADY(D_RREADY),
        .D_RVALID(D_RVALID),
        .D_WLAST(D_WLAST),
        .D_WREADY(D_WREADY),
        .\FSM_onehot_rRCurState_reg[3]_0 ({D_ARVALID,ofromECCRCmdReady}),
        .\FSM_onehot_rWCurState_reg[3]_0 (Inst_Completion_n_37),
        .Q({D_AWVALID,p_0_in9_in,wDWChCmpt2DMACmdReady}),
        .iClock(iClock),
        .iReset(iReset),
        .ifromECCRAddress(ifromECCRAddress),
        .ifromECCRCmdValid(ifromECCRCmdValid),
        .ifromECCRLength(ifromECCRLength),
        .ifromECCRReady(ifromECCRReady),
        .ifromECCWValid(ifromECCWValid),
        .in10(in10),
        .ofromECCRLast(ofromECCRLast),
        .ofromECCRValid(ofromECCRValid),
        .\rCurWLengthZeroBase_reg[0]_0 (\Inst_CompletionDataChannel/rDataChCurState ),
        .\rCurWLengthZeroBase_reg[7]_0 (D_AWLEN),
        .\rCurWriteAddress_reg[0]_0 (rAddress),
        .\rCurWriteAddress_reg[31]_0 (D_AWADDR),
        .wDWChCmpt2DMALength(wDWChCmpt2DMALength));
  sys_top_t4nfc_hlper_0_0_Completion Inst_Completion
       (.D(rCurWriteAddress),
        .D_WDATA(D_WDATA),
        .D_WREADY(D_WREADY),
        .D_WVALID(D_WVALID),
        .\FSM_sequential_rCmdChCurState_reg[0] (Inst_Completion_n_37),
        .\FSM_sequential_rDataChCurState_reg[0] ({p_0_in9_in,wDWChCmpt2DMACmdReady}),
        .Q(\Inst_CompletionDataChannel/rDataChCurState ),
        .din(din),
        .iClock(iClock),
        .iReadyBusy(iReadyBusy),
        .iReset(iReset),
        .ifromECCWAddress(ifromECCWAddress),
        .ifromECCWCmdValid(ifromECCWCmdValid),
        .ifromECCWData(ifromECCWData),
        .ifromECCWLast(ifromECCWLast),
        .ifromECCWValid(ifromECCWValid),
        .in10(in10),
        .ofromECCWCmdReady(ofromECCWCmdReady),
        .ofromECCWReady(ofromECCWReady),
        .\rAddress_reg[0] (rAddress),
        .wDWChCmpt2DMALength(wDWChCmpt2DMALength));
  sys_top_t4nfc_hlper_0_0_DispRequestDispatcher Inst_Dispatcher
       (.D(wCWriteData),
        .E(\Inst_RegExt/rReadAck0 ),
        .\FSM_onehot_rCurState_reg[0] (Inst_Dispatcher_n_259),
        .\FSM_onehot_rCurState_reg[0]_0 (Inst_Dispatcher_n_261),
        .\FSM_onehot_rCurState_reg[4] (Inst_Dispatcher_n_177),
        .\FSM_onehot_rCurState_reg[4]_0 ({Inst_ScrambleEncoder_n_5,Inst_ScrambleEncoder_n_6,wDRChDisp2ScrambCmdReady}),
        .Q({Inst_ScrambleDecoder_n_5,Inst_ScrambleDecoder_n_6,wDWChDisp2ScrambCmdReady}),
        .S({Inst_AXI4LiteSlaveInterface_n_0,Inst_AXI4LiteSlaveInterface_n_1,Inst_AXI4LiteSlaveInterface_n_2,Inst_AXI4LiteSlaveInterface_n_3,Inst_AXI4LiteSlaveInterface_n_4,Inst_AXI4LiteSlaveInterface_n_5,Inst_AXI4LiteSlaveInterface_n_6}),
        .addra(\Inst_RegSPD/wPushSideAddress ),
        .dout(dout),
        .douta(wSPadReadData),
        .empty(\Inst_IOCmdBuffer/wWriteBufferEmpty ),
        .\gen_rd_b.doutb_reg_reg[57] (rOpcode0_0),
        .\gen_rd_b.doutb_reg_reg[58] (rRowAddress_1),
        .\gen_rd_b.doutb_reg_reg[58]_0 (rRowAddress),
        .\gen_rd_b.doutb_reg_reg[59] (Inst_Dispatcher_n_266),
        .\gen_rd_b.doutb_reg_reg[59]_0 (Inst_Dispatcher_n_267),
        .\gen_wr_b.gen_word_narrow.mem_reg_bram_0 (Inst_Dispatcher_n_181),
        .\gen_wr_b.gen_word_narrow.mem_reg_bram_0_0 (Inst_Dispatcher_n_182),
        .iCMDReady(iCMDReady),
        .iCMDReady_0(Inst_Dispatcher_n_183),
        .iClock(iClock),
        .iROMRData(iROMRData),
        .\iROMRData[28] (\Inst_Executor/Inst_ALU/rCmpResult ),
        .iROMRData_0_sp_1(Inst_Dispatcher_n_174),
        .iROMRData_18_sp_1(Inst_Dispatcher_n_180),
        .iReadValid(iReadValid),
        .iReadyBusy(iReadyBusy[0]),
        .iReset(iReset),
        .iToECCRCmdReady(iToECCRCmdReady),
        .iToECCRCmdReady_0({Inst_Dispatcher_n_255,Inst_Dispatcher_n_256}),
        .iToECCRLast(iToECCRLast),
        .iToECCRLast_0(Inst_Dispatcher_n_260),
        .iToECCRValid(iToECCRValid),
        .iToECCWCmdReady(iToECCWCmdReady),
        .iToECCWCmdReady_0({Inst_Dispatcher_n_264,Inst_Dispatcher_n_265}),
        .iToECCWReady(iToECCWReady),
        .iToECCWReady_0(Inst_Dispatcher_n_254),
        .iWriteReady(iWriteReady),
        .oCMDValid(oCMDValid),
        .oToECCWLast(oToECCWLast),
        .oWriteLast(oWriteLast),
        .rBufHalfWordWriteValid_reg(rBufHalfWordWriteValid_i_1_n_0),
        .rBufWordWriteValid_reg(rBufWordWriteValid_i_1_n_0),
        .rCoreAccWriteValid_reg(rCoreAccWriteValid_i_1_n_0),
        .\rCount_reg[0] (Inst_ScrambleDecoder_n_2),
        .\rCount_reg[0]_0 (Inst_ScrambleEncoder_n_2),
        .\rCounter_reg[31] (Inst_ScrambleEncoder_n_1),
        .\rCounter_reg[31]_0 (Inst_ScrambleDecoder_n_1),
        .rCurState(\Inst_DataDriver_FromLLNFCToDPL_UpDD/rCurState ),
        .rCurState_0(\Inst_DataDriver_FromDPLToLLNFC_DownDD/rCurState ),
        .rCurState_reg(Inst_ScrambleEncoder_n_3),
        .rCurState_reg_0(Inst_ScrambleDecoder_n_3),
        .rExtReadValid_reg(rExtReadValid_i_1_n_0),
        .rExtWriteValid_reg(rExtWriteValid_i_1_n_0),
        .rNextRState(\Inst_AddressDecoder/rNextRState ),
        .rNextWState(\Inst_AddressDecoder/rNextWState ),
        .\rNumberOfItems_reg[15] ({Inst_AXI4LiteSlaveInterface_n_16,Inst_AXI4LiteSlaveInterface_n_17,Inst_AXI4LiteSlaveInterface_n_18,Inst_AXI4LiteSlaveInterface_n_19,Inst_AXI4LiteSlaveInterface_n_20,Inst_AXI4LiteSlaveInterface_n_21,Inst_AXI4LiteSlaveInterface_n_22,Inst_AXI4LiteSlaveInterface_n_23}),
        .\rNumberOfItems_reg[23] ({Inst_AXI4LiteSlaveInterface_n_8,Inst_AXI4LiteSlaveInterface_n_9,Inst_AXI4LiteSlaveInterface_n_10,Inst_AXI4LiteSlaveInterface_n_11,Inst_AXI4LiteSlaveInterface_n_12,Inst_AXI4LiteSlaveInterface_n_13,Inst_AXI4LiteSlaveInterface_n_14,Inst_AXI4LiteSlaveInterface_n_15}),
        .\rNumberOfItems_reg[7] ({Inst_AXI4LiteSlaveInterface_n_24,Inst_AXI4LiteSlaveInterface_n_25,Inst_AXI4LiteSlaveInterface_n_26,Inst_AXI4LiteSlaveInterface_n_27,Inst_AXI4LiteSlaveInterface_n_28,Inst_AXI4LiteSlaveInterface_n_29,Inst_AXI4LiteSlaveInterface_n_30}),
        .\rNumberOfItems_reg[8] (Inst_Dispatcher_n_178),
        .rOpcode0(rOpcode0),
        .rOutCmdValid(rOutCmdValid),
        .\rPeriod_reg[31] (\Inst_RegExt/iSettingValid013_out ),
        .\rPeriod_reg[31]_0 (\Inst_RegExt/iSettingValid011_out ),
        .\rPeriod_reg[31]_1 (\Inst_RegExt/iSettingValid09_out ),
        .\rPeriod_reg[31]_2 (\Inst_RegExt/iSettingValid07_out ),
        .\rPeriod_reg[31]_3 (\Inst_RegExt/iSettingValid05_out ),
        .\rPeriod_reg[31]_4 (\Inst_RegExt/iSettingValid03_out ),
        .\rPeriod_reg[31]_5 (\Inst_RegExt/iSettingValid01_out ),
        .\rPeriod_reg[31]_6 (\Inst_RegExt/iSettingValid0 ),
        .\rProgramCounter_reg[31] (oROMAddr),
        .\rPushDataCursor_reg[0] (\Inst_RegSPD/p_0_in ),
        .\rReadAddress_reg[4] (Inst_Dispatcher_n_186),
        .\rReadAddress_reg[4]_0 (Inst_Dispatcher_n_189),
        .\rReadAddress_reg[4]_1 (Inst_Dispatcher_n_192),
        .\rReadAddress_reg[4]_10 (Inst_Dispatcher_n_219),
        .\rReadAddress_reg[4]_11 (Inst_Dispatcher_n_222),
        .\rReadAddress_reg[4]_12 (Inst_Dispatcher_n_225),
        .\rReadAddress_reg[4]_13 (Inst_Dispatcher_n_228),
        .\rReadAddress_reg[4]_14 (Inst_Dispatcher_n_231),
        .\rReadAddress_reg[4]_15 (Inst_Dispatcher_n_234),
        .\rReadAddress_reg[4]_16 (Inst_Dispatcher_n_237),
        .\rReadAddress_reg[4]_17 (Inst_Dispatcher_n_240),
        .\rReadAddress_reg[4]_18 (Inst_Dispatcher_n_243),
        .\rReadAddress_reg[4]_19 (Inst_Dispatcher_n_246),
        .\rReadAddress_reg[4]_2 (Inst_Dispatcher_n_195),
        .\rReadAddress_reg[4]_20 (Inst_Dispatcher_n_249),
        .\rReadAddress_reg[4]_21 (Inst_Dispatcher_n_252),
        .\rReadAddress_reg[4]_3 (Inst_Dispatcher_n_198),
        .\rReadAddress_reg[4]_4 (Inst_Dispatcher_n_201),
        .\rReadAddress_reg[4]_5 (Inst_Dispatcher_n_204),
        .\rReadAddress_reg[4]_6 (Inst_Dispatcher_n_207),
        .\rReadAddress_reg[4]_7 (Inst_Dispatcher_n_210),
        .\rReadAddress_reg[4]_8 (Inst_Dispatcher_n_213),
        .\rReadAddress_reg[4]_9 (Inst_Dispatcher_n_216),
        .\rReadData_reg[10] (wCReadAddress[5:2]),
        .\rReadData_reg[10]_0 (Inst_AXI4LiteSlaveInterface_n_80),
        .\rReadData_reg[30] ({\Inst_RegExt/p_0_in [30:28],\Inst_RegExt/p_0_in [25:24],\Inst_RegExt/p_0_in [21:18],\Inst_RegExt/p_0_in [16:15],\Inst_RegExt/p_0_in [12:11],\Inst_RegExt/p_0_in [9:0]}),
        .\rReadData_reg[31] (wExtReadData),
        .rSPadReadValid_reg(rSPadReadValid_i_1_n_0),
        .rSPadWriteValid_reg(rSPadWriteValid_i_1_n_0),
        .\rSampledCount_reg[0] (Inst_Dispatcher_n_250),
        .\rSampledCount_reg[0]_0 (Inst_Dispatcher_n_251),
        .\rSampledCount_reg[11] (Inst_Dispatcher_n_220),
        .\rSampledCount_reg[11]_0 (Inst_Dispatcher_n_221),
        .\rSampledCount_reg[12] (Inst_Dispatcher_n_217),
        .\rSampledCount_reg[12]_0 (Inst_Dispatcher_n_218),
        .\rSampledCount_reg[15] (Inst_Dispatcher_n_214),
        .\rSampledCount_reg[15]_0 (Inst_Dispatcher_n_215),
        .\rSampledCount_reg[16] (Inst_Dispatcher_n_211),
        .\rSampledCount_reg[16]_0 (Inst_Dispatcher_n_212),
        .\rSampledCount_reg[18] (Inst_Dispatcher_n_208),
        .\rSampledCount_reg[18]_0 (Inst_Dispatcher_n_209),
        .\rSampledCount_reg[19] (Inst_Dispatcher_n_205),
        .\rSampledCount_reg[19]_0 (Inst_Dispatcher_n_206),
        .\rSampledCount_reg[1] (Inst_Dispatcher_n_247),
        .\rSampledCount_reg[1]_0 (Inst_Dispatcher_n_248),
        .\rSampledCount_reg[20] (Inst_Dispatcher_n_202),
        .\rSampledCount_reg[20]_0 (Inst_Dispatcher_n_203),
        .\rSampledCount_reg[21] (Inst_Dispatcher_n_199),
        .\rSampledCount_reg[21]_0 (Inst_Dispatcher_n_200),
        .\rSampledCount_reg[24] (Inst_Dispatcher_n_196),
        .\rSampledCount_reg[24]_0 (Inst_Dispatcher_n_197),
        .\rSampledCount_reg[25] (Inst_Dispatcher_n_193),
        .\rSampledCount_reg[25]_0 (Inst_Dispatcher_n_194),
        .\rSampledCount_reg[28] (Inst_Dispatcher_n_190),
        .\rSampledCount_reg[28]_0 (Inst_Dispatcher_n_191),
        .\rSampledCount_reg[29] (Inst_Dispatcher_n_187),
        .\rSampledCount_reg[29]_0 (Inst_Dispatcher_n_188),
        .\rSampledCount_reg[2] (Inst_Dispatcher_n_244),
        .\rSampledCount_reg[2]_0 (Inst_Dispatcher_n_245),
        .\rSampledCount_reg[30] (Inst_Dispatcher_n_184),
        .\rSampledCount_reg[30]_0 (Inst_Dispatcher_n_185),
        .\rSampledCount_reg[3] (Inst_Dispatcher_n_241),
        .\rSampledCount_reg[3]_0 (Inst_Dispatcher_n_242),
        .\rSampledCount_reg[4] (Inst_Dispatcher_n_238),
        .\rSampledCount_reg[4]_0 (Inst_Dispatcher_n_239),
        .\rSampledCount_reg[5] (Inst_Dispatcher_n_235),
        .\rSampledCount_reg[5]_0 (Inst_Dispatcher_n_236),
        .\rSampledCount_reg[6] (Inst_Dispatcher_n_232),
        .\rSampledCount_reg[6]_0 (Inst_Dispatcher_n_233),
        .\rSampledCount_reg[7] (Inst_Dispatcher_n_229),
        .\rSampledCount_reg[7]_0 (Inst_Dispatcher_n_230),
        .\rSampledCount_reg[8] (Inst_Dispatcher_n_226),
        .\rSampledCount_reg[8]_0 (Inst_Dispatcher_n_227),
        .\rSampledCount_reg[9] (Inst_Dispatcher_n_223),
        .\rSampledCount_reg[9]_0 (Inst_Dispatcher_n_224),
        .rScramblerGEn(rScramblerGEn_2),
        .rScramblerGEn_1(rScramblerGEn),
        .rValid_reg(rValid_i_1_n_0),
        .rZero_reg(\Inst_Executor/wALUFlags ),
        .rZero_reg_0(rZero_i_1_n_0),
        .wBufHalfWordWriteValid(wBufHalfWordWriteValid),
        .wBufWordWriteValid(wBufWordWriteValid),
        .wCReadAck(wCReadAck),
        .wCWriteAck(wCWriteAck),
        .wCoreAccWriteValid(wCoreAccWriteValid),
        .wExtReadAck(wExtReadAck),
        .wExtReadValid(wExtReadValid),
        .wExtWriteValid(wExtWriteValid),
        .wSPQueueCount(wSPQueueCount),
        .wSPadReadAck(wSPadReadAck),
        .wSPadReadValid(wSPadReadValid),
        .wSPadWriteValid(wSPadWriteValid));
  sys_top_t4nfc_hlper_0_0_ScrambleDecoder Inst_ScrambleDecoder
       (.D({Inst_Dispatcher_n_264,Inst_Dispatcher_n_265}),
        .E(rRowAddress),
        .\FSM_onehot_rCurState_reg[0]_0 (Inst_Dispatcher_n_254),
        .\FSM_onehot_rCurState_reg[0]_1 (Inst_Dispatcher_n_261),
        .Q({Inst_ScrambleDecoder_n_5,Inst_ScrambleDecoder_n_6,wDWChDisp2ScrambCmdReady}),
        .dout(dout),
        .iClock(iClock),
        .iReadData(iReadData),
        .iReadValid(iReadValid),
        .iReadValid_0(Inst_ScrambleDecoder_n_1),
        .iReadValid_1(Inst_ScrambleDecoder_n_3),
        .iReset(iReset),
        .iToECCWCmdReady(iToECCWCmdReady),
        .iToECCWReady(iToECCWReady),
        .oReadReady(oReadReady),
        .oToECCWAddress(oToECCWAddress),
        .oToECCWCmdValid(oToECCWCmdValid),
        .oToECCWData(oToECCWData),
        .oToECCWLength(oToECCWLength),
        .oToECCWOpcode(oToECCWOpcode),
        .oToECCWSourceID(oToECCWSourceID),
        .oToECCWTargetID(oToECCWTargetID),
        .oToECCWValid(oToECCWValid),
        .rCurState(\Inst_DataDriver_FromLLNFCToDPL_UpDD/rCurState ),
        .rCurState_reg(Inst_ScrambleDecoder_n_2),
        .\rLength_reg[15]_0 (rOpcode0),
        .rScramblerGEn(rScramblerGEn),
        .rScramblerGEn_reg_0(Inst_Dispatcher_n_267));
  sys_top_t4nfc_hlper_0_0_ScrambleEncoder Inst_ScrambleEncoder
       (.D({Inst_Dispatcher_n_255,Inst_Dispatcher_n_256}),
        .E(rRowAddress_1),
        .\FSM_onehot_rCurState_reg[0]_0 (Inst_Dispatcher_n_260),
        .\FSM_onehot_rCurState_reg[0]_1 (Inst_Dispatcher_n_259),
        .\FSM_onehot_rCurState_reg[3]_0 (Inst_ScrambleEncoder_n_1),
        .\FSM_onehot_rCurState_reg[3]_1 (Inst_ScrambleEncoder_n_3),
        .Q({Inst_ScrambleEncoder_n_5,Inst_ScrambleEncoder_n_6,wDRChDisp2ScrambCmdReady}),
        .dout(dout),
        .iClock(iClock),
        .iReset(iReset),
        .iToECCRCmdReady(iToECCRCmdReady),
        .iToECCRData(iToECCRData),
        .iToECCRValid(iToECCRValid),
        .iWriteReady(iWriteReady),
        .oToECCRAddress(oToECCRAddress),
        .oToECCRCmdValid(oToECCRCmdValid),
        .oToECCRLength(oToECCRLength),
        .oToECCROpcode(oToECCROpcode),
        .oToECCRReady(oToECCRReady),
        .oToECCRSourceID(oToECCRSourceID),
        .oToECCRTargetID(oToECCRTargetID),
        .oWriteData(oWriteData),
        .oWriteValid(oWriteValid),
        .rCurState(\Inst_DataDriver_FromDPLToLLNFC_DownDD/rCurState ),
        .rCurState_reg(Inst_ScrambleEncoder_n_2),
        .\rLength_reg[15]_0 (rOpcode0_0),
        .rScramblerGEn(rScramblerGEn_2),
        .rScramblerGEn_reg_0(Inst_Dispatcher_n_266));
  LUT5 #(
    .INIT(32'h55550010)) 
    rBufHalfWordWriteValid_i_1
       (.I0(Inst_Dispatcher_n_177),
        .I1(iROMRData[24]),
        .I2(iROMRData[25]),
        .I3(iROMRData[31]),
        .I4(wBufHalfWordWriteValid),
        .O(rBufHalfWordWriteValid_i_1_n_0));
  LUT5 #(
    .INIT(32'h00FF0020)) 
    rBufWordWriteValid_i_1
       (.I0(iROMRData[25]),
        .I1(iROMRData[31]),
        .I2(iROMRData[24]),
        .I3(Inst_Dispatcher_n_177),
        .I4(wBufWordWriteValid),
        .O(rBufWordWriteValid_i_1_n_0));
  LUT6 #(
    .INIT(64'h00FF000000400000)) 
    rCoreAccWriteValid_i_1
       (.I0(wCWriteAddress[11]),
        .I1(wCWriteAddress[12]),
        .I2(Inst_AXI4LiteSlaveInterface_n_81),
        .I3(wCWriteAck),
        .I4(wCWriteValid),
        .I5(wCoreAccWriteValid),
        .O(rCoreAccWriteValid_i_1_n_0));
  LUT6 #(
    .INIT(64'h00FF000000400000)) 
    rExtReadValid_i_1
       (.I0(wCReadAddress[12]),
        .I1(wCReadAddress[13]),
        .I2(Inst_AXI4LiteSlaveInterface_n_55),
        .I3(wCReadAck),
        .I4(wCReadValid),
        .I5(wExtReadValid),
        .O(rExtReadValid_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF000000100000)) 
    rExtWriteValid_i_1
       (.I0(wCWriteAddress[12]),
        .I1(wCWriteAddress[14]),
        .I2(wCWriteAddress[13]),
        .I3(wCWriteAddress[15]),
        .I4(\Inst_AddressDecoder/rNextWState ),
        .I5(wExtWriteValid),
        .O(rExtWriteValid_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    rReadAck_i_1
       (.I0(wExtReadValid),
        .I1(wExtReadAck),
        .O(\Inst_RegExt/rReadAck0 ));
  LUT4 #(
    .INIT(16'h4404)) 
    rSPadReadValid_i_1
       (.I0(wCReadAck),
        .I1(wCReadValid),
        .I2(Inst_AXI4LiteSlaveInterface_n_56),
        .I3(wSPadReadValid),
        .O(rSPadReadValid_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF000000040000)) 
    rSPadWriteValid_i_1
       (.I0(wCWriteAddress[13]),
        .I1(wCWriteAddress[14]),
        .I2(wCWriteAddress[15]),
        .I3(wCWriteAddress[12]),
        .I4(\Inst_AddressDecoder/rNextWState ),
        .I5(wSPadWriteValid),
        .O(rSPadWriteValid_i_1_n_0));
  LUT3 #(
    .INIT(8'h8B)) 
    rValid_i_1
       (.I0(rOutCmdValid),
        .I1(Inst_Dispatcher_n_183),
        .I2(\Inst_IOCmdBuffer/wWriteBufferEmpty ),
        .O(rValid_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004FFFF00040000)) 
    rZero_i_1
       (.I0(Inst_Dispatcher_n_182),
        .I1(Inst_Dispatcher_n_174),
        .I2(Inst_Dispatcher_n_180),
        .I3(Inst_Dispatcher_n_181),
        .I4(\Inst_Executor/Inst_ALU/rCmpResult ),
        .I5(\Inst_Executor/wALUFlags ),
        .O(rZero_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "LFSR8" *) 
module sys_top_t4nfc_hlper_0_0_LFSR8
   (oWriteData,
    Q,
    \rShiftReg_reg[0]_0 ,
    iToECCRData,
    iReset,
    E,
    iClock);
  output [7:0]oWriteData;
  input [5:0]Q;
  input [1:0]\rShiftReg_reg[0]_0 ;
  input [7:0]iToECCRData;
  input iReset;
  input [0:0]E;
  input iClock;

  wire [0:0]E;
  wire [5:0]Q;
  wire iClock;
  wire iReset;
  wire [7:0]iToECCRData;
  wire [7:0]oWriteData;
  wire \rShiftReg[0]_i_1__3_n_0 ;
  wire \rShiftReg[0]_i_2__3_n_0 ;
  wire \rShiftReg[1]_i_1__3_n_0 ;
  wire \rShiftReg[2]_i_1__3_n_0 ;
  wire \rShiftReg[3]_i_1__3_n_0 ;
  wire \rShiftReg[4]_i_1__3_n_0 ;
  wire \rShiftReg[5]_i_1__3_n_0 ;
  wire \rShiftReg[6]_i_1__3_n_0 ;
  wire \rShiftReg[7]_i_1__3_n_0 ;
  wire \rShiftReg[8]_i_2__0_n_0 ;
  wire [8:8]rShiftReg__3;
  wire [1:0]\rShiftReg_reg[0]_0 ;
  wire [7:0]wLFSROut;

  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[0]_INST_0 
       (.I0(iToECCRData[0]),
        .I1(wLFSROut[0]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oWriteData[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[1]_INST_0 
       (.I0(iToECCRData[1]),
        .I1(wLFSROut[1]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oWriteData[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[2]_INST_0 
       (.I0(iToECCRData[2]),
        .I1(wLFSROut[2]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oWriteData[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[3]_INST_0 
       (.I0(iToECCRData[3]),
        .I1(wLFSROut[3]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oWriteData[3]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[4]_INST_0 
       (.I0(iToECCRData[4]),
        .I1(wLFSROut[4]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oWriteData[4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[5]_INST_0 
       (.I0(iToECCRData[5]),
        .I1(wLFSROut[5]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oWriteData[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[6]_INST_0 
       (.I0(iToECCRData[6]),
        .I1(wLFSROut[6]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oWriteData[6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[7]_INST_0 
       (.I0(iToECCRData[7]),
        .I1(wLFSROut[7]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oWriteData[7]));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \rShiftReg[0]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\rShiftReg_reg[0]_0 [1]),
        .I4(\rShiftReg[0]_i_2__3_n_0 ),
        .O(\rShiftReg[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rShiftReg[0]_i_2__3 
       (.I0(wLFSROut[4]),
        .I1(wLFSROut[5]),
        .I2(wLFSROut[6]),
        .I3(wLFSROut[0]),
        .I4(rShiftReg__3),
        .O(\rShiftReg[0]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rShiftReg[1]_i_1__3 
       (.I0(wLFSROut[0]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .O(\rShiftReg[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rShiftReg[2]_i_1__3 
       (.I0(wLFSROut[1]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .O(\rShiftReg[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[3]_i_1__3 
       (.I0(Q[0]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[2]),
        .O(\rShiftReg[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[4]_i_1__3 
       (.I0(Q[1]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[3]),
        .O(\rShiftReg[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[5]_i_1__3 
       (.I0(Q[2]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[4]),
        .O(\rShiftReg[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[6]_i_1__3 
       (.I0(Q[3]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[5]),
        .O(\rShiftReg[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[7]_i_1__3 
       (.I0(Q[4]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[6]),
        .O(\rShiftReg[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[8]_i_2__0 
       (.I0(Q[5]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[7]),
        .O(\rShiftReg[8]_i_2__0_n_0 ));
  FDRE \rShiftReg_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[0]_i_1__3_n_0 ),
        .Q(wLFSROut[0]),
        .R(iReset));
  FDRE \rShiftReg_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[1]_i_1__3_n_0 ),
        .Q(wLFSROut[1]),
        .R(iReset));
  FDRE \rShiftReg_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[2]_i_1__3_n_0 ),
        .Q(wLFSROut[2]),
        .R(iReset));
  FDRE \rShiftReg_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[3]_i_1__3_n_0 ),
        .Q(wLFSROut[3]),
        .R(iReset));
  FDRE \rShiftReg_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[4]_i_1__3_n_0 ),
        .Q(wLFSROut[4]),
        .R(iReset));
  FDRE \rShiftReg_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[5]_i_1__3_n_0 ),
        .Q(wLFSROut[5]),
        .R(iReset));
  FDRE \rShiftReg_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[6]_i_1__3_n_0 ),
        .Q(wLFSROut[6]),
        .R(iReset));
  FDRE \rShiftReg_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[7]_i_1__3_n_0 ),
        .Q(wLFSROut[7]),
        .R(iReset));
  FDRE \rShiftReg_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[8]_i_2__0_n_0 ),
        .Q(rShiftReg__3),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "LFSR8" *) 
module sys_top_t4nfc_hlper_0_0_LFSR8_0
   (oWriteData,
    Q,
    \rShiftReg_reg[1]_0 ,
    iToECCRData,
    iReset,
    E,
    iClock);
  output [7:0]oWriteData;
  input [5:0]Q;
  input [1:0]\rShiftReg_reg[1]_0 ;
  input [7:0]iToECCRData;
  input iReset;
  input [0:0]E;
  input iClock;

  wire [0:0]E;
  wire [5:0]Q;
  wire iClock;
  wire iReset;
  wire [7:0]iToECCRData;
  wire [7:0]oWriteData;
  wire \rShiftReg[0]_i_1__6_n_0 ;
  wire \rShiftReg[0]_i_2__4_n_0 ;
  wire \rShiftReg[1]_i_1__4_n_0 ;
  wire \rShiftReg[2]_i_1__4_n_0 ;
  wire \rShiftReg[3]_i_1__4_n_0 ;
  wire \rShiftReg[4]_i_1__4_n_0 ;
  wire \rShiftReg[5]_i_1__4_n_0 ;
  wire \rShiftReg[6]_i_1__4_n_0 ;
  wire \rShiftReg[7]_i_1__4_n_0 ;
  wire \rShiftReg[8]_i_1__4_n_0 ;
  wire [8:8]rShiftReg__4;
  wire [1:0]\rShiftReg_reg[1]_0 ;
  wire [15:8]wLFSROut;

  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[10]_INST_0 
       (.I0(iToECCRData[2]),
        .I1(wLFSROut[10]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[11]_INST_0 
       (.I0(iToECCRData[3]),
        .I1(wLFSROut[11]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[12]_INST_0 
       (.I0(iToECCRData[4]),
        .I1(wLFSROut[12]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[4]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[13]_INST_0 
       (.I0(iToECCRData[5]),
        .I1(wLFSROut[13]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[14]_INST_0 
       (.I0(iToECCRData[6]),
        .I1(wLFSROut[14]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[15]_INST_0 
       (.I0(iToECCRData[7]),
        .I1(wLFSROut[15]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[7]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[8]_INST_0 
       (.I0(iToECCRData[0]),
        .I1(wLFSROut[8]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[9]_INST_0 
       (.I0(iToECCRData[1]),
        .I1(wLFSROut[9]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[1]));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    \rShiftReg[0]_i_1__6 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\rShiftReg_reg[1]_0 [1]),
        .I4(\rShiftReg[0]_i_2__4_n_0 ),
        .O(\rShiftReg[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rShiftReg[0]_i_2__4 
       (.I0(wLFSROut[12]),
        .I1(wLFSROut[13]),
        .I2(wLFSROut[14]),
        .I3(wLFSROut[8]),
        .I4(rShiftReg__4),
        .O(\rShiftReg[0]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rShiftReg[1]_i_1__4 
       (.I0(\rShiftReg_reg[1]_0 [1]),
        .I1(wLFSROut[8]),
        .O(\rShiftReg[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rShiftReg[2]_i_1__4 
       (.I0(wLFSROut[9]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .O(\rShiftReg[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[3]_i_1__4 
       (.I0(Q[0]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[10]),
        .O(\rShiftReg[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[4]_i_1__4 
       (.I0(Q[1]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[11]),
        .O(\rShiftReg[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[5]_i_1__4 
       (.I0(Q[2]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[12]),
        .O(\rShiftReg[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[6]_i_1__4 
       (.I0(Q[3]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[13]),
        .O(\rShiftReg[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[7]_i_1__4 
       (.I0(Q[4]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[14]),
        .O(\rShiftReg[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[8]_i_1__4 
       (.I0(Q[5]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[15]),
        .O(\rShiftReg[8]_i_1__4_n_0 ));
  FDRE \rShiftReg_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[0]_i_1__6_n_0 ),
        .Q(wLFSROut[8]),
        .R(iReset));
  FDRE \rShiftReg_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[1]_i_1__4_n_0 ),
        .Q(wLFSROut[9]),
        .R(iReset));
  FDRE \rShiftReg_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[2]_i_1__4_n_0 ),
        .Q(wLFSROut[10]),
        .R(iReset));
  FDRE \rShiftReg_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[3]_i_1__4_n_0 ),
        .Q(wLFSROut[11]),
        .R(iReset));
  FDRE \rShiftReg_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[4]_i_1__4_n_0 ),
        .Q(wLFSROut[12]),
        .R(iReset));
  FDRE \rShiftReg_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[5]_i_1__4_n_0 ),
        .Q(wLFSROut[13]),
        .R(iReset));
  FDRE \rShiftReg_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[6]_i_1__4_n_0 ),
        .Q(wLFSROut[14]),
        .R(iReset));
  FDRE \rShiftReg_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[7]_i_1__4_n_0 ),
        .Q(wLFSROut[15]),
        .R(iReset));
  FDRE \rShiftReg_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[8]_i_1__4_n_0 ),
        .Q(rShiftReg__4),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "LFSR8" *) 
module sys_top_t4nfc_hlper_0_0_LFSR8_1
   (oWriteData,
    Q,
    \rShiftReg_reg[1]_0 ,
    iToECCRData,
    iReset,
    E,
    iClock);
  output [7:0]oWriteData;
  input [5:0]Q;
  input [1:0]\rShiftReg_reg[1]_0 ;
  input [7:0]iToECCRData;
  input iReset;
  input [0:0]E;
  input iClock;

  wire [0:0]E;
  wire [5:0]Q;
  wire iClock;
  wire iReset;
  wire [7:0]iToECCRData;
  wire [7:0]oWriteData;
  wire \rShiftReg[0]_i_1__4_n_0 ;
  wire \rShiftReg[0]_i_2__5_n_0 ;
  wire \rShiftReg[1]_i_1__5_n_0 ;
  wire \rShiftReg[2]_i_1__5_n_0 ;
  wire \rShiftReg[3]_i_1__5_n_0 ;
  wire \rShiftReg[4]_i_1__5_n_0 ;
  wire \rShiftReg[5]_i_1__5_n_0 ;
  wire \rShiftReg[6]_i_1__5_n_0 ;
  wire \rShiftReg[7]_i_1__5_n_0 ;
  wire \rShiftReg[8]_i_1__5_n_0 ;
  wire [8:8]rShiftReg__5;
  wire [1:0]\rShiftReg_reg[1]_0 ;
  wire [23:16]wLFSROut;

  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[16]_INST_0 
       (.I0(iToECCRData[0]),
        .I1(wLFSROut[16]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[17]_INST_0 
       (.I0(iToECCRData[1]),
        .I1(wLFSROut[17]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[18]_INST_0 
       (.I0(iToECCRData[2]),
        .I1(wLFSROut[18]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[19]_INST_0 
       (.I0(iToECCRData[3]),
        .I1(wLFSROut[19]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[20]_INST_0 
       (.I0(iToECCRData[4]),
        .I1(wLFSROut[20]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[21]_INST_0 
       (.I0(iToECCRData[5]),
        .I1(wLFSROut[21]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[22]_INST_0 
       (.I0(iToECCRData[6]),
        .I1(wLFSROut[22]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[23]_INST_0 
       (.I0(iToECCRData[7]),
        .I1(wLFSROut[23]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oWriteData[7]));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \rShiftReg[0]_i_1__4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\rShiftReg_reg[1]_0 [1]),
        .I4(\rShiftReg[0]_i_2__5_n_0 ),
        .O(\rShiftReg[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rShiftReg[0]_i_2__5 
       (.I0(wLFSROut[20]),
        .I1(wLFSROut[21]),
        .I2(wLFSROut[22]),
        .I3(wLFSROut[16]),
        .I4(rShiftReg__5),
        .O(\rShiftReg[0]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rShiftReg[1]_i_1__5 
       (.I0(wLFSROut[16]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .O(\rShiftReg[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rShiftReg[2]_i_1__5 
       (.I0(\rShiftReg_reg[1]_0 [1]),
        .I1(wLFSROut[17]),
        .O(\rShiftReg[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[3]_i_1__5 
       (.I0(Q[0]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[18]),
        .O(\rShiftReg[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[4]_i_1__5 
       (.I0(Q[1]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[19]),
        .O(\rShiftReg[4]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[5]_i_1__5 
       (.I0(Q[2]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[20]),
        .O(\rShiftReg[5]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[6]_i_1__5 
       (.I0(Q[3]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[21]),
        .O(\rShiftReg[6]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[7]_i_1__5 
       (.I0(Q[4]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[22]),
        .O(\rShiftReg[7]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[8]_i_1__5 
       (.I0(Q[5]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[23]),
        .O(\rShiftReg[8]_i_1__5_n_0 ));
  FDRE \rShiftReg_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[0]_i_1__4_n_0 ),
        .Q(wLFSROut[16]),
        .R(iReset));
  FDRE \rShiftReg_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[1]_i_1__5_n_0 ),
        .Q(wLFSROut[17]),
        .R(iReset));
  FDRE \rShiftReg_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[2]_i_1__5_n_0 ),
        .Q(wLFSROut[18]),
        .R(iReset));
  FDRE \rShiftReg_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[3]_i_1__5_n_0 ),
        .Q(wLFSROut[19]),
        .R(iReset));
  FDRE \rShiftReg_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[4]_i_1__5_n_0 ),
        .Q(wLFSROut[20]),
        .R(iReset));
  FDRE \rShiftReg_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[5]_i_1__5_n_0 ),
        .Q(wLFSROut[21]),
        .R(iReset));
  FDRE \rShiftReg_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[6]_i_1__5_n_0 ),
        .Q(wLFSROut[22]),
        .R(iReset));
  FDRE \rShiftReg_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[7]_i_1__5_n_0 ),
        .Q(wLFSROut[23]),
        .R(iReset));
  FDRE \rShiftReg_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[8]_i_1__5_n_0 ),
        .Q(rShiftReg__5),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "LFSR8" *) 
module sys_top_t4nfc_hlper_0_0_LFSR8_2
   (E,
    oWriteData,
    Q,
    iToECCRValid,
    rCurState,
    iWriteReady,
    \rShiftReg_reg[8]_0 ,
    iToECCRData,
    iReset,
    iClock);
  output [0:0]E;
  output [7:0]oWriteData;
  input [1:0]Q;
  input iToECCRValid;
  input rCurState;
  input iWriteReady;
  input [5:0]\rShiftReg_reg[8]_0 ;
  input [7:0]iToECCRData;
  input iReset;
  input iClock;

  wire [0:0]E;
  wire [1:0]Q;
  wire iClock;
  wire iReset;
  wire [7:0]iToECCRData;
  wire iToECCRValid;
  wire iWriteReady;
  wire [7:0]oWriteData;
  wire rCurState;
  wire \rShiftReg[0]_i_1__5_n_0 ;
  wire \rShiftReg[0]_i_2__6_n_0 ;
  wire \rShiftReg[1]_i_1__6_n_0 ;
  wire \rShiftReg[2]_i_1__6_n_0 ;
  wire \rShiftReg[3]_i_1__6_n_0 ;
  wire \rShiftReg[4]_i_1__6_n_0 ;
  wire \rShiftReg[5]_i_1__6_n_0 ;
  wire \rShiftReg[6]_i_1__6_n_0 ;
  wire \rShiftReg[7]_i_1__6_n_0 ;
  wire \rShiftReg[8]_i_1__6_n_0 ;
  wire [8:8]rShiftReg__6;
  wire [5:0]\rShiftReg_reg[8]_0 ;
  wire [31:24]wLFSROut;

  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[24]_INST_0 
       (.I0(iToECCRData[0]),
        .I1(wLFSROut[24]),
        .I2(Q[0]),
        .O(oWriteData[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[25]_INST_0 
       (.I0(iToECCRData[1]),
        .I1(wLFSROut[25]),
        .I2(Q[0]),
        .O(oWriteData[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[26]_INST_0 
       (.I0(iToECCRData[2]),
        .I1(wLFSROut[26]),
        .I2(Q[0]),
        .O(oWriteData[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[27]_INST_0 
       (.I0(iToECCRData[3]),
        .I1(wLFSROut[27]),
        .I2(Q[0]),
        .O(oWriteData[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[28]_INST_0 
       (.I0(iToECCRData[4]),
        .I1(wLFSROut[28]),
        .I2(Q[0]),
        .O(oWriteData[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[29]_INST_0 
       (.I0(iToECCRData[5]),
        .I1(wLFSROut[29]),
        .I2(Q[0]),
        .O(oWriteData[5]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[30]_INST_0 
       (.I0(iToECCRData[6]),
        .I1(wLFSROut[30]),
        .I2(Q[0]),
        .O(oWriteData[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oWriteData[31]_INST_0 
       (.I0(iToECCRData[7]),
        .I1(wLFSROut[31]),
        .I2(Q[0]),
        .O(oWriteData[7]));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    \rShiftReg[0]_i_1__5 
       (.I0(\rShiftReg_reg[8]_0 [3]),
        .I1(\rShiftReg_reg[8]_0 [2]),
        .I2(\rShiftReg_reg[8]_0 [4]),
        .I3(Q[1]),
        .I4(\rShiftReg[0]_i_2__6_n_0 ),
        .O(\rShiftReg[0]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rShiftReg[0]_i_2__6 
       (.I0(wLFSROut[28]),
        .I1(wLFSROut[29]),
        .I2(wLFSROut[30]),
        .I3(wLFSROut[24]),
        .I4(rShiftReg__6),
        .O(\rShiftReg[0]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rShiftReg[1]_i_1__6 
       (.I0(Q[1]),
        .I1(wLFSROut[24]),
        .O(\rShiftReg[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rShiftReg[2]_i_1__6 
       (.I0(Q[1]),
        .I1(wLFSROut[25]),
        .O(\rShiftReg[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[3]_i_1__6 
       (.I0(\rShiftReg_reg[8]_0 [0]),
        .I1(Q[1]),
        .I2(wLFSROut[26]),
        .O(\rShiftReg[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[4]_i_1__6 
       (.I0(\rShiftReg_reg[8]_0 [1]),
        .I1(Q[1]),
        .I2(wLFSROut[27]),
        .O(\rShiftReg[4]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[5]_i_1__6 
       (.I0(\rShiftReg_reg[8]_0 [2]),
        .I1(Q[1]),
        .I2(wLFSROut[28]),
        .O(\rShiftReg[5]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[6]_i_1__6 
       (.I0(\rShiftReg_reg[8]_0 [3]),
        .I1(Q[1]),
        .I2(wLFSROut[29]),
        .O(\rShiftReg[6]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[7]_i_1__6 
       (.I0(\rShiftReg_reg[8]_0 [4]),
        .I1(Q[1]),
        .I2(wLFSROut[30]),
        .O(\rShiftReg[7]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rShiftReg[8]_i_1__0 
       (.I0(Q[1]),
        .I1(iToECCRValid),
        .I2(rCurState),
        .I3(iWriteReady),
        .I4(Q[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[8]_i_1__6 
       (.I0(\rShiftReg_reg[8]_0 [5]),
        .I1(Q[1]),
        .I2(wLFSROut[31]),
        .O(\rShiftReg[8]_i_1__6_n_0 ));
  FDRE \rShiftReg_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[0]_i_1__5_n_0 ),
        .Q(wLFSROut[24]),
        .R(iReset));
  FDRE \rShiftReg_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[1]_i_1__6_n_0 ),
        .Q(wLFSROut[25]),
        .R(iReset));
  FDRE \rShiftReg_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[2]_i_1__6_n_0 ),
        .Q(wLFSROut[26]),
        .R(iReset));
  FDRE \rShiftReg_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[3]_i_1__6_n_0 ),
        .Q(wLFSROut[27]),
        .R(iReset));
  FDRE \rShiftReg_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[4]_i_1__6_n_0 ),
        .Q(wLFSROut[28]),
        .R(iReset));
  FDRE \rShiftReg_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[5]_i_1__6_n_0 ),
        .Q(wLFSROut[29]),
        .R(iReset));
  FDRE \rShiftReg_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[6]_i_1__6_n_0 ),
        .Q(wLFSROut[30]),
        .R(iReset));
  FDRE \rShiftReg_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[7]_i_1__6_n_0 ),
        .Q(wLFSROut[31]),
        .R(iReset));
  FDRE \rShiftReg_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[8]_i_1__6_n_0 ),
        .Q(rShiftReg__6),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "LFSR8" *) 
module sys_top_t4nfc_hlper_0_0_LFSR8_3
   (oToECCWData,
    Q,
    \rShiftReg_reg[0]_0 ,
    iReadData,
    iReset,
    E,
    iClock);
  output [7:0]oToECCWData;
  input [5:0]Q;
  input [1:0]\rShiftReg_reg[0]_0 ;
  input [7:0]iReadData;
  input iReset;
  input [0:0]E;
  input iClock;

  wire [0:0]E;
  wire [5:0]Q;
  wire iClock;
  wire [7:0]iReadData;
  wire iReset;
  wire [7:0]oToECCWData;
  wire [8:0]p_1_in;
  wire [8:8]rShiftReg;
  wire \rShiftReg[0]_i_2_n_0 ;
  wire [1:0]\rShiftReg_reg[0]_0 ;
  wire [7:0]wLFSROut;

  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[0]_INST_0 
       (.I0(iReadData[0]),
        .I1(wLFSROut[0]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oToECCWData[0]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[1]_INST_0 
       (.I0(iReadData[1]),
        .I1(wLFSROut[1]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oToECCWData[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[2]_INST_0 
       (.I0(iReadData[2]),
        .I1(wLFSROut[2]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oToECCWData[2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[3]_INST_0 
       (.I0(iReadData[3]),
        .I1(wLFSROut[3]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oToECCWData[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[4]_INST_0 
       (.I0(iReadData[4]),
        .I1(wLFSROut[4]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oToECCWData[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[5]_INST_0 
       (.I0(iReadData[5]),
        .I1(wLFSROut[5]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oToECCWData[5]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[6]_INST_0 
       (.I0(iReadData[6]),
        .I1(wLFSROut[6]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oToECCWData[6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[7]_INST_0 
       (.I0(iReadData[7]),
        .I1(wLFSROut[7]),
        .I2(\rShiftReg_reg[0]_0 [0]),
        .O(oToECCWData[7]));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \rShiftReg[0]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\rShiftReg_reg[0]_0 [1]),
        .I4(\rShiftReg[0]_i_2_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rShiftReg[0]_i_2 
       (.I0(wLFSROut[4]),
        .I1(wLFSROut[5]),
        .I2(wLFSROut[6]),
        .I3(wLFSROut[0]),
        .I4(rShiftReg),
        .O(\rShiftReg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rShiftReg[1]_i_1 
       (.I0(wLFSROut[0]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rShiftReg[2]_i_1 
       (.I0(wLFSROut[1]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[3]_i_1 
       (.I0(Q[0]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[2]),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[4]_i_1 
       (.I0(Q[1]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[3]),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[5]_i_1 
       (.I0(Q[2]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[4]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[6]_i_1 
       (.I0(Q[3]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[5]),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[7]_i_1 
       (.I0(Q[4]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[6]),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[8]_i_2 
       (.I0(Q[5]),
        .I1(\rShiftReg_reg[0]_0 [1]),
        .I2(wLFSROut[7]),
        .O(p_1_in[8]));
  FDRE \rShiftReg_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(p_1_in[0]),
        .Q(wLFSROut[0]),
        .R(iReset));
  FDRE \rShiftReg_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(p_1_in[1]),
        .Q(wLFSROut[1]),
        .R(iReset));
  FDRE \rShiftReg_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(p_1_in[2]),
        .Q(wLFSROut[2]),
        .R(iReset));
  FDRE \rShiftReg_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(p_1_in[3]),
        .Q(wLFSROut[3]),
        .R(iReset));
  FDRE \rShiftReg_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(p_1_in[4]),
        .Q(wLFSROut[4]),
        .R(iReset));
  FDRE \rShiftReg_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(p_1_in[5]),
        .Q(wLFSROut[5]),
        .R(iReset));
  FDRE \rShiftReg_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(p_1_in[6]),
        .Q(wLFSROut[6]),
        .R(iReset));
  FDRE \rShiftReg_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(p_1_in[7]),
        .Q(wLFSROut[7]),
        .R(iReset));
  FDRE \rShiftReg_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(p_1_in[8]),
        .Q(rShiftReg),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "LFSR8" *) 
module sys_top_t4nfc_hlper_0_0_LFSR8_4
   (oToECCWData,
    Q,
    \rShiftReg_reg[1]_0 ,
    iReadData,
    iReset,
    E,
    iClock);
  output [7:0]oToECCWData;
  input [5:0]Q;
  input [1:0]\rShiftReg_reg[1]_0 ;
  input [7:0]iReadData;
  input iReset;
  input [0:0]E;
  input iClock;

  wire [0:0]E;
  wire [5:0]Q;
  wire iClock;
  wire [7:0]iReadData;
  wire iReset;
  wire [7:0]oToECCWData;
  wire \rShiftReg[0]_i_1__2_n_0 ;
  wire \rShiftReg[0]_i_2__0_n_0 ;
  wire \rShiftReg[1]_i_1__0_n_0 ;
  wire \rShiftReg[2]_i_1__0_n_0 ;
  wire \rShiftReg[3]_i_1__0_n_0 ;
  wire \rShiftReg[4]_i_1__0_n_0 ;
  wire \rShiftReg[5]_i_1__0_n_0 ;
  wire \rShiftReg[6]_i_1__0_n_0 ;
  wire \rShiftReg[7]_i_1__0_n_0 ;
  wire \rShiftReg[8]_i_1__1_n_0 ;
  wire [8:8]rShiftReg__0;
  wire [1:0]\rShiftReg_reg[1]_0 ;
  wire [15:8]wLFSROut;

  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[10]_INST_0 
       (.I0(iReadData[2]),
        .I1(wLFSROut[10]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[11]_INST_0 
       (.I0(iReadData[3]),
        .I1(wLFSROut[11]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[12]_INST_0 
       (.I0(iReadData[4]),
        .I1(wLFSROut[12]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[4]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[13]_INST_0 
       (.I0(iReadData[5]),
        .I1(wLFSROut[13]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[14]_INST_0 
       (.I0(iReadData[6]),
        .I1(wLFSROut[14]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[15]_INST_0 
       (.I0(iReadData[7]),
        .I1(wLFSROut[15]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[8]_INST_0 
       (.I0(iReadData[0]),
        .I1(wLFSROut[8]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[0]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[9]_INST_0 
       (.I0(iReadData[1]),
        .I1(wLFSROut[9]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[1]));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    \rShiftReg[0]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(\rShiftReg_reg[1]_0 [1]),
        .I4(\rShiftReg[0]_i_2__0_n_0 ),
        .O(\rShiftReg[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rShiftReg[0]_i_2__0 
       (.I0(wLFSROut[12]),
        .I1(wLFSROut[13]),
        .I2(wLFSROut[14]),
        .I3(wLFSROut[8]),
        .I4(rShiftReg__0),
        .O(\rShiftReg[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rShiftReg[1]_i_1__0 
       (.I0(\rShiftReg_reg[1]_0 [1]),
        .I1(wLFSROut[8]),
        .O(\rShiftReg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rShiftReg[2]_i_1__0 
       (.I0(wLFSROut[9]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .O(\rShiftReg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[3]_i_1__0 
       (.I0(Q[0]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[10]),
        .O(\rShiftReg[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[4]_i_1__0 
       (.I0(Q[1]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[11]),
        .O(\rShiftReg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[5]_i_1__0 
       (.I0(Q[2]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[12]),
        .O(\rShiftReg[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[6]_i_1__0 
       (.I0(Q[3]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[13]),
        .O(\rShiftReg[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[7]_i_1__0 
       (.I0(Q[4]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[14]),
        .O(\rShiftReg[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[8]_i_1__1 
       (.I0(Q[5]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[15]),
        .O(\rShiftReg[8]_i_1__1_n_0 ));
  FDRE \rShiftReg_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[0]_i_1__2_n_0 ),
        .Q(wLFSROut[8]),
        .R(iReset));
  FDRE \rShiftReg_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[1]_i_1__0_n_0 ),
        .Q(wLFSROut[9]),
        .R(iReset));
  FDRE \rShiftReg_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[2]_i_1__0_n_0 ),
        .Q(wLFSROut[10]),
        .R(iReset));
  FDRE \rShiftReg_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[3]_i_1__0_n_0 ),
        .Q(wLFSROut[11]),
        .R(iReset));
  FDRE \rShiftReg_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[4]_i_1__0_n_0 ),
        .Q(wLFSROut[12]),
        .R(iReset));
  FDRE \rShiftReg_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[5]_i_1__0_n_0 ),
        .Q(wLFSROut[13]),
        .R(iReset));
  FDRE \rShiftReg_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[6]_i_1__0_n_0 ),
        .Q(wLFSROut[14]),
        .R(iReset));
  FDRE \rShiftReg_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[7]_i_1__0_n_0 ),
        .Q(wLFSROut[15]),
        .R(iReset));
  FDRE \rShiftReg_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[8]_i_1__1_n_0 ),
        .Q(rShiftReg__0),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "LFSR8" *) 
module sys_top_t4nfc_hlper_0_0_LFSR8_5
   (oToECCWData,
    Q,
    \rShiftReg_reg[1]_0 ,
    iReadData,
    iReset,
    E,
    iClock);
  output [7:0]oToECCWData;
  input [5:0]Q;
  input [1:0]\rShiftReg_reg[1]_0 ;
  input [7:0]iReadData;
  input iReset;
  input [0:0]E;
  input iClock;

  wire [0:0]E;
  wire [5:0]Q;
  wire iClock;
  wire [7:0]iReadData;
  wire iReset;
  wire [7:0]oToECCWData;
  wire \rShiftReg[0]_i_1__0_n_0 ;
  wire \rShiftReg[0]_i_2__1_n_0 ;
  wire \rShiftReg[1]_i_1__1_n_0 ;
  wire \rShiftReg[2]_i_1__1_n_0 ;
  wire \rShiftReg[3]_i_1__1_n_0 ;
  wire \rShiftReg[4]_i_1__1_n_0 ;
  wire \rShiftReg[5]_i_1__1_n_0 ;
  wire \rShiftReg[6]_i_1__1_n_0 ;
  wire \rShiftReg[7]_i_1__1_n_0 ;
  wire \rShiftReg[8]_i_1__2_n_0 ;
  wire [8:8]rShiftReg__1;
  wire [1:0]\rShiftReg_reg[1]_0 ;
  wire [23:16]wLFSROut;

  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[16]_INST_0 
       (.I0(iReadData[0]),
        .I1(wLFSROut[16]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[17]_INST_0 
       (.I0(iReadData[1]),
        .I1(wLFSROut[17]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[18]_INST_0 
       (.I0(iReadData[2]),
        .I1(wLFSROut[18]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[19]_INST_0 
       (.I0(iReadData[3]),
        .I1(wLFSROut[19]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[20]_INST_0 
       (.I0(iReadData[4]),
        .I1(wLFSROut[20]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[21]_INST_0 
       (.I0(iReadData[5]),
        .I1(wLFSROut[21]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[22]_INST_0 
       (.I0(iReadData[6]),
        .I1(wLFSROut[22]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[6]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[23]_INST_0 
       (.I0(iReadData[7]),
        .I1(wLFSROut[23]),
        .I2(\rShiftReg_reg[1]_0 [0]),
        .O(oToECCWData[7]));
  LUT5 #(
    .INIT(32'h96FF9600)) 
    \rShiftReg[0]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\rShiftReg_reg[1]_0 [1]),
        .I4(\rShiftReg[0]_i_2__1_n_0 ),
        .O(\rShiftReg[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rShiftReg[0]_i_2__1 
       (.I0(wLFSROut[20]),
        .I1(wLFSROut[21]),
        .I2(wLFSROut[22]),
        .I3(wLFSROut[16]),
        .I4(rShiftReg__1),
        .O(\rShiftReg[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rShiftReg[1]_i_1__1 
       (.I0(wLFSROut[16]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .O(\rShiftReg[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rShiftReg[2]_i_1__1 
       (.I0(\rShiftReg_reg[1]_0 [1]),
        .I1(wLFSROut[17]),
        .O(\rShiftReg[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[3]_i_1__1 
       (.I0(Q[0]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[18]),
        .O(\rShiftReg[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[4]_i_1__1 
       (.I0(Q[1]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[19]),
        .O(\rShiftReg[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[5]_i_1__1 
       (.I0(Q[2]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[20]),
        .O(\rShiftReg[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[6]_i_1__1 
       (.I0(Q[3]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[21]),
        .O(\rShiftReg[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[7]_i_1__1 
       (.I0(Q[4]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[22]),
        .O(\rShiftReg[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[8]_i_1__2 
       (.I0(Q[5]),
        .I1(\rShiftReg_reg[1]_0 [1]),
        .I2(wLFSROut[23]),
        .O(\rShiftReg[8]_i_1__2_n_0 ));
  FDRE \rShiftReg_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[0]_i_1__0_n_0 ),
        .Q(wLFSROut[16]),
        .R(iReset));
  FDRE \rShiftReg_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[1]_i_1__1_n_0 ),
        .Q(wLFSROut[17]),
        .R(iReset));
  FDRE \rShiftReg_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[2]_i_1__1_n_0 ),
        .Q(wLFSROut[18]),
        .R(iReset));
  FDRE \rShiftReg_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[3]_i_1__1_n_0 ),
        .Q(wLFSROut[19]),
        .R(iReset));
  FDRE \rShiftReg_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[4]_i_1__1_n_0 ),
        .Q(wLFSROut[20]),
        .R(iReset));
  FDRE \rShiftReg_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[5]_i_1__1_n_0 ),
        .Q(wLFSROut[21]),
        .R(iReset));
  FDRE \rShiftReg_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[6]_i_1__1_n_0 ),
        .Q(wLFSROut[22]),
        .R(iReset));
  FDRE \rShiftReg_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[7]_i_1__1_n_0 ),
        .Q(wLFSROut[23]),
        .R(iReset));
  FDRE \rShiftReg_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[8]_i_1__2_n_0 ),
        .Q(rShiftReg__1),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "LFSR8" *) 
module sys_top_t4nfc_hlper_0_0_LFSR8_6
   (E,
    oToECCWData,
    Q,
    rCurState,
    iReadValid,
    iToECCWReady,
    \rShiftReg_reg[8]_0 ,
    iReadData,
    iReset,
    iClock);
  output [0:0]E;
  output [7:0]oToECCWData;
  input [1:0]Q;
  input rCurState;
  input iReadValid;
  input iToECCWReady;
  input [5:0]\rShiftReg_reg[8]_0 ;
  input [7:0]iReadData;
  input iReset;
  input iClock;

  wire [0:0]E;
  wire [1:0]Q;
  wire iClock;
  wire [7:0]iReadData;
  wire iReadValid;
  wire iReset;
  wire iToECCWReady;
  wire [7:0]oToECCWData;
  wire rCurState;
  wire \rShiftReg[0]_i_1__1_n_0 ;
  wire \rShiftReg[0]_i_2__2_n_0 ;
  wire \rShiftReg[1]_i_1__2_n_0 ;
  wire \rShiftReg[2]_i_1__2_n_0 ;
  wire \rShiftReg[3]_i_1__2_n_0 ;
  wire \rShiftReg[4]_i_1__2_n_0 ;
  wire \rShiftReg[5]_i_1__2_n_0 ;
  wire \rShiftReg[6]_i_1__2_n_0 ;
  wire \rShiftReg[7]_i_1__2_n_0 ;
  wire \rShiftReg[8]_i_1__3_n_0 ;
  wire [8:8]rShiftReg__2;
  wire [5:0]\rShiftReg_reg[8]_0 ;
  wire [31:24]wLFSROut;

  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[24]_INST_0 
       (.I0(iReadData[0]),
        .I1(wLFSROut[24]),
        .I2(Q[0]),
        .O(oToECCWData[0]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[25]_INST_0 
       (.I0(iReadData[1]),
        .I1(wLFSROut[25]),
        .I2(Q[0]),
        .O(oToECCWData[1]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[26]_INST_0 
       (.I0(iReadData[2]),
        .I1(wLFSROut[26]),
        .I2(Q[0]),
        .O(oToECCWData[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[27]_INST_0 
       (.I0(iReadData[3]),
        .I1(wLFSROut[27]),
        .I2(Q[0]),
        .O(oToECCWData[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[28]_INST_0 
       (.I0(iReadData[4]),
        .I1(wLFSROut[28]),
        .I2(Q[0]),
        .O(oToECCWData[4]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[29]_INST_0 
       (.I0(iReadData[5]),
        .I1(wLFSROut[29]),
        .I2(Q[0]),
        .O(oToECCWData[5]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[30]_INST_0 
       (.I0(iReadData[6]),
        .I1(wLFSROut[30]),
        .I2(Q[0]),
        .O(oToECCWData[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \oToECCWData[31]_INST_0 
       (.I0(iReadData[7]),
        .I1(wLFSROut[31]),
        .I2(Q[0]),
        .O(oToECCWData[7]));
  LUT5 #(
    .INIT(32'h69FF6900)) 
    \rShiftReg[0]_i_1__1 
       (.I0(\rShiftReg_reg[8]_0 [3]),
        .I1(\rShiftReg_reg[8]_0 [2]),
        .I2(\rShiftReg_reg[8]_0 [4]),
        .I3(Q[1]),
        .I4(\rShiftReg[0]_i_2__2_n_0 ),
        .O(\rShiftReg[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \rShiftReg[0]_i_2__2 
       (.I0(wLFSROut[28]),
        .I1(wLFSROut[29]),
        .I2(wLFSROut[30]),
        .I3(wLFSROut[24]),
        .I4(rShiftReg__2),
        .O(\rShiftReg[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rShiftReg[1]_i_1__2 
       (.I0(Q[1]),
        .I1(wLFSROut[24]),
        .O(\rShiftReg[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rShiftReg[2]_i_1__2 
       (.I0(Q[1]),
        .I1(wLFSROut[25]),
        .O(\rShiftReg[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[3]_i_1__2 
       (.I0(\rShiftReg_reg[8]_0 [0]),
        .I1(Q[1]),
        .I2(wLFSROut[26]),
        .O(\rShiftReg[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[4]_i_1__2 
       (.I0(\rShiftReg_reg[8]_0 [1]),
        .I1(Q[1]),
        .I2(wLFSROut[27]),
        .O(\rShiftReg[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[5]_i_1__2 
       (.I0(\rShiftReg_reg[8]_0 [2]),
        .I1(Q[1]),
        .I2(wLFSROut[28]),
        .O(\rShiftReg[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[6]_i_1__2 
       (.I0(\rShiftReg_reg[8]_0 [3]),
        .I1(Q[1]),
        .I2(wLFSROut[29]),
        .O(\rShiftReg[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[7]_i_1__2 
       (.I0(\rShiftReg_reg[8]_0 [4]),
        .I1(Q[1]),
        .I2(wLFSROut[30]),
        .O(\rShiftReg[7]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \rShiftReg[8]_i_1 
       (.I0(Q[1]),
        .I1(rCurState),
        .I2(iReadValid),
        .I3(iToECCWReady),
        .I4(Q[0]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rShiftReg[8]_i_1__3 
       (.I0(\rShiftReg_reg[8]_0 [5]),
        .I1(Q[1]),
        .I2(wLFSROut[31]),
        .O(\rShiftReg[8]_i_1__3_n_0 ));
  FDRE \rShiftReg_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[0]_i_1__1_n_0 ),
        .Q(wLFSROut[24]),
        .R(iReset));
  FDRE \rShiftReg_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[1]_i_1__2_n_0 ),
        .Q(wLFSROut[25]),
        .R(iReset));
  FDRE \rShiftReg_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[2]_i_1__2_n_0 ),
        .Q(wLFSROut[26]),
        .R(iReset));
  FDRE \rShiftReg_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[3]_i_1__2_n_0 ),
        .Q(wLFSROut[27]),
        .R(iReset));
  FDRE \rShiftReg_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[4]_i_1__2_n_0 ),
        .Q(wLFSROut[28]),
        .R(iReset));
  FDRE \rShiftReg_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[5]_i_1__2_n_0 ),
        .Q(wLFSROut[29]),
        .R(iReset));
  FDRE \rShiftReg_reg[6] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[6]_i_1__2_n_0 ),
        .Q(wLFSROut[30]),
        .R(iReset));
  FDRE \rShiftReg_reg[7] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[7]_i_1__2_n_0 ),
        .Q(wLFSROut[31]),
        .R(iReset));
  FDRE \rShiftReg_reg[8] 
       (.C(iClock),
        .CE(E),
        .D(\rShiftReg[8]_i_1__3_n_0 ),
        .Q(rShiftReg__2),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "SCFIFO_64x16DR_withCount" *) 
module sys_top_t4nfc_hlper_0_0_SCFIFO_64x16DR_withCount
   (dout,
    empty,
    D,
    rNextState,
    E,
    rNextState_0,
    \gen_rd_b.doutb_reg_reg[55] ,
    rNextState_1,
    \FSM_onehot_rCurState_reg[2] ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    iCMDReady_0,
    SR,
    iReset_0,
    \gen_rd_b.doutb_reg_reg[15] ,
    S,
    oCMDValid,
    \gen_rd_b.doutb_reg_reg[14] ,
    iToECCRCmdReady_0,
    \gen_rd_b.doutb_reg_reg[58] ,
    \gen_rd_b.doutb_reg_reg[57] ,
    \FSM_onehot_rCurState_reg[0] ,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \gen_rd_b.doutb_reg_reg[58]_0 ,
    \FSM_onehot_rCurState_reg[0]_1 ,
    iToECCWCmdReady_0,
    \gen_rd_b.doutb_reg_reg[59] ,
    \gen_rd_b.doutb_reg_reg[59]_0 ,
    iReset,
    iClock,
    din,
    rCurState_reg,
    oWriteLast,
    rCurState_reg_0,
    rCurState_reg_1,
    oToECCWLast,
    rCurState_reg_2,
    rOutCmdValid,
    iROMRData,
    rCurState_reg_3,
    iCMDReady,
    \FSM_onehot_rCurState_reg[4] ,
    \rCount_reg[15] ,
    Q,
    iToECCRCmdReady,
    iToECCWCmdReady,
    rScramblerGEn,
    rScramblerGEn_1);
  output [61:0]dout;
  output empty;
  output [1:0]D;
  output rNextState;
  output [0:0]E;
  output rNextState_0;
  output [0:0]\gen_rd_b.doutb_reg_reg[55] ;
  output rNextState_1;
  output \FSM_onehot_rCurState_reg[2] ;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output iCMDReady_0;
  output [0:0]SR;
  output [0:0]iReset_0;
  output [6:0]\gen_rd_b.doutb_reg_reg[15] ;
  output [7:0]S;
  output oCMDValid;
  output [14:0]\gen_rd_b.doutb_reg_reg[14] ;
  output [1:0]iToECCRCmdReady_0;
  output [0:0]\gen_rd_b.doutb_reg_reg[58] ;
  output [0:0]\gen_rd_b.doutb_reg_reg[57] ;
  output \FSM_onehot_rCurState_reg[0] ;
  output \FSM_onehot_rCurState_reg[0]_0 ;
  output [0:0]\gen_rd_b.doutb_reg_reg[58]_0 ;
  output \FSM_onehot_rCurState_reg[0]_1 ;
  output [1:0]iToECCWCmdReady_0;
  output \gen_rd_b.doutb_reg_reg[59] ;
  output \gen_rd_b.doutb_reg_reg[59]_0 ;
  input iReset;
  input iClock;
  input [63:0]din;
  input rCurState_reg;
  input oWriteLast;
  input rCurState_reg_0;
  input rCurState_reg_1;
  input oToECCWLast;
  input rCurState_reg_2;
  input rOutCmdValid;
  input [0:0]iROMRData;
  input [0:0]rCurState_reg_3;
  input iCMDReady;
  input [2:0]\FSM_onehot_rCurState_reg[4] ;
  input \rCount_reg[15] ;
  input [2:0]Q;
  input iToECCRCmdReady;
  input iToECCWCmdReady;
  input rScramblerGEn;
  input rScramblerGEn_1;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState[4]_i_2__0_n_0 ;
  wire \FSM_onehot_rCurState[4]_i_2_n_0 ;
  wire \FSM_onehot_rCurState[4]_i_3__0_n_0 ;
  wire \FSM_onehot_rCurState[4]_i_3_n_0 ;
  wire \FSM_onehot_rCurState[4]_i_4_n_0 ;
  wire \FSM_onehot_rCurState_reg[0] ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire \FSM_onehot_rCurState_reg[2] ;
  wire [2:0]\FSM_onehot_rCurState_reg[4] ;
  wire Inst_DPBSCFIFO64x16DR_i_4_n_0;
  wire Inst_DPBSCFIFO64x16DR_i_5_n_0;
  wire Inst_DPBSCFIFO64x16DR_n_73;
  wire Inst_DPBSCFIFO64x16DR_n_74;
  wire Inst_DPBSCFIFO64x16DR_n_75;
  wire Inst_DPBSCFIFO64x16DR_n_76;
  wire [2:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [63:0]din;
  wire [61:0]dout;
  wire empty;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [14:0]\gen_rd_b.doutb_reg_reg[14] ;
  wire [6:0]\gen_rd_b.doutb_reg_reg[15] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[55] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[57] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[58] ;
  wire [0:0]\gen_rd_b.doutb_reg_reg[58]_0 ;
  wire \gen_rd_b.doutb_reg_reg[59] ;
  wire \gen_rd_b.doutb_reg_reg[59]_0 ;
  wire iCMDReady;
  wire iCMDReady_0;
  wire iClock;
  wire [0:0]iROMRData;
  wire iReset;
  wire [0:0]iReset_0;
  wire iToECCRCmdReady;
  wire [1:0]iToECCRCmdReady_0;
  wire iToECCWCmdReady;
  wire [1:0]iToECCWCmdReady_0;
  wire oCMDValid;
  wire oToECCWLast;
  wire oWriteLast;
  wire \rCount_reg[15] ;
  wire rCurState_i_2__0_n_0;
  wire rCurState_i_4_n_0;
  wire rCurState_i_5_n_0;
  wire rCurState_i_6_n_0;
  wire rCurState_reg;
  wire rCurState_reg_0;
  wire rCurState_reg_1;
  wire rCurState_reg_2;
  wire [0:0]rCurState_reg_3;
  wire \rLength[15]_i_3_n_0 ;
  wire \rLength[15]_i_4_n_0 ;
  wire \rLength[15]_i_5_n_0 ;
  wire \rLength[15]_i_6_n_0 ;
  wire \rLength[15]_i_7_n_0 ;
  wire \rLength[15]_i_8_n_0 ;
  wire \rLength[15]_i_9_n_0 ;
  wire \rLength[8]_i_2_n_0 ;
  wire \rLength[8]_i_3_n_0 ;
  wire \rLength[8]_i_4_n_0 ;
  wire \rLength[8]_i_5_n_0 ;
  wire \rLength[8]_i_6_n_0 ;
  wire \rLength[8]_i_7_n_0 ;
  wire \rLength[8]_i_8_n_0 ;
  wire \rLength[8]_i_9_n_0 ;
  wire \rLength_reg[15]_i_2_n_2 ;
  wire \rLength_reg[15]_i_2_n_3 ;
  wire \rLength_reg[15]_i_2_n_4 ;
  wire \rLength_reg[15]_i_2_n_5 ;
  wire \rLength_reg[15]_i_2_n_6 ;
  wire \rLength_reg[15]_i_2_n_7 ;
  wire \rLength_reg[8]_i_1_n_0 ;
  wire \rLength_reg[8]_i_1_n_1 ;
  wire \rLength_reg[8]_i_1_n_2 ;
  wire \rLength_reg[8]_i_1_n_3 ;
  wire \rLength_reg[8]_i_1_n_4 ;
  wire \rLength_reg[8]_i_1_n_5 ;
  wire \rLength_reg[8]_i_1_n_6 ;
  wire \rLength_reg[8]_i_1_n_7 ;
  wire rNextState;
  wire rNextState_0;
  wire rNextState_1;
  wire rOutCmdValid;
  wire \rRowAddress[5]_i_2_n_0 ;
  wire rScramblerGEn;
  wire rScramblerGEn_1;
  wire wBufIssueCmdReady;
  wire [4:3]wOutTargetID;
  wire wWriteBufferFull;
  wire wWriteBufferPopSignal;
  wire NLW_Inst_DPBSCFIFO64x16DR_almost_empty_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_almost_full_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_data_valid_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_dbiterr_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_overflow_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_prog_empty_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_prog_full_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_rd_rst_busy_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_sbiterr_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_underflow_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_wr_ack_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x16DR_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_Inst_DPBSCFIFO64x16DR_wr_data_count_UNCONNECTED;
  wire [7:6]\NLW_rLength_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_rLength_reg[15]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \FSM_onehot_rCurState[0]_i_3 
       (.I0(\FSM_onehot_rCurState_reg[4] [0]),
        .I1(\FSM_onehot_rCurState[4]_i_3__0_n_0 ),
        .I2(wOutTargetID[4]),
        .I3(\rCount_reg[15] ),
        .I4(wOutTargetID[3]),
        .O(\FSM_onehot_rCurState_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    \FSM_onehot_rCurState[0]_i_3__0 
       (.I0(Q[0]),
        .I1(\FSM_onehot_rCurState[4]_i_3__0_n_0 ),
        .I2(wOutTargetID[4]),
        .I3(wOutTargetID[3]),
        .I4(\rCount_reg[15] ),
        .O(\FSM_onehot_rCurState_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h4444444F)) 
    \FSM_onehot_rCurState[2]_i_1__0 
       (.I0(iToECCRCmdReady),
        .I1(\FSM_onehot_rCurState_reg[4] [1]),
        .I2(\FSM_onehot_rCurState[4]_i_2_n_0 ),
        .I3(\FSM_onehot_rCurState[4]_i_3__0_n_0 ),
        .I4(\FSM_onehot_rCurState[4]_i_3_n_0 ),
        .O(iToECCRCmdReady_0[0]));
  LUT5 #(
    .INIT(32'h44444F44)) 
    \FSM_onehot_rCurState[2]_i_1__1 
       (.I0(iToECCWCmdReady),
        .I1(Q[1]),
        .I2(\FSM_onehot_rCurState[4]_i_2__0_n_0 ),
        .I3(\FSM_onehot_rCurState_reg[0]_1 ),
        .I4(\FSM_onehot_rCurState[4]_i_3__0_n_0 ),
        .O(iToECCWCmdReady_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \FSM_onehot_rCurState[2]_i_2 
       (.I0(rCurState_reg_3),
        .I1(iROMRData),
        .I2(rOutCmdValid),
        .I3(wWriteBufferFull),
        .O(\FSM_onehot_rCurState_reg[2] ));
  LUT5 #(
    .INIT(32'h444444F4)) 
    \FSM_onehot_rCurState[4]_i_1 
       (.I0(iToECCRCmdReady),
        .I1(\FSM_onehot_rCurState_reg[4] [2]),
        .I2(\FSM_onehot_rCurState[4]_i_2_n_0 ),
        .I3(\FSM_onehot_rCurState[4]_i_3__0_n_0 ),
        .I4(\FSM_onehot_rCurState[4]_i_3_n_0 ),
        .O(iToECCRCmdReady_0[1]));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \FSM_onehot_rCurState[4]_i_1__0 
       (.I0(iToECCWCmdReady),
        .I1(Q[2]),
        .I2(\FSM_onehot_rCurState[4]_i_2__0_n_0 ),
        .I3(\FSM_onehot_rCurState_reg[0]_1 ),
        .I4(\FSM_onehot_rCurState[4]_i_3__0_n_0 ),
        .O(iToECCWCmdReady_0[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \FSM_onehot_rCurState[4]_i_2 
       (.I0(\FSM_onehot_rCurState[4]_i_4_n_0 ),
        .I1(rScramblerGEn),
        .I2(dout[55]),
        .I3(dout[54]),
        .I4(dout[53]),
        .O(\FSM_onehot_rCurState[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \FSM_onehot_rCurState[4]_i_2__0 
       (.I0(\FSM_onehot_rCurState[4]_i_4_n_0 ),
        .I1(rScramblerGEn_1),
        .I2(dout[55]),
        .I3(dout[54]),
        .I4(dout[53]),
        .O(\FSM_onehot_rCurState[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \FSM_onehot_rCurState[4]_i_3 
       (.I0(\FSM_onehot_rCurState_reg[4] [0]),
        .I1(wOutTargetID[3]),
        .I2(\rCount_reg[15] ),
        .I3(wOutTargetID[4]),
        .O(\FSM_onehot_rCurState[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_rCurState[4]_i_3__0 
       (.I0(dout[54]),
        .I1(dout[53]),
        .I2(dout[55]),
        .O(\FSM_onehot_rCurState[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFF)) 
    \FSM_onehot_rCurState[4]_i_4 
       (.I0(dout[61]),
        .I1(dout[60]),
        .I2(dout[58]),
        .I3(dout[59]),
        .I4(dout[56]),
        .I5(dout[57]),
        .O(\FSM_onehot_rCurState[4]_i_4_n_0 ));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0000010000000000" *) 
  (* FIFO_MEMORY_TYPE = "distributed" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "1" *) 
  (* P_READ_MODE = "0" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "64" *) 
  (* READ_MODE = "std" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0400" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "64" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  sys_top_t4nfc_hlper_0_0_xpm_fifo_sync__parameterized0 Inst_DPBSCFIFO64x16DR
       (.almost_empty(NLW_Inst_DPBSCFIFO64x16DR_almost_empty_UNCONNECTED),
        .almost_full(NLW_Inst_DPBSCFIFO64x16DR_almost_full_UNCONNECTED),
        .data_valid(NLW_Inst_DPBSCFIFO64x16DR_data_valid_UNCONNECTED),
        .dbiterr(NLW_Inst_DPBSCFIFO64x16DR_dbiterr_UNCONNECTED),
        .din(din),
        .dout({dout[61:56],wOutTargetID,dout[55:0]}),
        .empty(empty),
        .full(wWriteBufferFull),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_Inst_DPBSCFIFO64x16DR_overflow_UNCONNECTED),
        .prog_empty(NLW_Inst_DPBSCFIFO64x16DR_prog_empty_UNCONNECTED),
        .prog_full(NLW_Inst_DPBSCFIFO64x16DR_prog_full_UNCONNECTED),
        .rd_data_count({Inst_DPBSCFIFO64x16DR_n_73,Inst_DPBSCFIFO64x16DR_n_74,Inst_DPBSCFIFO64x16DR_n_75,Inst_DPBSCFIFO64x16DR_n_76}),
        .rd_en(wWriteBufferPopSignal),
        .rd_rst_busy(NLW_Inst_DPBSCFIFO64x16DR_rd_rst_busy_UNCONNECTED),
        .rst(iReset),
        .sbiterr(NLW_Inst_DPBSCFIFO64x16DR_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_Inst_DPBSCFIFO64x16DR_underflow_UNCONNECTED),
        .wr_ack(NLW_Inst_DPBSCFIFO64x16DR_wr_ack_UNCONNECTED),
        .wr_clk(iClock),
        .wr_data_count(NLW_Inst_DPBSCFIFO64x16DR_wr_data_count_UNCONNECTED[0]),
        .wr_en(wBufIssueCmdReady),
        .wr_rst_busy(NLW_Inst_DPBSCFIFO64x16DR_wr_rst_busy_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Inst_DPBSCFIFO64x16DR_i_1
       (.I0(rOutCmdValid),
        .I1(wWriteBufferFull),
        .O(wBufIssueCmdReady));
  LUT2 #(
    .INIT(4'h1)) 
    Inst_DPBSCFIFO64x16DR_i_2
       (.I0(empty),
        .I1(iCMDReady_0),
        .O(wWriteBufferPopSignal));
  LUT6 #(
    .INIT(64'h0000000000004F7F)) 
    Inst_DPBSCFIFO64x16DR_i_3
       (.I0(iCMDReady),
        .I1(wOutTargetID[3]),
        .I2(wOutTargetID[4]),
        .I3(\FSM_onehot_rCurState_reg[4] [0]),
        .I4(Inst_DPBSCFIFO64x16DR_i_4_n_0),
        .I5(Inst_DPBSCFIFO64x16DR_i_5_n_0),
        .O(iCMDReady_0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h55D5)) 
    Inst_DPBSCFIFO64x16DR_i_4
       (.I0(\rCount_reg[15] ),
        .I1(wOutTargetID[3]),
        .I2(Q[0]),
        .I3(wOutTargetID[4]),
        .O(Inst_DPBSCFIFO64x16DR_i_4_n_0));
  LUT5 #(
    .INIT(32'h00100111)) 
    Inst_DPBSCFIFO64x16DR_i_5
       (.I0(wOutTargetID[4]),
        .I1(wOutTargetID[3]),
        .I2(dout[55]),
        .I3(rCurState_reg_0),
        .I4(rCurState_reg_2),
        .O(Inst_DPBSCFIFO64x16DR_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h80)) 
    oCMDValid_INST_0
       (.I0(wOutTargetID[4]),
        .I1(wOutTargetID[3]),
        .I2(\rCount_reg[15] ),
        .O(oCMDValid));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \rCount[15]_i_1 
       (.I0(iReset),
        .I1(wOutTargetID[4]),
        .I2(\rCount_reg[15] ),
        .I3(wOutTargetID[3]),
        .I4(dout[55]),
        .I5(rCurState_reg_0),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAABA)) 
    \rCount[15]_i_1__0 
       (.I0(iReset),
        .I1(wOutTargetID[4]),
        .I2(\rCount_reg[15] ),
        .I3(wOutTargetID[3]),
        .I4(rCurState_reg_2),
        .I5(dout[55]),
        .O(iReset_0));
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    rCurState_i_1
       (.I0(E),
        .I1(rCurState_i_2__0_n_0),
        .I2(rCurState_reg),
        .I3(oWriteLast),
        .I4(rCurState_reg_0),
        .O(rNextState));
  LUT5 #(
    .INIT(32'hF8FF8888)) 
    rCurState_i_1__0
       (.I0(\gen_rd_b.doutb_reg_reg[55] ),
        .I1(rCurState_i_2__0_n_0),
        .I2(rCurState_reg_1),
        .I3(oToECCWLast),
        .I4(rCurState_reg_2),
        .O(rNextState_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    rCurState_i_1__1
       (.I0(wWriteBufferFull),
        .I1(rOutCmdValid),
        .I2(iROMRData),
        .I3(rCurState_reg_3),
        .O(rNextState_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    rCurState_i_2__0
       (.I0(rCurState_i_4_n_0),
        .I1(dout[1]),
        .I2(dout[2]),
        .I3(dout[3]),
        .I4(dout[0]),
        .I5(rCurState_i_5_n_0),
        .O(rCurState_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rCurState_i_4
       (.I0(dout[4]),
        .I1(dout[5]),
        .I2(dout[6]),
        .I3(dout[7]),
        .O(rCurState_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    rCurState_i_5
       (.I0(dout[9]),
        .I1(dout[8]),
        .I2(dout[11]),
        .I3(dout[10]),
        .I4(rCurState_i_6_n_0),
        .O(rCurState_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rCurState_i_6
       (.I0(dout[13]),
        .I1(dout[14]),
        .I2(dout[12]),
        .I3(dout[15]),
        .O(rCurState_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry__0_i_1
       (.I0(dout[15]),
        .O(\gen_rd_b.doutb_reg_reg[15] [6]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry__0_i_2
       (.I0(dout[14]),
        .O(\gen_rd_b.doutb_reg_reg[15] [5]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry__0_i_3
       (.I0(dout[13]),
        .O(\gen_rd_b.doutb_reg_reg[15] [4]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry__0_i_4
       (.I0(dout[12]),
        .O(\gen_rd_b.doutb_reg_reg[15] [3]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry__0_i_5
       (.I0(dout[11]),
        .O(\gen_rd_b.doutb_reg_reg[15] [2]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry__0_i_6
       (.I0(dout[10]),
        .O(\gen_rd_b.doutb_reg_reg[15] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry__0_i_7
       (.I0(dout[9]),
        .O(\gen_rd_b.doutb_reg_reg[15] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry_i_1
       (.I0(dout[8]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry_i_2
       (.I0(dout[7]),
        .O(S[6]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry_i_3
       (.I0(dout[6]),
        .O(S[5]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry_i_4
       (.I0(dout[5]),
        .O(S[4]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry_i_5
       (.I0(dout[4]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry_i_6
       (.I0(dout[3]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry_i_7
       (.I0(dout[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    rLength0_carry_i_8
       (.I0(dout[1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[0]_i_1 
       (.I0(dout[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \rLength[15]_i_1 
       (.I0(rCurState_reg_0),
        .I1(dout[55]),
        .I2(wOutTargetID[3]),
        .I3(\rCount_reg[15] ),
        .I4(wOutTargetID[4]),
        .O(E));
  LUT5 #(
    .INIT(32'h00000100)) 
    \rLength[15]_i_1__0 
       (.I0(dout[55]),
        .I1(rCurState_reg_2),
        .I2(wOutTargetID[3]),
        .I3(\rCount_reg[15] ),
        .I4(wOutTargetID[4]),
        .O(\gen_rd_b.doutb_reg_reg[55] ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[15]_i_3 
       (.I0(dout[15]),
        .O(\rLength[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[15]_i_4 
       (.I0(dout[14]),
        .O(\rLength[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[15]_i_5 
       (.I0(dout[13]),
        .O(\rLength[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[15]_i_6 
       (.I0(dout[12]),
        .O(\rLength[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[15]_i_7 
       (.I0(dout[11]),
        .O(\rLength[15]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[15]_i_8 
       (.I0(dout[10]),
        .O(\rLength[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[15]_i_9 
       (.I0(dout[9]),
        .O(\rLength[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rLength[1]_i_1 
       (.I0(dout[0]),
        .I1(dout[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[8]_i_2 
       (.I0(dout[8]),
        .O(\rLength[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[8]_i_3 
       (.I0(dout[7]),
        .O(\rLength[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[8]_i_4 
       (.I0(dout[6]),
        .O(\rLength[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[8]_i_5 
       (.I0(dout[5]),
        .O(\rLength[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[8]_i_6 
       (.I0(dout[4]),
        .O(\rLength[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[8]_i_7 
       (.I0(dout[3]),
        .O(\rLength[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[8]_i_8 
       (.I0(dout[2]),
        .O(\rLength[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rLength[8]_i_9 
       (.I0(dout[1]),
        .O(\rLength[8]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \rLength_reg[15]_i_2 
       (.CI(\rLength_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rLength_reg[15]_i_2_CO_UNCONNECTED [7:6],\rLength_reg[15]_i_2_n_2 ,\rLength_reg[15]_i_2_n_3 ,\rLength_reg[15]_i_2_n_4 ,\rLength_reg[15]_i_2_n_5 ,\rLength_reg[15]_i_2_n_6 ,\rLength_reg[15]_i_2_n_7 }),
        .DI({1'b0,1'b0,dout[14:9]}),
        .O({\NLW_rLength_reg[15]_i_2_O_UNCONNECTED [7],\gen_rd_b.doutb_reg_reg[14] [14:8]}),
        .S({1'b0,\rLength[15]_i_3_n_0 ,\rLength[15]_i_4_n_0 ,\rLength[15]_i_5_n_0 ,\rLength[15]_i_6_n_0 ,\rLength[15]_i_7_n_0 ,\rLength[15]_i_8_n_0 ,\rLength[15]_i_9_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \rLength_reg[8]_i_1 
       (.CI(dout[0]),
        .CI_TOP(1'b0),
        .CO({\rLength_reg[8]_i_1_n_0 ,\rLength_reg[8]_i_1_n_1 ,\rLength_reg[8]_i_1_n_2 ,\rLength_reg[8]_i_1_n_3 ,\rLength_reg[8]_i_1_n_4 ,\rLength_reg[8]_i_1_n_5 ,\rLength_reg[8]_i_1_n_6 ,\rLength_reg[8]_i_1_n_7 }),
        .DI(dout[8:1]),
        .O(\gen_rd_b.doutb_reg_reg[14] [7:0]),
        .S({\rLength[8]_i_2_n_0 ,\rLength[8]_i_3_n_0 ,\rLength[8]_i_4_n_0 ,\rLength[8]_i_5_n_0 ,\rLength[8]_i_6_n_0 ,\rLength[8]_i_7_n_0 ,\rLength[8]_i_8_n_0 ,\rLength[8]_i_9_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \rOpcode[5]_i_1 
       (.I0(wOutTargetID[4]),
        .I1(\rCount_reg[15] ),
        .I2(wOutTargetID[3]),
        .I3(\FSM_onehot_rCurState_reg[4] [0]),
        .O(\gen_rd_b.doutb_reg_reg[57] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \rOpcode[5]_i_1__0 
       (.I0(Q[0]),
        .I1(\rCount_reg[15] ),
        .I2(wOutTargetID[3]),
        .I3(wOutTargetID[4]),
        .O(\FSM_onehot_rCurState_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \rProgramCounter[31]_i_4 
       (.I0(wWriteBufferFull),
        .I1(rOutCmdValid),
        .I2(iROMRData),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'h000000000000D000)) 
    \rRowAddress[5]_i_1 
       (.I0(dout[56]),
        .I1(\rRowAddress[5]_i_2_n_0 ),
        .I2(dout[54]),
        .I3(dout[53]),
        .I4(dout[55]),
        .I5(\FSM_onehot_rCurState[4]_i_3_n_0 ),
        .O(\gen_rd_b.doutb_reg_reg[58] ));
  LUT6 #(
    .INIT(64'h00000000A2000000)) 
    \rRowAddress[5]_i_1__0 
       (.I0(\FSM_onehot_rCurState_reg[0]_1 ),
        .I1(dout[56]),
        .I2(\rRowAddress[5]_i_2_n_0 ),
        .I3(dout[54]),
        .I4(dout[53]),
        .I5(dout[55]),
        .O(\gen_rd_b.doutb_reg_reg[58]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rRowAddress[5]_i_2 
       (.I0(dout[59]),
        .I1(dout[58]),
        .I2(dout[60]),
        .I3(dout[61]),
        .O(\rRowAddress[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    rScramblerGEn_i_1
       (.I0(dout[57]),
        .I1(\FSM_onehot_rCurState[4]_i_3__0_n_0 ),
        .I2(dout[56]),
        .I3(\rRowAddress[5]_i_2_n_0 ),
        .I4(\FSM_onehot_rCurState[4]_i_3_n_0 ),
        .I5(rScramblerGEn),
        .O(\gen_rd_b.doutb_reg_reg[59] ));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    rScramblerGEn_i_1__0
       (.I0(dout[57]),
        .I1(\FSM_onehot_rCurState_reg[0]_1 ),
        .I2(\FSM_onehot_rCurState[4]_i_3__0_n_0 ),
        .I3(dout[56]),
        .I4(\rRowAddress[5]_i_2_n_0 ),
        .I5(rScramblerGEn_1),
        .O(\gen_rd_b.doutb_reg_reg[59]_0 ));
endmodule

(* ORIG_REF_NAME = "SCFIFO_64x64_withCount" *) 
module sys_top_t4nfc_hlper_0_0_SCFIFO_64x64_withCount
   (full,
    empty,
    D,
    \gen_rd_b.doutb_reg_reg[2] ,
    ifromECCWCmdValid_0,
    iReset,
    iClock,
    wr_en,
    din,
    Q,
    wFLenQDValid,
    \FSM_sequential_rDataChCurState_reg[1] ,
    ifromECCWCmdValid);
  output full;
  output empty;
  output [0:0]D;
  output \gen_rd_b.doutb_reg_reg[2] ;
  output ifromECCWCmdValid_0;
  input iReset;
  input iClock;
  input wr_en;
  input [20:0]din;
  input [1:0]Q;
  input wFLenQDValid;
  input \FSM_sequential_rDataChCurState_reg[1] ;
  input ifromECCWCmdValid;

  wire [0:0]D;
  wire \FSM_sequential_rDataChCurState[1]_i_3_n_0 ;
  wire \FSM_sequential_rDataChCurState[1]_i_5_n_0 ;
  wire \FSM_sequential_rDataChCurState[1]_i_6_n_0 ;
  wire \FSM_sequential_rDataChCurState[1]_i_7_n_0 ;
  wire \FSM_sequential_rDataChCurState_reg[1] ;
  wire Inst_DPBSCFIFO64x64WC_n_10;
  wire Inst_DPBSCFIFO64x64WC_n_11;
  wire Inst_DPBSCFIFO64x64WC_n_12;
  wire Inst_DPBSCFIFO64x64WC_n_13;
  wire Inst_DPBSCFIFO64x64WC_n_14;
  wire Inst_DPBSCFIFO64x64WC_n_15;
  wire Inst_DPBSCFIFO64x64WC_n_16;
  wire Inst_DPBSCFIFO64x64WC_n_17;
  wire Inst_DPBSCFIFO64x64WC_n_18;
  wire Inst_DPBSCFIFO64x64WC_n_19;
  wire Inst_DPBSCFIFO64x64WC_n_20;
  wire Inst_DPBSCFIFO64x64WC_n_21;
  wire Inst_DPBSCFIFO64x64WC_n_22;
  wire Inst_DPBSCFIFO64x64WC_n_23;
  wire Inst_DPBSCFIFO64x64WC_n_24;
  wire Inst_DPBSCFIFO64x64WC_n_25;
  wire Inst_DPBSCFIFO64x64WC_n_26;
  wire Inst_DPBSCFIFO64x64WC_n_27;
  wire Inst_DPBSCFIFO64x64WC_n_28;
  wire Inst_DPBSCFIFO64x64WC_n_29;
  wire Inst_DPBSCFIFO64x64WC_n_30;
  wire Inst_DPBSCFIFO64x64WC_n_31;
  wire Inst_DPBSCFIFO64x64WC_n_32;
  wire Inst_DPBSCFIFO64x64WC_n_33;
  wire Inst_DPBSCFIFO64x64WC_n_34;
  wire Inst_DPBSCFIFO64x64WC_n_35;
  wire Inst_DPBSCFIFO64x64WC_n_36;
  wire Inst_DPBSCFIFO64x64WC_n_37;
  wire Inst_DPBSCFIFO64x64WC_n_38;
  wire Inst_DPBSCFIFO64x64WC_n_39;
  wire Inst_DPBSCFIFO64x64WC_n_40;
  wire Inst_DPBSCFIFO64x64WC_n_41;
  wire Inst_DPBSCFIFO64x64WC_n_42;
  wire Inst_DPBSCFIFO64x64WC_n_43;
  wire Inst_DPBSCFIFO64x64WC_n_44;
  wire Inst_DPBSCFIFO64x64WC_n_45;
  wire Inst_DPBSCFIFO64x64WC_n_46;
  wire Inst_DPBSCFIFO64x64WC_n_47;
  wire Inst_DPBSCFIFO64x64WC_n_48;
  wire Inst_DPBSCFIFO64x64WC_n_49;
  wire Inst_DPBSCFIFO64x64WC_n_7;
  wire Inst_DPBSCFIFO64x64WC_n_73;
  wire Inst_DPBSCFIFO64x64WC_n_74;
  wire Inst_DPBSCFIFO64x64WC_n_75;
  wire Inst_DPBSCFIFO64x64WC_n_76;
  wire Inst_DPBSCFIFO64x64WC_n_77;
  wire Inst_DPBSCFIFO64x64WC_n_78;
  wire Inst_DPBSCFIFO64x64WC_n_8;
  wire Inst_DPBSCFIFO64x64WC_n_9;
  wire [1:0]Q;
  wire [20:0]din;
  wire empty;
  wire full;
  wire \gen_rd_b.doutb_reg_reg[2] ;
  wire iClock;
  wire iReset;
  wire ifromECCWCmdValid;
  wire ifromECCWCmdValid_0;
  wire [4:0]p_0_in;
  wire [15:0]wFLenLength;
  wire wFLenQDValid;
  wire wFLenQPopSig;
  wire wr_en;
  wire NLW_Inst_DPBSCFIFO64x64WC_almost_empty_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_almost_full_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_data_valid_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_dbiterr_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_overflow_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_prog_empty_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_prog_full_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_rd_rst_busy_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_sbiterr_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_underflow_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_wr_ack_UNCONNECTED;
  wire NLW_Inst_DPBSCFIFO64x64WC_wr_rst_busy_UNCONNECTED;
  wire [0:0]NLW_Inst_DPBSCFIFO64x64WC_wr_data_count_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_rCmdChCurState[1]_i_4 
       (.I0(ifromECCWCmdValid),
        .I1(full),
        .O(ifromECCWCmdValid_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000000)) 
    \FSM_sequential_rDataChCurState[1]_i_1 
       (.I0(\gen_rd_b.doutb_reg_reg[2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wFLenQDValid),
        .I4(\FSM_sequential_rDataChCurState[1]_i_3_n_0 ),
        .I5(\FSM_sequential_rDataChCurState_reg[1] ),
        .O(D));
  LUT5 #(
    .INIT(32'h00000100)) 
    \FSM_sequential_rDataChCurState[1]_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[1]),
        .I2(p_0_in[4]),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .O(\gen_rd_b.doutb_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_rDataChCurState[1]_i_3 
       (.I0(\FSM_sequential_rDataChCurState[1]_i_5_n_0 ),
        .I1(wFLenLength[11]),
        .I2(wFLenLength[5]),
        .I3(wFLenLength[12]),
        .I4(wFLenLength[10]),
        .I5(\FSM_sequential_rDataChCurState[1]_i_6_n_0 ),
        .O(\FSM_sequential_rDataChCurState[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_rDataChCurState[1]_i_5 
       (.I0(wFLenLength[13]),
        .I1(wFLenLength[3]),
        .I2(wFLenLength[7]),
        .I3(wFLenLength[1]),
        .O(\FSM_sequential_rDataChCurState[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_rDataChCurState[1]_i_6 
       (.I0(wFLenLength[0]),
        .I1(wFLenLength[8]),
        .I2(wFLenLength[4]),
        .I3(wFLenLength[15]),
        .I4(\FSM_sequential_rDataChCurState[1]_i_7_n_0 ),
        .O(\FSM_sequential_rDataChCurState[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_rDataChCurState[1]_i_7 
       (.I0(wFLenLength[14]),
        .I1(wFLenLength[6]),
        .I2(wFLenLength[9]),
        .I3(wFLenLength[2]),
        .O(\FSM_sequential_rDataChCurState[1]_i_7_n_0 ));
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0000010000000000" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_WRITE_DEPTH = "64" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "0" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* READ_DATA_WIDTH = "64" *) 
  (* READ_MODE = "std" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0400" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "64" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  sys_top_t4nfc_hlper_0_0_xpm_fifo_sync Inst_DPBSCFIFO64x64WC
       (.almost_empty(NLW_Inst_DPBSCFIFO64x64WC_almost_empty_UNCONNECTED),
        .almost_full(NLW_Inst_DPBSCFIFO64x64WC_almost_full_UNCONNECTED),
        .data_valid(NLW_Inst_DPBSCFIFO64x64WC_data_valid_UNCONNECTED),
        .dbiterr(NLW_Inst_DPBSCFIFO64x64WC_dbiterr_UNCONNECTED),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .dout({Inst_DPBSCFIFO64x64WC_n_7,Inst_DPBSCFIFO64x64WC_n_8,Inst_DPBSCFIFO64x64WC_n_9,Inst_DPBSCFIFO64x64WC_n_10,Inst_DPBSCFIFO64x64WC_n_11,Inst_DPBSCFIFO64x64WC_n_12,Inst_DPBSCFIFO64x64WC_n_13,Inst_DPBSCFIFO64x64WC_n_14,Inst_DPBSCFIFO64x64WC_n_15,Inst_DPBSCFIFO64x64WC_n_16,Inst_DPBSCFIFO64x64WC_n_17,Inst_DPBSCFIFO64x64WC_n_18,Inst_DPBSCFIFO64x64WC_n_19,Inst_DPBSCFIFO64x64WC_n_20,Inst_DPBSCFIFO64x64WC_n_21,Inst_DPBSCFIFO64x64WC_n_22,Inst_DPBSCFIFO64x64WC_n_23,Inst_DPBSCFIFO64x64WC_n_24,Inst_DPBSCFIFO64x64WC_n_25,Inst_DPBSCFIFO64x64WC_n_26,Inst_DPBSCFIFO64x64WC_n_27,Inst_DPBSCFIFO64x64WC_n_28,Inst_DPBSCFIFO64x64WC_n_29,Inst_DPBSCFIFO64x64WC_n_30,Inst_DPBSCFIFO64x64WC_n_31,Inst_DPBSCFIFO64x64WC_n_32,Inst_DPBSCFIFO64x64WC_n_33,Inst_DPBSCFIFO64x64WC_n_34,Inst_DPBSCFIFO64x64WC_n_35,Inst_DPBSCFIFO64x64WC_n_36,Inst_DPBSCFIFO64x64WC_n_37,Inst_DPBSCFIFO64x64WC_n_38,Inst_DPBSCFIFO64x64WC_n_39,Inst_DPBSCFIFO64x64WC_n_40,Inst_DPBSCFIFO64x64WC_n_41,Inst_DPBSCFIFO64x64WC_n_42,Inst_DPBSCFIFO64x64WC_n_43,Inst_DPBSCFIFO64x64WC_n_44,Inst_DPBSCFIFO64x64WC_n_45,Inst_DPBSCFIFO64x64WC_n_46,Inst_DPBSCFIFO64x64WC_n_47,Inst_DPBSCFIFO64x64WC_n_48,Inst_DPBSCFIFO64x64WC_n_49,wFLenLength,p_0_in}),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_Inst_DPBSCFIFO64x64WC_overflow_UNCONNECTED),
        .prog_empty(NLW_Inst_DPBSCFIFO64x64WC_prog_empty_UNCONNECTED),
        .prog_full(NLW_Inst_DPBSCFIFO64x64WC_prog_full_UNCONNECTED),
        .rd_data_count({Inst_DPBSCFIFO64x64WC_n_73,Inst_DPBSCFIFO64x64WC_n_74,Inst_DPBSCFIFO64x64WC_n_75,Inst_DPBSCFIFO64x64WC_n_76,Inst_DPBSCFIFO64x64WC_n_77,Inst_DPBSCFIFO64x64WC_n_78}),
        .rd_en(wFLenQPopSig),
        .rd_rst_busy(NLW_Inst_DPBSCFIFO64x64WC_rd_rst_busy_UNCONNECTED),
        .rst(iReset),
        .sbiterr(NLW_Inst_DPBSCFIFO64x64WC_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_Inst_DPBSCFIFO64x64WC_underflow_UNCONNECTED),
        .wr_ack(NLW_Inst_DPBSCFIFO64x64WC_wr_ack_UNCONNECTED),
        .wr_clk(iClock),
        .wr_data_count(NLW_Inst_DPBSCFIFO64x64WC_wr_data_count_UNCONNECTED[0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_Inst_DPBSCFIFO64x64WC_wr_rst_busy_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0155)) 
    Inst_DPBSCFIFO64x64WC_i_2
       (.I0(empty),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wFLenQDValid),
        .O(wFLenQPopSig));
endmodule

(* ORIG_REF_NAME = "ScrambleDecoder" *) 
module sys_top_t4nfc_hlper_0_0_ScrambleDecoder
   (rScramblerGEn,
    iReadValid_0,
    rCurState_reg,
    iReadValid_1,
    oReadReady,
    Q,
    oToECCWValid,
    oToECCWCmdValid,
    oToECCWLength,
    oToECCWData,
    oToECCWOpcode,
    oToECCWTargetID,
    oToECCWSourceID,
    oToECCWAddress,
    iReset,
    rScramblerGEn_reg_0,
    iClock,
    iReadValid,
    iToECCWReady,
    rCurState,
    iToECCWCmdReady,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \FSM_onehot_rCurState_reg[0]_1 ,
    iReadData,
    D,
    E,
    dout,
    \rLength_reg[15]_0 );
  output rScramblerGEn;
  output iReadValid_0;
  output [0:0]rCurState_reg;
  output iReadValid_1;
  output oReadReady;
  output [2:0]Q;
  output oToECCWValid;
  output oToECCWCmdValid;
  output [15:0]oToECCWLength;
  output [31:0]oToECCWData;
  output [5:0]oToECCWOpcode;
  output [2:0]oToECCWTargetID;
  output [4:0]oToECCWSourceID;
  output [31:0]oToECCWAddress;
  input iReset;
  input rScramblerGEn_reg_0;
  input iClock;
  input iReadValid;
  input iToECCWReady;
  input rCurState;
  input iToECCWCmdReady;
  input \FSM_onehot_rCurState_reg[0]_0 ;
  input \FSM_onehot_rCurState_reg[0]_1 ;
  input [31:0]iReadData;
  input [1:0]D;
  input [0:0]E;
  input [61:0]dout;
  input [0:0]\rLength_reg[15]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState[0]_i_1__0_n_0 ;
  wire \FSM_onehot_rCurState[0]_i_2_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_1_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_2_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_4_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_5_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_6_n_0 ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire [2:0]Q;
  wire [61:0]dout;
  wire \genblk1[3].Inst_LFSR_n_0 ;
  wire iClock;
  wire [31:0]iReadData;
  wire iReadValid;
  wire iReadValid_0;
  wire iReadValid_1;
  wire iReset;
  wire [6:2]iSeed;
  wire iToECCWCmdReady;
  wire iToECCWReady;
  wire oReadReady;
  wire [31:0]oToECCWAddress;
  wire oToECCWCmdValid;
  wire [31:0]oToECCWData;
  wire [15:0]oToECCWLength;
  wire [5:0]oToECCWOpcode;
  wire [4:0]oToECCWSourceID;
  wire [2:0]oToECCWTargetID;
  wire oToECCWValid;
  wire p_0_in;
  wire p_0_in0_in;
  wire rCurState;
  wire [0:0]rCurState_reg;
  wire [0:0]\rLength_reg[15]_0 ;
  wire \rRowAddress_reg_n_0_[5] ;
  wire rScramblerGEn;
  wire rScramblerGEn_reg_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \FSM_onehot_rCurState[0]_i_1__0 
       (.I0(Q[2]),
        .I1(iToECCWCmdReady),
        .I2(\FSM_onehot_rCurState[3]_i_2_n_0 ),
        .I3(\FSM_onehot_rCurState_reg[0]_0 ),
        .I4(\FSM_onehot_rCurState[0]_i_2_n_0 ),
        .I5(\FSM_onehot_rCurState_reg[0]_1 ),
        .O(\FSM_onehot_rCurState[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_rCurState[0]_i_2 
       (.I0(p_0_in),
        .I1(p_0_in0_in),
        .O(\FSM_onehot_rCurState[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[1]_i_1 
       (.I0(iToECCWCmdReady),
        .I1(Q[1]),
        .I2(\FSM_onehot_rCurState_reg[0]_0 ),
        .I3(p_0_in0_in),
        .O(\FSM_onehot_rCurState[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \FSM_onehot_rCurState[3]_i_1 
       (.I0(Q[2]),
        .I1(iToECCWCmdReady),
        .I2(\FSM_onehot_rCurState[3]_i_2_n_0 ),
        .I3(\FSM_onehot_rCurState_reg[0]_0 ),
        .I4(p_0_in),
        .O(\FSM_onehot_rCurState[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_rCurState[3]_i_2 
       (.I0(\FSM_onehot_rCurState[3]_i_4_n_0 ),
        .I1(oToECCWLength[8]),
        .I2(oToECCWLength[0]),
        .I3(oToECCWLength[14]),
        .I4(oToECCWLength[2]),
        .I5(\FSM_onehot_rCurState[3]_i_5_n_0 ),
        .O(\FSM_onehot_rCurState[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rCurState[3]_i_4 
       (.I0(oToECCWLength[12]),
        .I1(oToECCWLength[10]),
        .I2(oToECCWLength[15]),
        .I3(oToECCWLength[6]),
        .O(\FSM_onehot_rCurState[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_rCurState[3]_i_5 
       (.I0(oToECCWLength[5]),
        .I1(oToECCWLength[11]),
        .I2(oToECCWLength[1]),
        .I3(oToECCWLength[7]),
        .I4(\FSM_onehot_rCurState[3]_i_6_n_0 ),
        .O(\FSM_onehot_rCurState[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rCurState[3]_i_6 
       (.I0(oToECCWLength[9]),
        .I1(oToECCWLength[4]),
        .I2(oToECCWLength[13]),
        .I3(oToECCWLength[3]),
        .O(\FSM_onehot_rCurState[3]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1_n_0 ),
        .Q(p_0_in0_in),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[3]_i_1_n_0 ),
        .Q(p_0_in),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[2]),
        .R(iReset));
  sys_top_t4nfc_hlper_0_0_LFSR8_3 \genblk1[0].Inst_LFSR 
       (.E(\genblk1[3].Inst_LFSR_n_0 ),
        .Q({\rRowAddress_reg_n_0_[5] ,iSeed}),
        .iClock(iClock),
        .iReadData(iReadData[7:0]),
        .iReset(iReset),
        .oToECCWData(oToECCWData[7:0]),
        .\rShiftReg_reg[0]_0 ({Q[1],p_0_in0_in}));
  sys_top_t4nfc_hlper_0_0_LFSR8_4 \genblk1[1].Inst_LFSR 
       (.E(\genblk1[3].Inst_LFSR_n_0 ),
        .Q({\rRowAddress_reg_n_0_[5] ,iSeed}),
        .iClock(iClock),
        .iReadData(iReadData[15:8]),
        .iReset(iReset),
        .oToECCWData(oToECCWData[15:8]),
        .\rShiftReg_reg[1]_0 ({Q[1],p_0_in0_in}));
  sys_top_t4nfc_hlper_0_0_LFSR8_5 \genblk1[2].Inst_LFSR 
       (.E(\genblk1[3].Inst_LFSR_n_0 ),
        .Q({\rRowAddress_reg_n_0_[5] ,iSeed}),
        .iClock(iClock),
        .iReadData(iReadData[23:16]),
        .iReset(iReset),
        .oToECCWData(oToECCWData[23:16]),
        .\rShiftReg_reg[1]_0 ({Q[1],p_0_in0_in}));
  sys_top_t4nfc_hlper_0_0_LFSR8_6 \genblk1[3].Inst_LFSR 
       (.E(\genblk1[3].Inst_LFSR_n_0 ),
        .Q({Q[1],p_0_in0_in}),
        .iClock(iClock),
        .iReadData(iReadData[31:24]),
        .iReadValid(iReadValid),
        .iReset(iReset),
        .iToECCWReady(iToECCWReady),
        .oToECCWData(oToECCWData[31:24]),
        .rCurState(rCurState),
        .\rShiftReg_reg[8]_0 ({\rRowAddress_reg_n_0_[5] ,iSeed}));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    oReadReady_INST_0
       (.I0(p_0_in),
        .I1(p_0_in0_in),
        .I2(iToECCWReady),
        .I3(rCurState),
        .O(oReadReady));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hE)) 
    oToECCWCmdValid_INST_0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(oToECCWCmdValid));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    oToECCWValid_INST_0
       (.I0(rCurState),
        .I1(iReadValid),
        .I2(p_0_in0_in),
        .I3(p_0_in),
        .O(oToECCWValid));
  FDRE \rAddress_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[16]),
        .Q(oToECCWAddress[0]),
        .R(iReset));
  FDRE \rAddress_reg[10] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[26]),
        .Q(oToECCWAddress[10]),
        .R(iReset));
  FDRE \rAddress_reg[11] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[27]),
        .Q(oToECCWAddress[11]),
        .R(iReset));
  FDRE \rAddress_reg[12] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[28]),
        .Q(oToECCWAddress[12]),
        .R(iReset));
  FDRE \rAddress_reg[13] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[29]),
        .Q(oToECCWAddress[13]),
        .R(iReset));
  FDRE \rAddress_reg[14] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[30]),
        .Q(oToECCWAddress[14]),
        .R(iReset));
  FDRE \rAddress_reg[15] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[31]),
        .Q(oToECCWAddress[15]),
        .R(iReset));
  FDRE \rAddress_reg[16] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[32]),
        .Q(oToECCWAddress[16]),
        .R(iReset));
  FDRE \rAddress_reg[17] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[33]),
        .Q(oToECCWAddress[17]),
        .R(iReset));
  FDRE \rAddress_reg[18] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[34]),
        .Q(oToECCWAddress[18]),
        .R(iReset));
  FDRE \rAddress_reg[19] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[35]),
        .Q(oToECCWAddress[19]),
        .R(iReset));
  FDRE \rAddress_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[17]),
        .Q(oToECCWAddress[1]),
        .R(iReset));
  FDRE \rAddress_reg[20] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[36]),
        .Q(oToECCWAddress[20]),
        .R(iReset));
  FDRE \rAddress_reg[21] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[37]),
        .Q(oToECCWAddress[21]),
        .R(iReset));
  FDRE \rAddress_reg[22] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[38]),
        .Q(oToECCWAddress[22]),
        .R(iReset));
  FDRE \rAddress_reg[23] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[39]),
        .Q(oToECCWAddress[23]),
        .R(iReset));
  FDRE \rAddress_reg[24] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[40]),
        .Q(oToECCWAddress[24]),
        .R(iReset));
  FDRE \rAddress_reg[25] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[41]),
        .Q(oToECCWAddress[25]),
        .R(iReset));
  FDRE \rAddress_reg[26] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[42]),
        .Q(oToECCWAddress[26]),
        .R(iReset));
  FDRE \rAddress_reg[27] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[43]),
        .Q(oToECCWAddress[27]),
        .R(iReset));
  FDRE \rAddress_reg[28] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[44]),
        .Q(oToECCWAddress[28]),
        .R(iReset));
  FDRE \rAddress_reg[29] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[45]),
        .Q(oToECCWAddress[29]),
        .R(iReset));
  FDRE \rAddress_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[18]),
        .Q(oToECCWAddress[2]),
        .R(iReset));
  FDRE \rAddress_reg[30] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[46]),
        .Q(oToECCWAddress[30]),
        .R(iReset));
  FDRE \rAddress_reg[31] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[47]),
        .Q(oToECCWAddress[31]),
        .R(iReset));
  FDRE \rAddress_reg[3] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[19]),
        .Q(oToECCWAddress[3]),
        .R(iReset));
  FDRE \rAddress_reg[4] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[20]),
        .Q(oToECCWAddress[4]),
        .R(iReset));
  FDRE \rAddress_reg[5] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[21]),
        .Q(oToECCWAddress[5]),
        .R(iReset));
  FDRE \rAddress_reg[6] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[22]),
        .Q(oToECCWAddress[6]),
        .R(iReset));
  FDRE \rAddress_reg[7] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[23]),
        .Q(oToECCWAddress[7]),
        .R(iReset));
  FDRE \rAddress_reg[8] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[24]),
        .Q(oToECCWAddress[8]),
        .R(iReset));
  FDRE \rAddress_reg[9] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[25]),
        .Q(oToECCWAddress[9]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h88800000)) 
    \rCount[15]_i_2__0 
       (.I0(rCurState),
        .I1(iToECCWReady),
        .I2(p_0_in0_in),
        .I3(p_0_in),
        .I4(iReadValid),
        .O(rCurState_reg));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \rCounter[0]_i_2__0 
       (.I0(iReadValid),
        .I1(p_0_in),
        .I2(p_0_in0_in),
        .I3(iToECCWReady),
        .I4(rCurState),
        .O(iReadValid_0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h57FF)) 
    rCurState_i_3
       (.I0(iReadValid),
        .I1(p_0_in),
        .I2(p_0_in0_in),
        .I3(iToECCWReady),
        .O(iReadValid_1));
  FDRE \rLength_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[0]),
        .Q(oToECCWLength[0]),
        .R(iReset));
  FDRE \rLength_reg[10] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[10]),
        .Q(oToECCWLength[10]),
        .R(iReset));
  FDRE \rLength_reg[11] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[11]),
        .Q(oToECCWLength[11]),
        .R(iReset));
  FDRE \rLength_reg[12] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[12]),
        .Q(oToECCWLength[12]),
        .R(iReset));
  FDRE \rLength_reg[13] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[13]),
        .Q(oToECCWLength[13]),
        .R(iReset));
  FDRE \rLength_reg[14] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[14]),
        .Q(oToECCWLength[14]),
        .R(iReset));
  FDRE \rLength_reg[15] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[15]),
        .Q(oToECCWLength[15]),
        .R(iReset));
  FDRE \rLength_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[1]),
        .Q(oToECCWLength[1]),
        .R(iReset));
  FDRE \rLength_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[2]),
        .Q(oToECCWLength[2]),
        .R(iReset));
  FDRE \rLength_reg[3] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[3]),
        .Q(oToECCWLength[3]),
        .R(iReset));
  FDRE \rLength_reg[4] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[4]),
        .Q(oToECCWLength[4]),
        .R(iReset));
  FDRE \rLength_reg[5] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[5]),
        .Q(oToECCWLength[5]),
        .R(iReset));
  FDRE \rLength_reg[6] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[6]),
        .Q(oToECCWLength[6]),
        .R(iReset));
  FDRE \rLength_reg[7] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[7]),
        .Q(oToECCWLength[7]),
        .R(iReset));
  FDRE \rLength_reg[8] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[8]),
        .Q(oToECCWLength[8]),
        .R(iReset));
  FDRE \rLength_reg[9] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[9]),
        .Q(oToECCWLength[9]),
        .R(iReset));
  FDRE \rOpcode_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[56]),
        .Q(oToECCWOpcode[0]),
        .R(iReset));
  FDRE \rOpcode_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[57]),
        .Q(oToECCWOpcode[1]),
        .R(iReset));
  FDRE \rOpcode_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[58]),
        .Q(oToECCWOpcode[2]),
        .R(iReset));
  FDRE \rOpcode_reg[3] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[59]),
        .Q(oToECCWOpcode[3]),
        .R(iReset));
  FDRE \rOpcode_reg[4] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[60]),
        .Q(oToECCWOpcode[4]),
        .R(iReset));
  FDRE \rOpcode_reg[5] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[61]),
        .Q(oToECCWOpcode[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(dout[16]),
        .Q(iSeed[2]),
        .R(iReset));
  FDRE \rRowAddress_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(dout[17]),
        .Q(iSeed[3]),
        .R(iReset));
  FDRE \rRowAddress_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(dout[18]),
        .Q(iSeed[4]),
        .R(iReset));
  FDRE \rRowAddress_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(dout[19]),
        .Q(iSeed[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(dout[20]),
        .Q(iSeed[6]),
        .R(iReset));
  FDRE \rRowAddress_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(dout[21]),
        .Q(\rRowAddress_reg_n_0_[5] ),
        .R(iReset));
  FDSE rScramblerGEn_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rScramblerGEn_reg_0),
        .Q(rScramblerGEn),
        .S(iReset));
  FDRE \rSourceID_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[48]),
        .Q(oToECCWSourceID[0]),
        .R(iReset));
  FDRE \rSourceID_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[49]),
        .Q(oToECCWSourceID[1]),
        .R(iReset));
  FDRE \rSourceID_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[50]),
        .Q(oToECCWSourceID[2]),
        .R(iReset));
  FDRE \rSourceID_reg[3] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[51]),
        .Q(oToECCWSourceID[3]),
        .R(iReset));
  FDRE \rSourceID_reg[4] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[52]),
        .Q(oToECCWSourceID[4]),
        .R(iReset));
  FDRE \rTargetID_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[53]),
        .Q(oToECCWTargetID[0]),
        .R(iReset));
  FDRE \rTargetID_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[54]),
        .Q(oToECCWTargetID[1]),
        .R(iReset));
  FDRE \rTargetID_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[55]),
        .Q(oToECCWTargetID[2]),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "ScrambleEncoder" *) 
module sys_top_t4nfc_hlper_0_0_ScrambleEncoder
   (rScramblerGEn,
    \FSM_onehot_rCurState_reg[3]_0 ,
    rCurState_reg,
    \FSM_onehot_rCurState_reg[3]_1 ,
    oWriteValid,
    Q,
    oToECCRReady,
    oToECCRCmdValid,
    oToECCRLength,
    oWriteData,
    oToECCROpcode,
    oToECCRTargetID,
    oToECCRSourceID,
    oToECCRAddress,
    iReset,
    rScramblerGEn_reg_0,
    iClock,
    iToECCRValid,
    iWriteReady,
    rCurState,
    iToECCRCmdReady,
    \FSM_onehot_rCurState_reg[0]_0 ,
    \FSM_onehot_rCurState_reg[0]_1 ,
    iToECCRData,
    D,
    E,
    dout,
    \rLength_reg[15]_0 );
  output rScramblerGEn;
  output \FSM_onehot_rCurState_reg[3]_0 ;
  output [0:0]rCurState_reg;
  output \FSM_onehot_rCurState_reg[3]_1 ;
  output oWriteValid;
  output [2:0]Q;
  output oToECCRReady;
  output oToECCRCmdValid;
  output [15:0]oToECCRLength;
  output [31:0]oWriteData;
  output [5:0]oToECCROpcode;
  output [2:0]oToECCRTargetID;
  output [4:0]oToECCRSourceID;
  output [31:0]oToECCRAddress;
  input iReset;
  input rScramblerGEn_reg_0;
  input iClock;
  input iToECCRValid;
  input iWriteReady;
  input rCurState;
  input iToECCRCmdReady;
  input \FSM_onehot_rCurState_reg[0]_0 ;
  input \FSM_onehot_rCurState_reg[0]_1 ;
  input [31:0]iToECCRData;
  input [1:0]D;
  input [0:0]E;
  input [61:0]dout;
  input [0:0]\rLength_reg[15]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_rCurState[0]_i_1__1_n_0 ;
  wire \FSM_onehot_rCurState[0]_i_2__0_n_0 ;
  wire \FSM_onehot_rCurState[1]_i_1__0_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_1__0_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_2__0_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_4__0_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_5__0_n_0 ;
  wire \FSM_onehot_rCurState[3]_i_6__0_n_0 ;
  wire \FSM_onehot_rCurState_reg[0]_0 ;
  wire \FSM_onehot_rCurState_reg[0]_1 ;
  wire \FSM_onehot_rCurState_reg[3]_0 ;
  wire \FSM_onehot_rCurState_reg[3]_1 ;
  wire [2:0]Q;
  wire [61:0]dout;
  wire \genblk1[3].Inst_LFSR_n_0 ;
  wire iClock;
  wire iReset;
  wire iToECCRCmdReady;
  wire [31:0]iToECCRData;
  wire iToECCRValid;
  wire iWriteReady;
  wire [31:0]oToECCRAddress;
  wire oToECCRCmdValid;
  wire [15:0]oToECCRLength;
  wire [5:0]oToECCROpcode;
  wire oToECCRReady;
  wire [4:0]oToECCRSourceID;
  wire [2:0]oToECCRTargetID;
  wire [31:0]oWriteData;
  wire oWriteValid;
  wire p_0_in;
  wire p_0_in0_in;
  wire rCurState;
  wire [0:0]rCurState_reg;
  wire [0:0]\rLength_reg[15]_0 ;
  wire \rRowAddress_reg_n_0_[0] ;
  wire \rRowAddress_reg_n_0_[1] ;
  wire \rRowAddress_reg_n_0_[2] ;
  wire \rRowAddress_reg_n_0_[3] ;
  wire \rRowAddress_reg_n_0_[4] ;
  wire \rRowAddress_reg_n_0_[5] ;
  wire rScramblerGEn;
  wire rScramblerGEn_reg_0;

  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \FSM_onehot_rCurState[0]_i_1__1 
       (.I0(Q[2]),
        .I1(iToECCRCmdReady),
        .I2(\FSM_onehot_rCurState[3]_i_2__0_n_0 ),
        .I3(\FSM_onehot_rCurState_reg[0]_0 ),
        .I4(\FSM_onehot_rCurState[0]_i_2__0_n_0 ),
        .I5(\FSM_onehot_rCurState_reg[0]_1 ),
        .O(\FSM_onehot_rCurState[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_onehot_rCurState[0]_i_2__0 
       (.I0(p_0_in),
        .I1(p_0_in0_in),
        .O(\FSM_onehot_rCurState[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rCurState[1]_i_1__0 
       (.I0(iToECCRCmdReady),
        .I1(Q[1]),
        .I2(\FSM_onehot_rCurState_reg[0]_0 ),
        .I3(p_0_in0_in),
        .O(\FSM_onehot_rCurState[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \FSM_onehot_rCurState[3]_i_1__0 
       (.I0(Q[2]),
        .I1(iToECCRCmdReady),
        .I2(\FSM_onehot_rCurState[3]_i_2__0_n_0 ),
        .I3(\FSM_onehot_rCurState_reg[0]_0 ),
        .I4(p_0_in),
        .O(\FSM_onehot_rCurState[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_rCurState[3]_i_2__0 
       (.I0(\FSM_onehot_rCurState[3]_i_4__0_n_0 ),
        .I1(oToECCRLength[8]),
        .I2(oToECCRLength[0]),
        .I3(oToECCRLength[14]),
        .I4(oToECCRLength[2]),
        .I5(\FSM_onehot_rCurState[3]_i_5__0_n_0 ),
        .O(\FSM_onehot_rCurState[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rCurState[3]_i_4__0 
       (.I0(oToECCRLength[12]),
        .I1(oToECCRLength[10]),
        .I2(oToECCRLength[15]),
        .I3(oToECCRLength[6]),
        .O(\FSM_onehot_rCurState[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_rCurState[3]_i_5__0 
       (.I0(oToECCRLength[5]),
        .I1(oToECCRLength[11]),
        .I2(oToECCRLength[1]),
        .I3(oToECCRLength[7]),
        .I4(\FSM_onehot_rCurState[3]_i_6__0_n_0 ),
        .O(\FSM_onehot_rCurState[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_rCurState[3]_i_6__0 
       (.I0(oToECCRLength[9]),
        .I1(oToECCRLength[4]),
        .I2(oToECCRLength[13]),
        .I3(oToECCRLength[3]),
        .O(\FSM_onehot_rCurState[3]_i_6__0_n_0 ));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rCurState_reg[0] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .S(iReset));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[1] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[1]_i_1__0_n_0 ),
        .Q(p_0_in0_in),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[2] 
       (.C(iClock),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[1]),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[3] 
       (.C(iClock),
        .CE(1'b1),
        .D(\FSM_onehot_rCurState[3]_i_1__0_n_0 ),
        .Q(p_0_in),
        .R(iReset));
  (* FSM_ENCODED_STATES = "State_BypassCmd:10000,State_BypassTrf:01000,State_EncTrfCmd:00100,State_EncTrf:00010,State_Idle:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rCurState_reg[4] 
       (.C(iClock),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[2]),
        .R(iReset));
  sys_top_t4nfc_hlper_0_0_LFSR8 \genblk1[0].Inst_LFSR 
       (.E(\genblk1[3].Inst_LFSR_n_0 ),
        .Q({\rRowAddress_reg_n_0_[5] ,\rRowAddress_reg_n_0_[4] ,\rRowAddress_reg_n_0_[3] ,\rRowAddress_reg_n_0_[2] ,\rRowAddress_reg_n_0_[1] ,\rRowAddress_reg_n_0_[0] }),
        .iClock(iClock),
        .iReset(iReset),
        .iToECCRData(iToECCRData[7:0]),
        .oWriteData(oWriteData[7:0]),
        .\rShiftReg_reg[0]_0 ({Q[1],p_0_in0_in}));
  sys_top_t4nfc_hlper_0_0_LFSR8_0 \genblk1[1].Inst_LFSR 
       (.E(\genblk1[3].Inst_LFSR_n_0 ),
        .Q({\rRowAddress_reg_n_0_[5] ,\rRowAddress_reg_n_0_[4] ,\rRowAddress_reg_n_0_[3] ,\rRowAddress_reg_n_0_[2] ,\rRowAddress_reg_n_0_[1] ,\rRowAddress_reg_n_0_[0] }),
        .iClock(iClock),
        .iReset(iReset),
        .iToECCRData(iToECCRData[15:8]),
        .oWriteData(oWriteData[15:8]),
        .\rShiftReg_reg[1]_0 ({Q[1],p_0_in0_in}));
  sys_top_t4nfc_hlper_0_0_LFSR8_1 \genblk1[2].Inst_LFSR 
       (.E(\genblk1[3].Inst_LFSR_n_0 ),
        .Q({\rRowAddress_reg_n_0_[5] ,\rRowAddress_reg_n_0_[4] ,\rRowAddress_reg_n_0_[3] ,\rRowAddress_reg_n_0_[2] ,\rRowAddress_reg_n_0_[1] ,\rRowAddress_reg_n_0_[0] }),
        .iClock(iClock),
        .iReset(iReset),
        .iToECCRData(iToECCRData[23:16]),
        .oWriteData(oWriteData[23:16]),
        .\rShiftReg_reg[1]_0 ({Q[1],p_0_in0_in}));
  sys_top_t4nfc_hlper_0_0_LFSR8_2 \genblk1[3].Inst_LFSR 
       (.E(\genblk1[3].Inst_LFSR_n_0 ),
        .Q({Q[1],p_0_in0_in}),
        .iClock(iClock),
        .iReset(iReset),
        .iToECCRData(iToECCRData[31:24]),
        .iToECCRValid(iToECCRValid),
        .iWriteReady(iWriteReady),
        .oWriteData(oWriteData[31:24]),
        .rCurState(rCurState),
        .\rShiftReg_reg[8]_0 ({\rRowAddress_reg_n_0_[5] ,\rRowAddress_reg_n_0_[4] ,\rRowAddress_reg_n_0_[3] ,\rRowAddress_reg_n_0_[2] ,\rRowAddress_reg_n_0_[1] ,\rRowAddress_reg_n_0_[0] }));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'hE)) 
    oToECCRCmdValid_INST_0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(oToECCRCmdValid));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    oToECCRReady_INST_0
       (.I0(rCurState),
        .I1(iWriteReady),
        .I2(p_0_in0_in),
        .I3(p_0_in),
        .O(oToECCRReady));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    oWriteValid_INST_0
       (.I0(p_0_in),
        .I1(p_0_in0_in),
        .I2(iToECCRValid),
        .I3(rCurState),
        .O(oWriteValid));
  FDRE \rAddress_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[16]),
        .Q(oToECCRAddress[0]),
        .R(iReset));
  FDRE \rAddress_reg[10] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[26]),
        .Q(oToECCRAddress[10]),
        .R(iReset));
  FDRE \rAddress_reg[11] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[27]),
        .Q(oToECCRAddress[11]),
        .R(iReset));
  FDRE \rAddress_reg[12] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[28]),
        .Q(oToECCRAddress[12]),
        .R(iReset));
  FDRE \rAddress_reg[13] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[29]),
        .Q(oToECCRAddress[13]),
        .R(iReset));
  FDRE \rAddress_reg[14] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[30]),
        .Q(oToECCRAddress[14]),
        .R(iReset));
  FDRE \rAddress_reg[15] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[31]),
        .Q(oToECCRAddress[15]),
        .R(iReset));
  FDRE \rAddress_reg[16] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[32]),
        .Q(oToECCRAddress[16]),
        .R(iReset));
  FDRE \rAddress_reg[17] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[33]),
        .Q(oToECCRAddress[17]),
        .R(iReset));
  FDRE \rAddress_reg[18] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[34]),
        .Q(oToECCRAddress[18]),
        .R(iReset));
  FDRE \rAddress_reg[19] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[35]),
        .Q(oToECCRAddress[19]),
        .R(iReset));
  FDRE \rAddress_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[17]),
        .Q(oToECCRAddress[1]),
        .R(iReset));
  FDRE \rAddress_reg[20] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[36]),
        .Q(oToECCRAddress[20]),
        .R(iReset));
  FDRE \rAddress_reg[21] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[37]),
        .Q(oToECCRAddress[21]),
        .R(iReset));
  FDRE \rAddress_reg[22] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[38]),
        .Q(oToECCRAddress[22]),
        .R(iReset));
  FDRE \rAddress_reg[23] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[39]),
        .Q(oToECCRAddress[23]),
        .R(iReset));
  FDRE \rAddress_reg[24] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[40]),
        .Q(oToECCRAddress[24]),
        .R(iReset));
  FDRE \rAddress_reg[25] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[41]),
        .Q(oToECCRAddress[25]),
        .R(iReset));
  FDRE \rAddress_reg[26] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[42]),
        .Q(oToECCRAddress[26]),
        .R(iReset));
  FDRE \rAddress_reg[27] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[43]),
        .Q(oToECCRAddress[27]),
        .R(iReset));
  FDRE \rAddress_reg[28] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[44]),
        .Q(oToECCRAddress[28]),
        .R(iReset));
  FDRE \rAddress_reg[29] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[45]),
        .Q(oToECCRAddress[29]),
        .R(iReset));
  FDRE \rAddress_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[18]),
        .Q(oToECCRAddress[2]),
        .R(iReset));
  FDRE \rAddress_reg[30] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[46]),
        .Q(oToECCRAddress[30]),
        .R(iReset));
  FDRE \rAddress_reg[31] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[47]),
        .Q(oToECCRAddress[31]),
        .R(iReset));
  FDRE \rAddress_reg[3] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[19]),
        .Q(oToECCRAddress[3]),
        .R(iReset));
  FDRE \rAddress_reg[4] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[20]),
        .Q(oToECCRAddress[4]),
        .R(iReset));
  FDRE \rAddress_reg[5] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[21]),
        .Q(oToECCRAddress[5]),
        .R(iReset));
  FDRE \rAddress_reg[6] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[22]),
        .Q(oToECCRAddress[6]),
        .R(iReset));
  FDRE \rAddress_reg[7] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[23]),
        .Q(oToECCRAddress[7]),
        .R(iReset));
  FDRE \rAddress_reg[8] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[24]),
        .Q(oToECCRAddress[8]),
        .R(iReset));
  FDRE \rAddress_reg[9] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[25]),
        .Q(oToECCRAddress[9]),
        .R(iReset));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \rCount[15]_i_2 
       (.I0(rCurState),
        .I1(iWriteReady),
        .I2(iToECCRValid),
        .I3(p_0_in0_in),
        .I4(p_0_in),
        .O(rCurState_reg));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h1FFFFFFF)) 
    \rCounter[0]_i_2 
       (.I0(p_0_in),
        .I1(p_0_in0_in),
        .I2(iToECCRValid),
        .I3(iWriteReady),
        .I4(rCurState),
        .O(\FSM_onehot_rCurState_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    rCurState_i_2
       (.I0(p_0_in),
        .I1(p_0_in0_in),
        .I2(iToECCRValid),
        .I3(iWriteReady),
        .O(\FSM_onehot_rCurState_reg[3]_1 ));
  FDRE \rLength_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[0]),
        .Q(oToECCRLength[0]),
        .R(iReset));
  FDRE \rLength_reg[10] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[10]),
        .Q(oToECCRLength[10]),
        .R(iReset));
  FDRE \rLength_reg[11] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[11]),
        .Q(oToECCRLength[11]),
        .R(iReset));
  FDRE \rLength_reg[12] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[12]),
        .Q(oToECCRLength[12]),
        .R(iReset));
  FDRE \rLength_reg[13] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[13]),
        .Q(oToECCRLength[13]),
        .R(iReset));
  FDRE \rLength_reg[14] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[14]),
        .Q(oToECCRLength[14]),
        .R(iReset));
  FDRE \rLength_reg[15] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[15]),
        .Q(oToECCRLength[15]),
        .R(iReset));
  FDRE \rLength_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[1]),
        .Q(oToECCRLength[1]),
        .R(iReset));
  FDRE \rLength_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[2]),
        .Q(oToECCRLength[2]),
        .R(iReset));
  FDRE \rLength_reg[3] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[3]),
        .Q(oToECCRLength[3]),
        .R(iReset));
  FDRE \rLength_reg[4] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[4]),
        .Q(oToECCRLength[4]),
        .R(iReset));
  FDRE \rLength_reg[5] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[5]),
        .Q(oToECCRLength[5]),
        .R(iReset));
  FDRE \rLength_reg[6] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[6]),
        .Q(oToECCRLength[6]),
        .R(iReset));
  FDRE \rLength_reg[7] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[7]),
        .Q(oToECCRLength[7]),
        .R(iReset));
  FDRE \rLength_reg[8] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[8]),
        .Q(oToECCRLength[8]),
        .R(iReset));
  FDRE \rLength_reg[9] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[9]),
        .Q(oToECCRLength[9]),
        .R(iReset));
  FDRE \rOpcode_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[56]),
        .Q(oToECCROpcode[0]),
        .R(iReset));
  FDRE \rOpcode_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[57]),
        .Q(oToECCROpcode[1]),
        .R(iReset));
  FDRE \rOpcode_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[58]),
        .Q(oToECCROpcode[2]),
        .R(iReset));
  FDRE \rOpcode_reg[3] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[59]),
        .Q(oToECCROpcode[3]),
        .R(iReset));
  FDRE \rOpcode_reg[4] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[60]),
        .Q(oToECCROpcode[4]),
        .R(iReset));
  FDRE \rOpcode_reg[5] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[61]),
        .Q(oToECCROpcode[5]),
        .R(iReset));
  FDRE \rRowAddress_reg[0] 
       (.C(iClock),
        .CE(E),
        .D(dout[16]),
        .Q(\rRowAddress_reg_n_0_[0] ),
        .R(iReset));
  FDRE \rRowAddress_reg[1] 
       (.C(iClock),
        .CE(E),
        .D(dout[17]),
        .Q(\rRowAddress_reg_n_0_[1] ),
        .R(iReset));
  FDRE \rRowAddress_reg[2] 
       (.C(iClock),
        .CE(E),
        .D(dout[18]),
        .Q(\rRowAddress_reg_n_0_[2] ),
        .R(iReset));
  FDRE \rRowAddress_reg[3] 
       (.C(iClock),
        .CE(E),
        .D(dout[19]),
        .Q(\rRowAddress_reg_n_0_[3] ),
        .R(iReset));
  FDRE \rRowAddress_reg[4] 
       (.C(iClock),
        .CE(E),
        .D(dout[20]),
        .Q(\rRowAddress_reg_n_0_[4] ),
        .R(iReset));
  FDRE \rRowAddress_reg[5] 
       (.C(iClock),
        .CE(E),
        .D(dout[21]),
        .Q(\rRowAddress_reg_n_0_[5] ),
        .R(iReset));
  FDSE rScramblerGEn_reg
       (.C(iClock),
        .CE(1'b1),
        .D(rScramblerGEn_reg_0),
        .Q(rScramblerGEn),
        .S(iReset));
  FDRE \rSourceID_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[48]),
        .Q(oToECCRSourceID[0]),
        .R(iReset));
  FDRE \rSourceID_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[49]),
        .Q(oToECCRSourceID[1]),
        .R(iReset));
  FDRE \rSourceID_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[50]),
        .Q(oToECCRSourceID[2]),
        .R(iReset));
  FDRE \rSourceID_reg[3] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[51]),
        .Q(oToECCRSourceID[3]),
        .R(iReset));
  FDRE \rSourceID_reg[4] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[52]),
        .Q(oToECCRSourceID[4]),
        .R(iReset));
  FDRE \rTargetID_reg[0] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[53]),
        .Q(oToECCRTargetID[0]),
        .R(iReset));
  FDRE \rTargetID_reg[1] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[54]),
        .Q(oToECCRTargetID[1]),
        .R(iReset));
  FDRE \rTargetID_reg[2] 
       (.C(iClock),
        .CE(\rLength_reg[15]_0 ),
        .D(dout[55]),
        .Q(oToECCRTargetID[2]),
        .R(iReset));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module sys_top_t4nfc_hlper_0_0_xpm_counter_updn
   (ram_full_i0,
    leaving_empty0,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    Q,
    E,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    rd_en,
    \count_value_i_reg[6]_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ,
    \count_value_i_reg[6]_1 ,
    wr_clk);
  output ram_full_i0;
  output leaving_empty0;
  output [0:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  output [6:0]Q;
  input [0:0]E;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input rd_en;
  input \count_value_i_reg[6]_0 ;
  input [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [5:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  input [0:0]\count_value_i_reg[6]_1 ;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i_reg[6]_0 ;
  wire [0:0]\count_value_i_reg[6]_1 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [5:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire [0:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire leaving_empty0;
  wire ram_full_i0;
  wire rd_en;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__2 
       (.I0(\count_value_i[6]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[6]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[6]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[6]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[6]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[6]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[6]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00008080)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0 ),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(leaving_empty0),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9000009000000000)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [1]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [0]),
        .I4(Q[0]),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [2]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [4]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 [3]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[6]_0 ),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module sys_top_t4nfc_hlper_0_0_xpm_counter_updn_19
   (empty_i0,
    Q,
    D,
    \count_value_i_reg[2]_0 ,
    rd_en,
    leaving_empty0,
    E,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \grdc.rd_data_count_i_reg[6] ,
    wr_clk);
  output empty_i0;
  output [5:0]Q;
  output [5:0]D;
  output \count_value_i_reg[2]_0 ;
  input rd_en;
  input leaving_empty0;
  input [0:0]E;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [5:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [6:0]\grdc.rd_data_count_i_reg[6] ;
  input wr_clk;

  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [6:6]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire empty_i0;
  wire \gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [5:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire \grdc.rd_data_count_i[6]_i_2_n_0 ;
  wire \grdc.rd_data_count_i[6]_i_3_n_0 ;
  wire \grdc.rd_data_count_i[6]_i_4_n_0 ;
  wire \grdc.rd_data_count_i[6]_i_5_n_0 ;
  wire \grdc.rd_data_count_i[6]_i_6_n_0 ;
  wire \grdc.rd_data_count_i[6]_i_7_n_0 ;
  wire \grdc.rd_data_count_i[6]_i_8_n_0 ;
  wire [6:0]\grdc.rd_data_count_i_reg[6] ;
  wire \grdc.rd_data_count_i_reg[6]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[6]_i_1_n_3 ;
  wire \grdc.rd_data_count_i_reg[6]_i_1_n_4 ;
  wire \grdc.rd_data_count_i_reg[6]_i_1_n_5 ;
  wire \grdc.rd_data_count_i_reg[6]_i_1_n_6 ;
  wire \grdc.rd_data_count_i_reg[6]_i_1_n_7 ;
  wire leaving_empty0;
  wire rd_en;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [7:6]\NLW_grdc.rd_data_count_i_reg[6]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_grdc.rd_data_count_i_reg[6]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(count_value_i),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(count_value_i),
        .R(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[6] [2]),
        .O(\count_value_i_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00008080)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(rd_en),
        .I1(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(leaving_empty0),
        .I4(E),
        .I5(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .O(empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[6]_i_2 
       (.I0(count_value_i),
        .I1(\grdc.rd_data_count_i_reg[6] [6]),
        .O(\grdc.rd_data_count_i[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[6]_i_3 
       (.I0(Q[5]),
        .I1(\grdc.rd_data_count_i_reg[6] [5]),
        .O(\grdc.rd_data_count_i[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[6]_i_4 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[6] [4]),
        .O(\grdc.rd_data_count_i[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[6]_i_5 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[6] [3]),
        .O(\grdc.rd_data_count_i[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[6]_i_6 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[6] [2]),
        .O(\grdc.rd_data_count_i[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[6]_i_7 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[6] [1]),
        .O(\grdc.rd_data_count_i[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[6]_i_8 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[6] [0]),
        .O(\grdc.rd_data_count_i[6]_i_8_n_0 ));
  CARRY8 \grdc.rd_data_count_i_reg[6]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_grdc.rd_data_count_i_reg[6]_i_1_CO_UNCONNECTED [7:6],\grdc.rd_data_count_i_reg[6]_i_1_n_2 ,\grdc.rd_data_count_i_reg[6]_i_1_n_3 ,\grdc.rd_data_count_i_reg[6]_i_1_n_4 ,\grdc.rd_data_count_i_reg[6]_i_1_n_5 ,\grdc.rd_data_count_i_reg[6]_i_1_n_6 ,\grdc.rd_data_count_i_reg[6]_i_1_n_7 }),
        .DI({1'b0,1'b0,Q}),
        .O({\NLW_grdc.rd_data_count_i_reg[6]_i_1_O_UNCONNECTED [7],D,\NLW_grdc.rd_data_count_i_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,\grdc.rd_data_count_i[6]_i_2_n_0 ,\grdc.rd_data_count_i[6]_i_3_n_0 ,\grdc.rd_data_count_i[6]_i_4_n_0 ,\grdc.rd_data_count_i[6]_i_5_n_0 ,\grdc.rd_data_count_i[6]_i_6_n_0 ,\grdc.rd_data_count_i[6]_i_7_n_0 ,\grdc.rd_data_count_i[6]_i_8_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized0
   (Q,
    rd_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[1]_0 ,
    E,
    wr_clk);
  output [5:0]Q;
  input rd_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rd_en;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[5]_i_1__1 
       (.I0(\count_value_i[5]_i_2__0_n_0 ),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \count_value_i[5]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(rd_en),
        .I3(\count_value_i_reg[5]_0 ),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized0_20
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[1]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [5:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[1]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [5:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[5]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[1]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized2
   (ram_full_i0,
    leaving_empty0,
    \count_value_i_reg[3]_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    D,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    rd_en,
    full,
    Q,
    E,
    \grdc.rd_data_count_i_reg[4] ,
    \count_value_i_reg[4]_0 ,
    wr_clk);
  output ram_full_i0;
  output leaving_empty0;
  output [3:0]\count_value_i_reg[3]_0 ;
  output [0:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  output [2:0]D;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input rd_en;
  input full;
  input [3:0]Q;
  input [0:0]E;
  input [4:0]\grdc.rd_data_count_i_reg[4] ;
  input [0:0]\count_value_i_reg[4]_0 ;
  input wr_clk;

  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire [0:0]\count_value_i_reg[4]_0 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire full;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [0:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_full;
  wire \grdc.rd_data_count_i[4]_i_2_n_0 ;
  wire [4:0]\grdc.rd_data_count_i_reg[4] ;
  wire leaving_empty0;
  wire ram_full_i0;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(going_full),
        .I1(leaving_empty0),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(rd_en),
        .I4(full),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h8282008200000000)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I1(Q[3]),
        .I2(\count_value_i_reg[3]_0 [3]),
        .I3(rd_en),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I5(E),
        .O(going_full));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(\grdc.rd_data_count_i_reg[4] [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(Q[1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(\grdc.rd_data_count_i_reg[4] [2]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(rd_en),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(\gen_pntr_flags_cc.ram_empty_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \grdc.rd_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\grdc.rd_data_count_i_reg[4] [0]),
        .I2(\count_value_i_reg[3]_0 [1]),
        .I3(\grdc.rd_data_count_i_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \grdc.rd_data_count_i[3]_i_1 
       (.I0(\grdc.rd_data_count_i[4]_i_2_n_0 ),
        .I1(\count_value_i_reg[3]_0 [3]),
        .I2(\grdc.rd_data_count_i_reg[4] [3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \grdc.rd_data_count_i[4]_i_1 
       (.I0(\grdc.rd_data_count_i[4]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[4] [3]),
        .I2(\count_value_i_reg[3]_0 [3]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\grdc.rd_data_count_i_reg[4] [4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \grdc.rd_data_count_i[4]_i_2 
       (.I0(\count_value_i_reg[3]_0 [2]),
        .I1(\grdc.rd_data_count_i_reg[4] [2]),
        .I2(\grdc.rd_data_count_i_reg[4] [0]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(\grdc.rd_data_count_i_reg[4] [1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\grdc.rd_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized2_15
   (empty_i0,
    Q,
    D,
    rd_en,
    leaving_empty0,
    E,
    empty,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \grdc.rd_data_count_i_reg[2] ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output empty_i0;
  output [4:0]Q;
  output [0:0]D;
  input rd_en;
  input leaving_empty0;
  input [0:0]E;
  input empty;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [2:0]\grdc.rd_data_count_i_reg[2] ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire empty;
  wire empty_i0;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire [2:0]\grdc.rd_data_count_i_reg[2] ;
  wire leaving_empty0;
  wire rd_en;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(rd_en),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(empty),
        .O(empty_i0));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \grdc.rd_data_count_i[2]_i_1 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[2] [0]),
        .I2(Q[1]),
        .I3(\grdc.rd_data_count_i_reg[2] [1]),
        .I4(\grdc.rd_data_count_i_reg[2] [2]),
        .I5(Q[2]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[1]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[1]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__2 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized3_16
   (Q,
    \count_value_i_reg[1]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[1]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[1]_0 ));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000010000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "0" *) 
(* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "64" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "4096" *) (* FIFO_WRITE_DEPTH = "64" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "10" *) 
(* PE_THRESH_MAX = "61" *) (* PE_THRESH_MIN = "3" *) (* PF_THRESH_ADJ = "10" *) 
(* PF_THRESH_MAX = "61" *) (* PF_THRESH_MIN = "3" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "6" *) (* RD_DC_WIDTH_EXT = "7" *) 
(* RD_LATENCY = "1" *) (* RD_MODE = "0" *) (* RD_PNTR_WIDTH = "6" *) 
(* READ_DATA_WIDTH = "64" *) (* READ_MODE = "0" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0400" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "64" *) (* WR_DATA_COUNT_WIDTH = "1" *) (* WR_DC_WIDTH_EXT = "7" *) 
(* WR_DEPTH_LOG = "6" *) (* WR_PNTR_WIDTH = "6" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module sys_top_t4nfc_hlper_0_0_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [63:0]din;
  output full;
  output full_n;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [63:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [5:0]count_value_i;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire empty_i0;
  wire full;
  wire [6:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire ram_full_i0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [5:0]rd_data_count;
  wire rd_en;
  wire [5:0]rd_pntr_ext;
  wire rdp_inst_n_3;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [5:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire wrp_inst_n_13;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [63:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(empty_i0),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "6" *) 
  (* ADDR_WIDTH_B = "6" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "64" *) 
  (* BYTE_WRITE_WIDTH_B = "64" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "4096" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "64" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "64" *) 
  (* P_MIN_WIDTH_DATA_A = "64" *) 
  (* P_MIN_WIDTH_DATA_B = "64" *) 
  (* P_MIN_WIDTH_DATA_ECC = "64" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "64" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "6" *) 
  (* P_WIDTH_ADDR_READ_B = "6" *) 
  (* P_WIDTH_ADDR_WRITE_A = "6" *) 
  (* P_WIDTH_ADDR_WRITE_B = "6" *) 
  (* P_WIDTH_COL_WRITE_A = "64" *) 
  (* P_WIDTH_COL_WRITE_B = "64" *) 
  (* READ_DATA_WIDTH_A = "64" *) 
  (* READ_DATA_WIDTH_B = "64" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "64" *) 
  (* WRITE_DATA_WIDTH_B = "64" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "64" *) 
  (* rstb_loop_iter = "64" *) 
  sys_top_t4nfc_hlper_0_0_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [63:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_i),
        .web(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(rd_data_count[5]),
        .R(xpm_fifo_rst_inst_n_1));
  sys_top_t4nfc_hlper_0_0_xpm_counter_updn rdp_inst
       (.E(ram_wr_en_i),
        .Q({rdp_inst_n_3,rd_pntr_ext}),
        .\count_value_i_reg[6]_0 (empty),
        .\count_value_i_reg[6]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_0 ({wr_pntr_ext[5:3],wr_pntr_ext[1:0]}),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 (wrp_inst_n_13),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 (count_value_i),
        .\gen_pntr_flags_cc.ram_empty_i_reg (ram_rd_en_i),
        .leaving_empty0(leaving_empty0),
        .ram_full_i0(ram_full_i0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized0 rdpp1_inst
       (.E(ram_rd_en_i),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5}),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (empty),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  sys_top_t4nfc_hlper_0_0_xpm_fifo_reg_bit_18 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  sys_top_t4nfc_hlper_0_0_xpm_counter_updn_19 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .E(ram_wr_en_i),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (wrp_inst_n_13),
        .\count_value_i_reg[5]_0 (full),
        .empty_i0(empty_i0),
        .\gen_pntr_flags_cc.ram_empty_i_reg (empty),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5}),
        .\grdc.rd_data_count_i_reg[6] ({rdp_inst_n_3,rd_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .rd_en(rd_en),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized0_20 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q(count_value_i),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  sys_top_t4nfc_hlper_0_0_xpm_fifo_rst_21 xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) (* DOUT_RESET_VALUE = "0" *) 
(* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) (* EN_ADV_FEATURE = "16'b0000010000000000" *) 
(* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) (* EN_DVLD = "1'b0" *) 
(* EN_OF = "1'b0" *) (* EN_PE = "1'b0" *) (* EN_PF = "1'b0" *) 
(* EN_RDC = "1'b1" *) (* EN_UF = "1'b0" *) (* EN_WACK = "1'b0" *) 
(* EN_WDC = "1'b0" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) (* FIFO_MEMORY_TYPE = "1" *) 
(* FIFO_MEM_TYPE = "1" *) (* FIFO_READ_DEPTH = "16" *) (* FIFO_READ_LATENCY = "1" *) 
(* FIFO_SIZE = "1024" *) (* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) 
(* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) (* PE_THRESH_ADJ = "10" *) 
(* PE_THRESH_MAX = "13" *) (* PE_THRESH_MIN = "3" *) (* PF_THRESH_ADJ = "10" *) 
(* PF_THRESH_MAX = "13" *) (* PF_THRESH_MIN = "3" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "5" *) 
(* RD_LATENCY = "1" *) (* RD_MODE = "0" *) (* RD_PNTR_WIDTH = "4" *) 
(* READ_DATA_WIDTH = "64" *) (* READ_MODE = "0" *) (* RELATED_CLOCKS = "0" *) 
(* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0400" *) 
(* VERSION = "0" *) (* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) 
(* WRITE_DATA_WIDTH = "64" *) (* WR_DATA_COUNT_WIDTH = "1" *) (* WR_DC_WIDTH_EXT = "5" *) 
(* WR_DEPTH_LOG = "4" *) (* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) 
(* WR_WIDTH_LOG = "6" *) (* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) 
(* invalid = "0" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module sys_top_t4nfc_hlper_0_0_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [63:0]din;
  output full;
  output full_n;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [63:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [4:4]count_value_i;
  wire [3:0]count_value_i__0;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire empty_i0;
  wire full;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire ram_full_i0;
  wire ram_rd_en_i;
  wire ram_wr_en_i;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [63:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(empty_i0),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "64" *) 
  (* BYTE_WRITE_WIDTH_B = "64" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "1" *) 
  (* MEMORY_SIZE = "1024" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "distributed" *) 
  (* P_MIN_WIDTH_DATA = "64" *) 
  (* P_MIN_WIDTH_DATA_A = "64" *) 
  (* P_MIN_WIDTH_DATA_B = "64" *) 
  (* P_MIN_WIDTH_DATA_ECC = "64" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "64" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "64" *) 
  (* P_WIDTH_COL_WRITE_B = "64" *) 
  (* READ_DATA_WIDTH_A = "64" *) 
  (* READ_DATA_WIDTH_B = "64" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "64" *) 
  (* WRITE_DATA_WIDTH_B = "64" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "64" *) 
  (* rstb_loop_iter = "64" *) 
  sys_top_t4nfc_hlper_0_0_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [63:0]),
        .doutb(dout),
        .ena(ram_wr_en_i),
        .enb(ram_rd_en_i),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(1'b0),
        .web(1'b0));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[0]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[1]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[2]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[3]),
        .R(xpm_fifo_rst_inst_n_1));
  sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized2 rdp_inst
       (.D({\grdc.diff_wr_rd_pntr_rdc [4:3],\grdc.diff_wr_rd_pntr_rdc [1]}),
        .E(ram_wr_en_i),
        .Q(count_value_i__0),
        .\count_value_i_reg[3]_0 (rd_pntr_ext),
        .\count_value_i_reg[4]_0 (xpm_fifo_rst_inst_n_1),
        .full(full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (empty),
        .\gen_pntr_flags_cc.ram_empty_i_reg (ram_rd_en_i),
        .\grdc.rd_data_count_i_reg[4] ({count_value_i,wr_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .ram_full_i0(ram_full_i0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(ram_rd_en_i),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  sys_top_t4nfc_hlper_0_0_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized2_15 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .E(ram_wr_en_i),
        .Q({count_value_i,wr_pntr_ext}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .empty(empty),
        .empty_i0(empty_i0),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\grdc.rd_data_count_i_reg[2] (rd_pntr_ext[2:0]),
        .leaving_empty0(leaving_empty0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  sys_top_t4nfc_hlper_0_0_xpm_counter_updn__parameterized3_16 wrpp1_inst
       (.E(ram_wr_en_i),
        .Q(count_value_i__0),
        .\count_value_i_reg[1]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  sys_top_t4nfc_hlper_0_0_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_i),
        .Q(xpm_fifo_rst_inst_n_1),
        .full(full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module sys_top_t4nfc_hlper_0_0_xpm_fifo_reg_bit
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module sys_top_t4nfc_hlper_0_0_xpm_fifo_reg_bit_18
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module sys_top_t4nfc_hlper_0_0_xpm_fifo_rst
   (E,
    Q,
    wr_rst_busy,
    wr_en,
    full,
    rst_d1,
    rst,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  output wr_rst_busy;
  input wr_en;
  input full;
  input rst_d1;
  input rst;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire full;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module sys_top_t4nfc_hlper_0_0_xpm_fifo_rst_21
   (E,
    Q,
    wr_rst_busy,
    wr_en,
    \count_value_i_reg[5] ,
    rst_d1,
    rst,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  output wr_rst_busy;
  input wr_en;
  input \count_value_i_reg[5] ;
  input rst_d1;
  input rst;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[5] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[5] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0000010000000000" *) 
(* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "1" *) (* FIFO_WRITE_DEPTH = "64" *) 
(* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "0" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "6" *) (* READ_DATA_WIDTH = "64" *) (* READ_MODE = "std" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0400" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "64" *) (* WR_DATA_COUNT_WIDTH = "1" *) (* XPM_MODULE = "TRUE" *) 
module sys_top_t4nfc_hlper_0_0_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [63:0]din;
  output full;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [63:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire [5:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000010000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "64" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "4096" *) 
  (* FIFO_WRITE_DEPTH = "64" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "10" *) 
  (* PE_THRESH_MAX = "61" *) 
  (* PE_THRESH_MIN = "3" *) 
  (* PF_THRESH_ADJ = "10" *) 
  (* PF_THRESH_MAX = "61" *) 
  (* PF_THRESH_MIN = "3" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* RD_DC_WIDTH_EXT = "7" *) 
  (* RD_LATENCY = "1" *) 
  (* RD_MODE = "0" *) 
  (* RD_PNTR_WIDTH = "6" *) 
  (* READ_DATA_WIDTH = "64" *) 
  (* READ_MODE = "0" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0400" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "64" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* WR_DC_WIDTH_EXT = "7" *) 
  (* WR_DEPTH_LOG = "6" *) 
  (* WR_PNTR_WIDTH = "6" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  sys_top_t4nfc_hlper_0_0_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[0]),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) (* EN_ADV_FEATURE_SYNC = "16'b0000010000000000" *) 
(* FIFO_MEMORY_TYPE = "distributed" *) (* FIFO_READ_LATENCY = "1" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "1" *) (* P_READ_MODE = "0" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "64" *) (* READ_MODE = "std" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "0400" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "64" *) (* WR_DATA_COUNT_WIDTH = "1" *) (* XPM_MODULE = "TRUE" *) 
module sys_top_t4nfc_hlper_0_0_xpm_fifo_sync__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [63:0]din;
  output full;
  output prog_full;
  output [0:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [63:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire [3:0]rd_data_count;
  wire rd_en;
  wire rd_rst_busy;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [0:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = rd_rst_busy;
  GND GND
       (.G(\<const0> ));
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0000010000000000" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b0" *) 
  (* EN_OF = "1'b0" *) 
  (* EN_PE = "1'b0" *) 
  (* EN_PF = "1'b0" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b0" *) 
  (* EN_WACK = "1'b0" *) 
  (* EN_WDC = "1'b0" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "1" *) 
  (* FIFO_MEM_TYPE = "1" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "1" *) 
  (* FIFO_SIZE = "1024" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* PE_THRESH_ADJ = "10" *) 
  (* PE_THRESH_MAX = "13" *) 
  (* PE_THRESH_MIN = "3" *) 
  (* PF_THRESH_ADJ = "10" *) 
  (* PF_THRESH_MAX = "13" *) 
  (* PF_THRESH_MIN = "3" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "1" *) 
  (* RD_MODE = "0" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "64" *) 
  (* READ_MODE = "0" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "0400" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "64" *) 
  (* WR_DATA_COUNT_WIDTH = "1" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  sys_top_t4nfc_hlper_0_0_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[0]),
        .wr_en(wr_en),
        .wr_rst_busy(rd_rst_busy));
endmodule

(* ADDR_WIDTH_A = "6" *) (* ADDR_WIDTH_B = "6" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "64" *) (* BYTE_WRITE_WIDTH_B = "64" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "4096" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "64" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "64" *) (* P_MIN_WIDTH_DATA_A = "64" *) (* P_MIN_WIDTH_DATA_B = "64" *) 
(* P_MIN_WIDTH_DATA_ECC = "64" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "64" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "6" *) 
(* P_WIDTH_ADDR_READ_B = "6" *) (* P_WIDTH_ADDR_WRITE_A = "6" *) (* P_WIDTH_ADDR_WRITE_B = "6" *) 
(* P_WIDTH_COL_WRITE_A = "64" *) (* P_WIDTH_COL_WRITE_B = "64" *) (* READ_DATA_WIDTH_A = "64" *) 
(* READ_DATA_WIDTH_B = "64" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "64" *) (* WRITE_DATA_WIDTH_B = "64" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "64" *) 
(* rstb_loop_iter = "64" *) 
module sys_top_t4nfc_hlper_0_0_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [5:0]addra;
  input [63:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [63:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [5:0]addrb;
  input [63:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [63:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [5:0]addra;
  wire [5:0]addrb;
  wire clka;
  wire [63:0]dina;
  wire [63:0]doutb;
  wire enb;
  wire [63:0]\gen_rd_b.doutb_reg0 ;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOC_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOE_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOF_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOG_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOH_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(doutb[0]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(doutb[10]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(doutb[11]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(doutb[12]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(doutb[13]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(doutb[14]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(doutb[15]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(doutb[16]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(doutb[17]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(doutb[18]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(doutb[19]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(doutb[1]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(doutb[20]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(doutb[21]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(doutb[22]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(doutb[23]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(doutb[24]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(doutb[25]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(doutb[26]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(doutb[27]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(doutb[28]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(doutb[29]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(doutb[2]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(doutb[30]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(doutb[31]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(doutb[32]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(doutb[33]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(doutb[34]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(doutb[35]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(doutb[36]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(doutb[37]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(doutb[38]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(doutb[39]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(doutb[3]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(doutb[40]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(doutb[41]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(doutb[42]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(doutb[43]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[44] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [44]),
        .Q(doutb[44]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[45] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [45]),
        .Q(doutb[45]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[46] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [46]),
        .Q(doutb[46]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[47] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [47]),
        .Q(doutb[47]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[48] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [48]),
        .Q(doutb[48]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[49] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [49]),
        .Q(doutb[49]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(doutb[4]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[50] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [50]),
        .Q(doutb[50]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[51] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [51]),
        .Q(doutb[51]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[52] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [52]),
        .Q(doutb[52]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[53] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [53]),
        .Q(doutb[53]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[54] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [54]),
        .Q(doutb[54]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[55] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [55]),
        .Q(doutb[55]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[56] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [56]),
        .Q(doutb[56]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[57] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [57]),
        .Q(doutb[57]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[58] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [58]),
        .Q(doutb[58]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[59] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [59]),
        .Q(doutb[59]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(doutb[5]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[60] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [60]),
        .Q(doutb[60]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[61] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [61]),
        .Q(doutb[61]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[62] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [62]),
        .Q(doutb[62]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[63] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [63]),
        .Q(doutb[63]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(doutb[6]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(doutb[7]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(doutb[8]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "6" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[0]),
        .DIB(dina[1]),
        .DIC(dina[2]),
        .DID(dina[3]),
        .DIE(dina[4]),
        .DIF(dina[5]),
        .DIG(dina[6]),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [0]),
        .DOB(\gen_rd_b.doutb_reg0 [1]),
        .DOC(\gen_rd_b.doutb_reg0 [2]),
        .DOD(\gen_rd_b.doutb_reg0 [3]),
        .DOE(\gen_rd_b.doutb_reg0 [4]),
        .DOF(\gen_rd_b.doutb_reg0 [5]),
        .DOG(\gen_rd_b.doutb_reg0 [6]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_6_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "20" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[14]),
        .DIB(dina[15]),
        .DIC(dina[16]),
        .DID(dina[17]),
        .DIE(dina[18]),
        .DIF(dina[19]),
        .DIG(dina[20]),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [14]),
        .DOB(\gen_rd_b.doutb_reg0 [15]),
        .DOC(\gen_rd_b.doutb_reg0 [16]),
        .DOD(\gen_rd_b.doutb_reg0 [17]),
        .DOE(\gen_rd_b.doutb_reg0 [18]),
        .DOF(\gen_rd_b.doutb_reg0 [19]),
        .DOG(\gen_rd_b.doutb_reg0 [20]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_14_20_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "21" *) 
  (* ram_slice_end = "27" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[21]),
        .DIB(dina[22]),
        .DIC(dina[23]),
        .DID(dina[24]),
        .DIE(dina[25]),
        .DIF(dina[26]),
        .DIG(dina[27]),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [21]),
        .DOB(\gen_rd_b.doutb_reg0 [22]),
        .DOC(\gen_rd_b.doutb_reg0 [23]),
        .DOD(\gen_rd_b.doutb_reg0 [24]),
        .DOE(\gen_rd_b.doutb_reg0 [25]),
        .DOF(\gen_rd_b.doutb_reg0 [26]),
        .DOG(\gen_rd_b.doutb_reg0 [27]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_27_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "34" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[28]),
        .DIB(dina[29]),
        .DIC(dina[30]),
        .DID(dina[31]),
        .DIE(dina[32]),
        .DIF(dina[33]),
        .DIG(dina[34]),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [28]),
        .DOB(\gen_rd_b.doutb_reg0 [29]),
        .DOC(\gen_rd_b.doutb_reg0 [30]),
        .DOD(\gen_rd_b.doutb_reg0 [31]),
        .DOE(\gen_rd_b.doutb_reg0 [32]),
        .DOF(\gen_rd_b.doutb_reg0 [33]),
        .DOG(\gen_rd_b.doutb_reg0 [34]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_28_34_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "35" *) 
  (* ram_slice_end = "41" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[35]),
        .DIB(dina[36]),
        .DIC(dina[37]),
        .DID(dina[38]),
        .DIE(dina[39]),
        .DIF(dina[40]),
        .DIG(dina[41]),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [35]),
        .DOB(\gen_rd_b.doutb_reg0 [36]),
        .DOC(\gen_rd_b.doutb_reg0 [37]),
        .DOD(\gen_rd_b.doutb_reg0 [38]),
        .DOE(\gen_rd_b.doutb_reg0 [39]),
        .DOF(\gen_rd_b.doutb_reg0 [40]),
        .DOG(\gen_rd_b.doutb_reg0 [41]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_35_41_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "48" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[42]),
        .DIB(dina[43]),
        .DIC(dina[44]),
        .DID(dina[45]),
        .DIE(dina[46]),
        .DIF(dina[47]),
        .DIG(dina[48]),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [42]),
        .DOB(\gen_rd_b.doutb_reg0 [43]),
        .DOC(\gen_rd_b.doutb_reg0 [44]),
        .DOD(\gen_rd_b.doutb_reg0 [45]),
        .DOE(\gen_rd_b.doutb_reg0 [46]),
        .DOF(\gen_rd_b.doutb_reg0 [47]),
        .DOG(\gen_rd_b.doutb_reg0 [48]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_42_48_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "49" *) 
  (* ram_slice_end = "55" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[49]),
        .DIB(dina[50]),
        .DIC(dina[51]),
        .DID(dina[52]),
        .DIE(dina[53]),
        .DIF(dina[54]),
        .DIG(dina[55]),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [49]),
        .DOB(\gen_rd_b.doutb_reg0 [50]),
        .DOC(\gen_rd_b.doutb_reg0 [51]),
        .DOD(\gen_rd_b.doutb_reg0 [52]),
        .DOE(\gen_rd_b.doutb_reg0 [53]),
        .DOF(\gen_rd_b.doutb_reg0 [54]),
        .DOG(\gen_rd_b.doutb_reg0 [55]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_49_55_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "62" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[56]),
        .DIB(dina[57]),
        .DIC(dina[58]),
        .DID(dina[59]),
        .DIE(dina[60]),
        .DIF(dina[61]),
        .DIG(dina[62]),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [56]),
        .DOB(\gen_rd_b.doutb_reg0 [57]),
        .DOC(\gen_rd_b.doutb_reg0 [58]),
        .DOD(\gen_rd_b.doutb_reg0 [59]),
        .DOE(\gen_rd_b.doutb_reg0 [60]),
        .DOF(\gen_rd_b.doutb_reg0 [61]),
        .DOG(\gen_rd_b.doutb_reg0 [62]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_56_62_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "63" *) 
  (* ram_slice_end = "63" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[63]),
        .DIB(1'b0),
        .DIC(1'b0),
        .DID(1'b0),
        .DIE(1'b0),
        .DIF(1'b0),
        .DIG(1'b0),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [63]),
        .DOB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOB_UNCONNECTED ),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOC_UNCONNECTED ),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOD_UNCONNECTED ),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOE_UNCONNECTED ),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOF_UNCONNECTED ),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOG_UNCONNECTED ),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_63_63_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "13" *) 
  RAM64M8 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13 
       (.ADDRA(addrb),
        .ADDRB(addrb),
        .ADDRC(addrb),
        .ADDRD(addrb),
        .ADDRE(addrb),
        .ADDRF(addrb),
        .ADDRG(addrb),
        .ADDRH(addra),
        .DIA(dina[7]),
        .DIB(dina[8]),
        .DIC(dina[9]),
        .DID(dina[10]),
        .DIE(dina[11]),
        .DIF(dina[12]),
        .DIG(dina[13]),
        .DIH(1'b0),
        .DOA(\gen_rd_b.doutb_reg0 [7]),
        .DOB(\gen_rd_b.doutb_reg0 [8]),
        .DOC(\gen_rd_b.doutb_reg0 [9]),
        .DOD(\gen_rd_b.doutb_reg0 [10]),
        .DOE(\gen_rd_b.doutb_reg0 [11]),
        .DOF(\gen_rd_b.doutb_reg0 [12]),
        .DOG(\gen_rd_b.doutb_reg0 [13]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_7_13_DOH_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "32768" *) (* MEMORY_TYPE = "2" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "1024" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "10" *) 
(* P_WIDTH_ADDR_READ_B = "10" *) (* P_WIDTH_ADDR_WRITE_A = "10" *) (* P_WIDTH_ADDR_WRITE_B = "10" *) 
(* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "1" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) (* WRITE_MODE_A = "0" *) 
(* WRITE_MODE_B = "0" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module sys_top_t4nfc_hlper_0_0_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ;
  wire \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "1023" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "gen_wr_b.gen_word_narrow.mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DBITERR_UNCONNECTED ),
        .DINADIN(dina),
        .DINBDIN(dinb),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(douta),
        .DOUTBDOUT(doutb),
        .DOUTPADOUTP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_b.gen_word_narrow.mem_reg_bram_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ,\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0 }));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1 
       (.I0(wea),
        .I1(ena),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2 
       (.I0(web),
        .I1(enb),
        .O(\gen_wr_b.gen_word_narrow.mem_reg_bram_0_i_2_n_0 ));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "64" *) (* BYTE_WRITE_WIDTH_B = "64" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_MODE = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "1" *) (* MEMORY_SIZE = "1024" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "distributed" *) 
(* P_MIN_WIDTH_DATA = "64" *) (* P_MIN_WIDTH_DATA_A = "64" *) (* P_MIN_WIDTH_DATA_B = "64" *) 
(* P_MIN_WIDTH_DATA_ECC = "64" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "64" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "64" *) (* P_WIDTH_COL_WRITE_B = "64" *) (* READ_DATA_WIDTH_A = "64" *) 
(* READ_DATA_WIDTH_B = "64" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "1" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "64" *) (* WRITE_DATA_WIDTH_B = "64" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "1" *) (* XPM_MODULE = "TRUE" *) (* rsta_loop_iter = "64" *) 
(* rstb_loop_iter = "64" *) 
module sys_top_t4nfc_hlper_0_0_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [63:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [63:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [63:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [63:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [63:0]dina;
  wire [63:0]doutb;
  wire ena;
  wire enb;
  wire [63:0]\gen_rd_b.doutb_reg0 ;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(doutb[0]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [10]),
        .Q(doutb[10]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [11]),
        .Q(doutb[11]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [12]),
        .Q(doutb[12]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [13]),
        .Q(doutb[13]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [14]),
        .Q(doutb[14]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [15]),
        .Q(doutb[15]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [16]),
        .Q(doutb[16]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [17]),
        .Q(doutb[17]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [18]),
        .Q(doutb[18]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [19]),
        .Q(doutb[19]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(doutb[1]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [20]),
        .Q(doutb[20]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [21]),
        .Q(doutb[21]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [22]),
        .Q(doutb[22]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [23]),
        .Q(doutb[23]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [24]),
        .Q(doutb[24]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [25]),
        .Q(doutb[25]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [26]),
        .Q(doutb[26]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [27]),
        .Q(doutb[27]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [28]),
        .Q(doutb[28]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [29]),
        .Q(doutb[29]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(doutb[2]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [30]),
        .Q(doutb[30]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [31]),
        .Q(doutb[31]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[32] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [32]),
        .Q(doutb[32]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[33] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [33]),
        .Q(doutb[33]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[34] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [34]),
        .Q(doutb[34]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[35] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [35]),
        .Q(doutb[35]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[36] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [36]),
        .Q(doutb[36]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[37] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [37]),
        .Q(doutb[37]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[38] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [38]),
        .Q(doutb[38]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[39] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [39]),
        .Q(doutb[39]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(doutb[3]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[40] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [40]),
        .Q(doutb[40]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[41] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [41]),
        .Q(doutb[41]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[42] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [42]),
        .Q(doutb[42]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[43] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [43]),
        .Q(doutb[43]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[44] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [44]),
        .Q(doutb[44]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[45] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [45]),
        .Q(doutb[45]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[46] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [46]),
        .Q(doutb[46]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[47] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [47]),
        .Q(doutb[47]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[48] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [48]),
        .Q(doutb[48]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[49] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [49]),
        .Q(doutb[49]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(doutb[4]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[50] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [50]),
        .Q(doutb[50]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[51] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [51]),
        .Q(doutb[51]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[52] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [52]),
        .Q(doutb[52]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[53] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [53]),
        .Q(doutb[53]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[54] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [54]),
        .Q(doutb[54]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[55] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [55]),
        .Q(doutb[55]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[56] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [56]),
        .Q(doutb[56]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[57] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [57]),
        .Q(doutb[57]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[58] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [58]),
        .Q(doutb[58]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[59] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [59]),
        .Q(doutb[59]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(doutb[5]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[60] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [60]),
        .Q(doutb[60]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[61] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [61]),
        .Q(doutb[61]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[62] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [62]),
        .Q(doutb[62]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[63] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [63]),
        .Q(doutb[63]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(doutb[6]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(doutb[7]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(doutb[8]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID(dina[7:6]),
        .DIE(dina[9:8]),
        .DIF(dina[11:10]),
        .DIG(dina[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\gen_rd_b.doutb_reg0 [7:6]),
        .DOE(\gen_rd_b.doutb_reg0 [9:8]),
        .DOF(\gen_rd_b.doutb_reg0 [11:10]),
        .DOG(\gen_rd_b.doutb_reg0 [13:12]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[15:14]),
        .DIB(dina[17:16]),
        .DIC(dina[19:18]),
        .DID(dina[21:20]),
        .DIE(dina[23:22]),
        .DIF(dina[25:24]),
        .DIG(dina[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [15:14]),
        .DOB(\gen_rd_b.doutb_reg0 [17:16]),
        .DOC(\gen_rd_b.doutb_reg0 [19:18]),
        .DOD(\gen_rd_b.doutb_reg0 [21:20]),
        .DOE(\gen_rd_b.doutb_reg0 [23:22]),
        .DOF(\gen_rd_b.doutb_reg0 [25:24]),
        .DOG(\gen_rd_b.doutb_reg0 [27:26]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[29:28]),
        .DIB(dina[31:30]),
        .DIC(dina[33:32]),
        .DID(dina[35:34]),
        .DIE(dina[37:36]),
        .DIF(dina[39:38]),
        .DIG(dina[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [29:28]),
        .DOB(\gen_rd_b.doutb_reg0 [31:30]),
        .DOC(\gen_rd_b.doutb_reg0 [33:32]),
        .DOD(\gen_rd_b.doutb_reg0 [35:34]),
        .DOE(\gen_rd_b.doutb_reg0 [37:36]),
        .DOF(\gen_rd_b.doutb_reg0 [39:38]),
        .DOG(\gen_rd_b.doutb_reg0 [41:40]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[43:42]),
        .DIB(dina[45:44]),
        .DIC(dina[47:46]),
        .DID(dina[49:48]),
        .DIE(dina[51:50]),
        .DIF(dina[53:52]),
        .DIG(dina[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [43:42]),
        .DOB(\gen_rd_b.doutb_reg0 [45:44]),
        .DOC(\gen_rd_b.doutb_reg0 [47:46]),
        .DOD(\gen_rd_b.doutb_reg0 [49:48]),
        .DOE(\gen_rd_b.doutb_reg0 [51:50]),
        .DOF(\gen_rd_b.doutb_reg0 [53:52]),
        .DOG(\gen_rd_b.doutb_reg0 [55:54]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "63" *) 
  RAM32M16 #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .INIT_E(64'h0000000000000000),
    .INIT_F(64'h0000000000000000),
    .INIT_G(64'h0000000000000000),
    .INIT_H(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addrb}),
        .ADDRE({1'b0,addrb}),
        .ADDRF({1'b0,addrb}),
        .ADDRG({1'b0,addrb}),
        .ADDRH({1'b0,addra}),
        .DIA(dina[57:56]),
        .DIB(dina[59:58]),
        .DIC(dina[61:60]),
        .DID(dina[63:62]),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [57:56]),
        .DOB(\gen_rd_b.doutb_reg0 [59:58]),
        .DOC(\gen_rd_b.doutb_reg0 [61:60]),
        .DOD(\gen_rd_b.doutb_reg0 [63:62]),
        .DOE(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_56_63_DOH_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(ena));
endmodule

(* ADDR_WIDTH_A = "10" *) (* ADDR_WIDTH_B = "10" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "common_clock" *) (* ECC_MODE = "no_ecc" *) (* MEMORY_INIT_FILE = "none" *) 
(* MEMORY_INIT_PARAM = "0" *) (* MEMORY_OPTIMIZATION = "true" *) (* MEMORY_PRIMITIVE = "auto" *) 
(* MEMORY_SIZE = "32768" *) (* MESSAGE_CONTROL = "0" *) (* ORIG_REF_NAME = "xpm_memory_tdpram" *) 
(* P_CLOCKING_MODE = "0" *) (* P_ECC_MODE = "0" *) (* P_MEMORY_OPTIMIZATION = "1" *) 
(* P_MEMORY_PRIMITIVE = "0" *) (* P_WAKEUP_TIME = "0" *) (* P_WRITE_MODE_A = "0" *) 
(* P_WRITE_MODE_B = "0" *) (* READ_DATA_WIDTH_A = "32" *) (* READ_DATA_WIDTH_B = "32" *) 
(* READ_LATENCY_A = "1" *) (* READ_LATENCY_B = "1" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "1" *) 
(* WAKEUP_TIME = "disable_sleep" *) (* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) 
(* WRITE_MODE_A = "write_first" *) (* WRITE_MODE_B = "write_first" *) (* XPM_MODULE = "TRUE" *) 
module sys_top_t4nfc_hlper_0_0_xpm_memory_tdpram
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [31:0]dina;
  wire [31:0]dinb;
  wire [31:0]douta;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire sleep;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED;
  wire NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* ADDR_WIDTH_A = "10" *) 
  (* ADDR_WIDTH_B = "10" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "1023" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "0" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "32768" *) 
  (* MEMORY_TYPE = "2" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "1024" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "10" *) 
  (* P_WIDTH_ADDR_READ_B = "10" *) 
  (* P_WIDTH_ADDR_WRITE_A = "10" *) 
  (* P_WIDTH_ADDR_WRITE_B = "10" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "1" *) 
  (* READ_LATENCY_B = "1" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "1" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "0" *) 
  (* WRITE_MODE_B = "0" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  sys_top_t4nfc_hlper_0_0_xpm_memory_base__parameterized0 xpm_memory_base_inst
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterra(NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED),
        .dbiterrb(NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rstb(1'b0),
        .sbiterra(NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED),
        .sbiterrb(NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED),
        .sleep(sleep),
        .wea(wea),
        .web(web));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
