

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Mon Aug  5 13:58:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_1_fp3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  792089|  792089|  792089|  792089|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop               |  792088|  792088|     72008|          -|          -|    11|    no    |
        | + Col_Loop              |   72006|   72006|      6546|          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    387|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        2|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    213|    -|
|Register         |        -|      -|     290|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     743|   1570|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U17  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U19  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U18  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  962|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_2_bias_U     |conv_2_conv_2_bias    |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_2_weights_U  |conv_2_conv_2_weig8j  |        2|   0|   0|    0|   864|   32|     1|        27648|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        2|  32|   8|    0|   880|   64|     2|        28160|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln26_fu_418_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln26_1_fu_475_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln26_2_fu_444_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_485_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_4_fu_536_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln26_5_fu_549_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_559_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_408_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_356_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln35_fu_314_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln8_fu_280_p2      |     +    |      0|  0|  15|           7|           4|
    |c_fu_304_p2            |     +    |      0|  0|  13|           4|           1|
    |ch_fu_522_p2           |     +    |      0|  0|  12|           3|           1|
    |f_fu_338_p2            |     +    |      0|  0|  15|           5|           1|
    |r_fu_292_p2            |     +    |      0|  0|  13|           4|           1|
    |wc_fu_434_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_376_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_469_p2   |     -    |      0|  0|  15|           7|           7|
    |sub_ln26_2_fu_510_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_398_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_604_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_298_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_332_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln18_fu_370_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_428_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_516_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln34_1_fu_592_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_586_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_286_p2     |   icmp   |      0|  0|   9|           4|           4|
    |or_ln34_fu_598_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 387|         178|         165|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  93|         19|    1|         19|
    |c_0_reg_169      |   9|          2|    4|          8|
    |ch_0_reg_250     |   9|          2|    3|          6|
    |f_0_reg_181      |   9|          2|    5|         10|
    |grp_fu_261_p0    |  15|          3|   32|         96|
    |grp_fu_261_p1    |  15|          3|   32|         96|
    |phi_mul_reg_157  |   9|          2|    7|         14|
    |r_0_reg_145      |   9|          2|    4|          8|
    |w_sum_0_reg_203  |   9|          2|   32|         64|
    |w_sum_1_reg_215  |   9|          2|   32|         64|
    |w_sum_2_reg_238  |   9|          2|   32|         64|
    |wc_0_reg_227     |   9|          2|    2|          4|
    |wr_0_reg_192     |   9|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 213|         45|  188|        457|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln8_reg_618        |   7|   0|    7|          0|
    |ap_CS_fsm              |  18|   0|   18|          0|
    |c_0_reg_169            |   4|   0|    4|          0|
    |c_reg_634              |   4|   0|    4|          0|
    |ch_0_reg_250           |   3|   0|    3|          0|
    |ch_reg_711             |   3|   0|    3|          0|
    |conv_out_addr_reg_662  |  11|   0|   11|          0|
    |f_0_reg_181            |   5|   0|    5|          0|
    |f_reg_647              |   5|   0|    5|          0|
    |mul_ln26_reg_680       |   8|   0|    8|          0|
    |phi_mul_reg_157        |   7|   0|    7|          0|
    |r_0_reg_145            |   4|   0|    4|          0|
    |r_reg_626              |   4|   0|    4|          0|
    |sext_ln26_reg_675      |   6|   0|    6|          0|
    |sub_ln26_1_reg_698     |   6|   0|    7|          1|
    |sub_ln26_2_reg_703     |  10|   0|   11|          1|
    |tmp_s_reg_736          |  32|   0|   32|          0|
    |w_sum_0_reg_203        |  32|   0|   32|          0|
    |w_sum_1_reg_215        |  32|   0|   32|          0|
    |w_sum_2_reg_238        |  32|   0|   32|          0|
    |w_sum_reg_751          |  32|   0|   32|          0|
    |wc_0_reg_227           |   2|   0|    2|          0|
    |wc_reg_693             |   2|   0|    2|          0|
    |wr_0_reg_192           |   2|   0|    2|          0|
    |wr_reg_670             |   2|   0|    2|          0|
    |zext_ln14_reg_639      |   7|   0|   12|          5|
    |zext_ln26_reg_652      |   5|   0|   64|         59|
    |zext_ln35_1_reg_657    |   5|   0|   11|          6|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 290|   0|  362|         72|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     conv_2     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     conv_2     | return value |
|conv_out_address0        | out |   11|  ap_memory |    conv_out    |     array    |
|conv_out_ce0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_we0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_d0              | out |   32|  ap_memory |    conv_out    |     array    |
|max_pool_1_out_address0  | out |   10|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_q0        |  in |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

