// Seed: 3389774078
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  assign id_4 = 1 ? id_1 == 1'b0 : 1;
  xnor (id_2, id_3, id_5, id_6, id_7);
  module_0();
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri1  id_1,
    output wire  id_2,
    input  uwire id_3,
    output wor   id_4
);
  assign id_4 = 1 - id_3 ? 1 : id_1 == 1 ? 1 : 1 ? 1 : id_1 ? id_3 : 1;
  assign id_2 = 1;
  module_0();
  assign id_2 = 1;
  id_6(
      .id_0(1), .id_1(1)
  );
endmodule
