
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123545                       # Number of seconds simulated
sim_ticks                                123545426085                       # Number of ticks simulated
final_tick                               688843857912                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162182                       # Simulator instruction rate (inst/s)
host_op_rate                                   204398                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2116834                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378856                       # Number of bytes of host memory used
host_seconds                                 58363.29                       # Real time elapsed on the host
sim_insts                                  9465452978                       # Number of instructions simulated
sim_ops                                   11929365443                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2073344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4044544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      4062080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1225600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      4054528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2074368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3412608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2026368                       # Number of bytes read from this memory
system.physmem.bytes_read::total             23012480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5283456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5283456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        31598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        31735                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9575                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        31676                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        16206                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        26661                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        15831                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                179785                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           41277                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                41277                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16782038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        42478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     32737303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        39370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     32879242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        42478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9920238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        39370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     32818115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        36262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16790326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40406                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27622293                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16401805                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               186267357                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        42478                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        39370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        42478                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        39370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        36262                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40406                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             315997                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42765290                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42765290                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42765290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16782038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        42478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     32737303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        39370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     32879242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        42478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9920238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        39370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     32818115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        36262                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16790326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40406                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27622293                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16401805                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              229032647                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296272006                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21807264                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19463437                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739630                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14442380                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14204666                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310528                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52138                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230276176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123899425                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21807264                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15515194                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27611229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5717822                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5423197                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13937264                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1707487                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267279042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239667813     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4201300      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134959      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4155990      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1333968      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3837633      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          607442      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          990621      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10349316      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267279042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073606                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418195                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228290466                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7462116                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27556166                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22255                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3948035                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2065663                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20375                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138617253                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38384                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3948035                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228520122                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4624418                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2114111                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27330571                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       741781                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138419469                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          180                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106800                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       554870                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181428792                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627414129                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627414129                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34394460                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18597                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9408                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1769845                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24944794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26156                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       925500                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137709428                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18661                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128905343                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82349                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24939026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51152279                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267279042                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482288                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095652                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210819533     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17716911      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18922162      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10968532      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5678745      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1421585      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678821      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39343      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33410      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267279042                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215195     57.29%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87398     23.27%     80.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        73046     19.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101096063     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012779      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22755487     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031824      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128905343                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435091                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375639                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002914                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525547715                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162667461                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125622562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129280982                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101480                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5106728                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          355                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100391                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3948035                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3814241                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91752                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137728183                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18289                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24944794                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066336                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9403                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         46200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2161                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          355                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       672603                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1843945                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127272694                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22433172                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1632648                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26464775                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19336817                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031603                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429581                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125651072                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125622562                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76003509                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165671012                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.424011                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458762                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25117227                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1728766                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263331007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427659                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296688                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221371752     84.07%     84.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16499659      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10569921      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3353967      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5531985      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1080936      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       686077      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       628185      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3608525      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263331007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3608525                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397455311                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279417616                       # The number of ROB writes
system.switch_cpus0.timesIdled                5137390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28992964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.962720                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.962720                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337528                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337528                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591532551                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163702322                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147166151                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus1.numCycles               296272006                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21954593                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19809902                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1147915                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8282749                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7855430                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1214271                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        50811                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    232837813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138080337                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21954593                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9069701                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27311086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3604740                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      15753539                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13359791                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1153708                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    278330485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.582004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.899369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       251019399     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          975674      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1995318      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          840433      0.30%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4541477      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         4041949      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          783996      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1635705      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12496534      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    278330485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074103                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.466059                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       231268203                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     17337259                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27211330                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        86095                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2427593                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1927849                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          455                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161914255                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2431                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2427593                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       231522497                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       15293853                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1216033                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27064026                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       806478                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161827731                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          207                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        365721                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       284008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         7211                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    189962482                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    762224815                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    762224815                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168649303                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        21313167                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18780                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9472                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1964365                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     38198168                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     19327446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       176609                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       936227                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161516253                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155342090                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        84636                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     12352542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     29600366                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    278330485                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.558121                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.353466                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    222934478     80.10%     80.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16694155      6.00%     86.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13639492      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5902484      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7435076      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7147745      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4056734      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       320502      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       199819      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    278330485                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         393027     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3035261     86.32%     97.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        87949      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97433327     62.72%     62.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1356522      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9304      0.01%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     37258944     23.99%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     19283993     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155342090                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.524323                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3516237                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022635                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    592615538                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173891716                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    154022786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     158858327                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280420                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1458254                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          594                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         4094                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       117135                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        13716                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2427593                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       14781468                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       232719                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161535186                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     38198168                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     19327446                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9475                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        154692                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          105                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         4094                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       670001                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       677180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1347181                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    154258794                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     37135116                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1083296                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            56417269                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20214537                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          19282153                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520666                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             154026900                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            154022786                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83188349                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        163976315                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519870                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507319                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    125183219                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    147112046                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     14440638                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18753                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1173304                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    275902892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533202                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    222490714     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19542220      7.08%     87.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9143961      3.31%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      9036025      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2469062      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     10443080      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       784108      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       572243      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1421479      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    275902892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    125183219                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     147112046                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              55950218                       # Number of memory references committed
system.switch_cpus1.commit.loads             36739907                       # Number of loads committed
system.switch_cpus1.commit.membars               9362                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19426341                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130818508                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1424900                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1421479                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           436033720                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          325533203                       # The number of ROB writes
system.switch_cpus1.timesIdled                5064551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17941521                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          125183219                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            147112046                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    125183219                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.366707                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.366707                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422528                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422528                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       762651781                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178842833                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      192844071                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18724                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus2.numCycles               296272006                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22031655                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19879942                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1152517                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8311316                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7882036                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1219245                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        50908                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    233725729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             138572029                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22031655                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9101281                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27407967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3616633                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      15092418                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13410533                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1158509                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    278661329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.583371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.901362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       251253362     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          978765      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2000158      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          846671      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4556999      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         4056809      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          788336      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1640110      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12540119      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    278661329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074363                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.467719                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       232161123                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     16670947                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27308193                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        86293                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       2434768                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1934088                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          447                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162489276                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2415                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       2434768                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       232415419                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       14626830                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1218000                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27160892                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       805415                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     162403820                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          252                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        363920                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       285202                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         6694                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    190643886                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    764940255                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    764940255                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169269109                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        21374765                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18846                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9504                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1963975                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     38335892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     19398121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       177625                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       943809                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         162091517                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18904                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        155905908                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        84573                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     12378486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     29653999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           83                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    278661329                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.559482                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.354895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    223067730     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16754087      6.01%     86.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13686641      4.91%     90.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      5920950      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7462421      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      7174001      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      4073278      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       321436      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       200785      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    278661329                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         394060     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3047311     86.34%     97.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        88250      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     97784169     62.72%     62.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1361408      0.87%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9338      0.01%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     37396390     23.99%     87.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     19354603     12.41%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     155905908                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.526226                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3529621                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022639                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    594087339                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    174493004                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    154583713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     159435529                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       281650                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1460218                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          574                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         4108                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       116875                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        13762                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       2434768                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       14119263                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       231769                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    162110517                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     38335892                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     19398121                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9508                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        154305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          103                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         4108                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       673055                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       679070                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1352125                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    154820240                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     37272697                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1085668                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   96                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            56625519                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20288420                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          19352822                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.522561                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             154587906                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            154583713                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83487493                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        164544346                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521763                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507386                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    125644201                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    147653547                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     14474228                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18821                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1178007                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    276226561                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534538                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356805                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    222621676     80.59%     80.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19610082      7.10%     87.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9177169      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      9067172      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2478799      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     10484528      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       786328      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       574649      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1426158      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    276226561                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    125644201                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     147653547                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              56156913                       # Number of memory references committed
system.switch_cpus2.commit.loads             36875667                       # Number of loads committed
system.switch_cpus2.commit.membars               9396                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19497887                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        131299901                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1430104                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1426158                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           436927801                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          326690569                       # The number of ROB writes
system.switch_cpus2.timesIdled                5084260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17610677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          125644201                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            147653547                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    125644201                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.358024                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.358024                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.424084                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.424084                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       765434444                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179496665                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193538404                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18792                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus3.numCycles               296272006                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        24043410                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19672470                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2350690                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10151273                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9489586                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2486656                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       107421                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    231706759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             134374547                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           24043410                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11976242                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             28072558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6388105                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6347667                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         14173338                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2352211                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    270133871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.610979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       242061313     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1314849      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2082095      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2817237      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2899501      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2452710      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1379023      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2037412      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13089731      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    270133871                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081153                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.453551                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       229326738                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      8748013                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28020425                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        32213                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4006481                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3957776                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          382                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     164918262                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1988                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4006481                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       229957492                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1732350                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      5560295                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27429016                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1448234                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     164853962                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        214075                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       622109                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    230018894                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    766924041                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    766924041                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    199705236                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30313647                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41306                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21675                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4273968                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15448960                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8365900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        98039                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1988331                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         164649838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        41452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        156475421                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        21386                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18027008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     43012148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1864                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    270133871                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579251                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270255                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    203891245     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     27257644     10.09%     85.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13804352      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10397250      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8170577      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3314499      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2068943      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1086026      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       143335      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    270133871                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          29639     11.40%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         95677     36.80%     48.21% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       134646     51.79%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    131599118     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2332788      1.49%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        19628      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14184825      9.07%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8339062      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     156475421                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.528148                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             259962                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001661                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    583366061                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    182718941                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    154135853                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     156735383                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       316781                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2475779                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          648                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       113075                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4006481                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1383212                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       141453                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    164691448                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        62837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15448960                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8365900                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21678                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        119040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          648                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1370941                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1315477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2686418                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    154324226                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13346927                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2151195                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  158                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21685681                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21936494                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8338754                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.520887                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             154136117                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            154135853                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         88482012                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        238409832                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.520251                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371134                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    116416175                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    143248144                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21443331                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        39588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2380423                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    266127390                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.538269                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386725                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    207357312     77.92%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     29129706     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11004637      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5245390      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4428001      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2536145      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2212870      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1003587      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3209742      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    266127390                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    116416175                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     143248144                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21226006                       # Number of memory references committed
system.switch_cpus3.commit.loads             12973181                       # Number of loads committed
system.switch_cpus3.commit.membars              19750                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          20656988                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        129064365                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2949747                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3209742                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           427608330                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          333389507                       # The number of ROB writes
system.switch_cpus3.timesIdled                3510814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               26138135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          116416175                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            143248144                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    116416175                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.544939                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.544939                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392937                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392937                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       694596230                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      214709749                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      152873624                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         39554                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus4.numCycles               296272006                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21980162                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19833432                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1151281                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8325574                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7864281                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1216007                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        51005                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    233192575                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             138251099                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21980162                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9080288                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27343609                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3613309                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      15439284                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13380984                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1157220                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    278408635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.900169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       251065026     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          975773      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1996261      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          843382      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4545876      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4046881      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          787302      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1637618      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12510516      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    278408635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074189                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466636                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       231601495                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     17044324                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27244049                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        86044                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2432718                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1929563                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          449                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     162113785                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2434                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2432718                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       231857373                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       14986025                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1226379                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27095246                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       810889                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     162028882                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          262                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        369504                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       284939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         6126                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    190208484                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    763174588                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    763174588                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    168844685                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21363765                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        18811                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9493                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1977517                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38242064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19350094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       176691                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       939785                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         161716124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        18871                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        155530326                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        84258                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12378628                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29647329                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           94                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    278408635                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558640                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353917                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    222932789     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16730082      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13658134      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5907714      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7443088      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7154405      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4060586      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       321755      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       200082      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    278408635                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         392957     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3038143     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        87962      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     97555288     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1358058      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9315      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37301105     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19306560     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     155530326                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524958                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3519062                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022626                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    593072605                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    174117730                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    154210731                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     159049388                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       279807                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1459316                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          600                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4113                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       117383                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        13732                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2432718                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       14466914                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       233725                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    161735084                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1530                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38242064                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19350094                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9497                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        154953                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          120                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4113                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       672574                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       678268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1350842                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    154445238                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37176884                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1085086                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            56481627                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20237667                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19304743                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521295                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             154214797                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            154210731                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83288331                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        164178444                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520504                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507304                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    125328693                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    147282777                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14469729                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        18777                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1176740                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    275975917                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533680                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355832                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    222498629     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19568415      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9155630      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9045014      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2471974      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10455614      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       784673      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       573688      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1422280      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    275975917                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    125328693                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     147282777                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              56015452                       # Number of memory references committed
system.switch_cpus4.commit.loads             36782745                       # Number of loads committed
system.switch_cpus4.commit.membars               9374                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19448888                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        130970241                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1426516                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1422280                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           436305766                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          325937997                       # The number of ROB writes
system.switch_cpus4.timesIdled                5072446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               17863371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          125328693                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            147282777                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    125328693                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.363960                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.363960                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.423019                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.423019                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       763575974                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      179069565                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      193079042                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         18748                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus5.numCycles               296272006                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        21812213                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19469641                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1738902                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     14453123                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        14209874                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1310625                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        52183                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    230314795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             123931967                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           21812213                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     15520499                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27618664                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5716356                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5414888                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13939300                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1706858                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    267316050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.760180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       239697386     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         4203385      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2134713      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         4158183      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1333686      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3839537      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          609039      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          989373      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10350748      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    267316050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073622                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418305                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       228331083                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7451767                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27563625                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        22287                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3947284                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      2064557                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        20378                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     138646266                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        38380                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3947284                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       228560400                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4628463                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      2099474                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27337869                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       742556                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     138449578                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          191                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        107037                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       555054                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    181474160                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    627543699                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    627543699                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    147077159                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        34396975                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        18600                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         9409                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1771451                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     24950539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      4066821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        26553                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       925189                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         137739932                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        18663                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        128940115                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        82203                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     24936670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     51126188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    267316050                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482351                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095703                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    210841677     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     17717525      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     18932292      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     10974437      4.11%     96.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      5675607      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1420960      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1680768      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        39413      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        33371      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    267316050                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         215312     57.32%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.32% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         87333     23.25%     80.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        73018     19.44%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    101121625     78.43%     78.43% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1013014      0.79%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         9192      0.01%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     22763525     17.65%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      4032759      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     128940115                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.435209                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             375663                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    525654146                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    162695620                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    125660031                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     129315778                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       103070                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      5105399                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          365                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       100006                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3947284                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3819473                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        91217                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    137758693                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        18246                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     24950539                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      4066821                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         9402                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         45869                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         2162                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          365                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1171498                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       672318                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1843816                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    127311628                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     22443535                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1628487                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   98                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            26476072                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19342944                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           4032537                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429712                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             125688298                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            125660031                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         76031042                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        165713281                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.424137                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458811                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    100030948                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    112649659                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     25114074                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        18539                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1728033                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    263368766                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.427726                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.296820                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    221397986     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16503519      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10574098      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      3354976      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      5532954      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1080520      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       685860      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       627384      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3611469      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    263368766                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    100030948                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     112649659                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              23811948                       # Number of memory references committed
system.switch_cpus5.commit.loads             19845133                       # Number of loads committed
system.switch_cpus5.commit.membars               9249                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          17273176                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         98465280                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1412436                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3611469                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           397520653                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          279477907                       # The number of ROB writes
system.switch_cpus5.timesIdled                5138658                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               28955956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          100030948                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            112649659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    100030948                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.961803                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.961803                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.337632                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.337632                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       591720588                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      163752244                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      147208205                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         18522                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus6.numCycles               296272006                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22877188                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18706756                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2236591                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9680019                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9050064                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2356613                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        99736                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    222302693                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             129733205                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22877188                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11406677                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27201926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6462820                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6164308                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13665793                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2252279                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    259846343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       232644417     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1470995      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2331566      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3703334      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1548007      0.60%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1738604      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1826365      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1201782      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13381273      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    259846343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077217                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437885                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       220276691                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      8206488                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27118180                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        68069                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4176913                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3753236                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          482                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     158454283                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3176                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4176913                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       220593129                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2122164                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5144808                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         26873881                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       935446                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     158363633                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        30199                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        270588                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       348082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        46729                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    219863249                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    736680010                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    736680010                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    188062644                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        31800605                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40368                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22187                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2818121                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15101779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8116910                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       244682                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1838951                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         158165545                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        40496                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        149863380                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       186012                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     19724546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     43821274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3827                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    259846343                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576738                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268765                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    196620877     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25392959      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13885168      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9453679      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8834848      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2550104      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1973452      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       673624      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       461632      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    259846343                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34881     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        106286     38.44%     51.06% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       135319     48.94%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    125551879     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2364748      1.58%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18179      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13851972      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8076602      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     149863380                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505830                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             276486                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    560035601                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    177932228                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    147472905                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     150139866                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       452379                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2690922                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          491                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1677                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       227901                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9345                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4176913                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1361002                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       135948                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    158206194                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        22137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15101779                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8116910                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22179                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100405                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1677                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1310626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1270014                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2580640                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    147744835                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13033273                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2118545                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  153                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21107891                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20802159                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8074618                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498680                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             147473889                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            147472905                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         86223938                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        225208283                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497762                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382863                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    110463591                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    135398000                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22808582                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        36669                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2283832                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    255669430                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529582                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382678                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    200701952     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26618589     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10365196      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5583225      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4185295      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2333551      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1437824      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1286919      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3156879      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    255669430                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    110463591                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     135398000                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20299866                       # Number of memory references committed
system.switch_cpus6.commit.loads             12410857                       # Number of loads committed
system.switch_cpus6.commit.membars              18294                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19435547                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        122003455                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2750228                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3156879                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           410718392                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          320590294                       # The number of ROB writes
system.switch_cpus6.timesIdled                3589219                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               36425663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          110463591                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            135398000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    110463591                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.682078                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.682078                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372845                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372845                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       666276287                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      204433850                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      147792669                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         36636                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               296272006                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23380279                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19174348                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2285790                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9612218                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9124957                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2395578                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       102478                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    222817671                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             132855035                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23380279                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11520535                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             29215992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6507543                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      11755255                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13726611                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2268420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    267974557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       238758565     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3167074      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3668609      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2010230      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2312235      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1273834      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          866062      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2264448      0.85%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13653500      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    267974557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078915                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.448423                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       221006743                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     13600782                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         28969974                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       232703                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4164351                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3794885                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        21289                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162167139                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts       104676                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4164351                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       221363482                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        5172787                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      7431190                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         28859372                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       983371                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162065637                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          239                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        256803                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       452524                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    225224225                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    754552000                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    754552000                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    192196422                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        33027789                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        42059                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        23303                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2626714                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15465380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8424122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       222451                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1873903                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         161819769                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        42130                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        152864898                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       217013                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20319361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     47037950                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4381                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    267974557                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.570446                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261184                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    203574197     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     25894876      9.66%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13914413      5.19%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9642105      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8425036      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      4305754      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1044946      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       669549      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       503681      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    267974557                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          40430     12.29%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        140643     42.77%     55.06% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       147785     44.94%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    127959435     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2391088      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18717      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14132105      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8363553      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     152864898                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.515961                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             328858                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002151                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    574250224                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    182182712                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    150322128                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     153193756                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       384711                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2731531                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          942                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1455                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       186159                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         9361                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked          998                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4164351                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        4598799                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       172771                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    161862031                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        66131                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15465380                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8424122                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        23273                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        120800                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1455                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1322443                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1286173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2608616                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    150608472                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13269800                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2256426                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21631469                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21076645                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8361669                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.508345                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             150324523                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            150322128                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         89339669                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        234030408                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.507379                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381744                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    112862449                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    138468196                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     23395514                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37749                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2298711                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    263810206                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524878                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.343170                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    207242541     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26233159      9.94%     88.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10994046      4.17%     92.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      6606696      2.50%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4570744      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2954091      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1532689      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1232628      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2443612      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    263810206                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    112862449                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     138468196                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20971812                       # Number of memory references committed
system.switch_cpus7.commit.loads             12733849                       # Number of loads committed
system.switch_cpus7.commit.membars              18834                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19818370                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        124833356                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2817135                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2443612                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           423229550                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          327891843                       # The number of ROB writes
system.switch_cpus7.timesIdled                3412147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               28297449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          112862449                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            138468196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    112862449                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.625072                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.625072                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.380942                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.380942                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       679347582                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      208631340                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      151343365                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37714                       # number of misc regfile writes
system.l20.replacements                         16233                       # number of replacements
system.l20.tagsinuse                      4095.800321                       # Cycle average of tags in use
system.l20.total_refs                          258803                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20329                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.730729                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.288583                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.006601                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3004.793600                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1032.711538                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012522                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001711                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733592                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.252127                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46130                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46131                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8269                       # number of Writeback hits
system.l20.Writeback_hits::total                 8269                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           83                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   83                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46213                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46214                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46213                       # number of overall hits
system.l20.overall_hits::total                  46214                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16233                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16198                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16233                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16198                       # number of overall misses
system.l20.overall_misses::total                16233                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19967668                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7262822263                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7282789931                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19967668                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7262822263                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7282789931                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19967668                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7262822263                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7282789931                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62328                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62364                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8269                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8269                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           83                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               83                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62411                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62447                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62411                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62447                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259883                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260294                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259538                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259948                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259538                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259948                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 570504.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 448377.717187                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 448641.035606                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 570504.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 448377.717187                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 448641.035606                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 570504.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 448377.717187                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 448641.035606                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2445                       # number of writebacks
system.l20.writebacks::total                     2445                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16233                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16233                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16233                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17454132                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6099066225                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6116520357                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17454132                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6099066225                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6116520357                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17454132                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6099066225                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6116520357                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259883                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260294                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259538                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259948                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259538                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259948                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 498689.485714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 376532.054883                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 376795.438736                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 498689.485714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 376532.054883                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 376795.438736                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 498689.485714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 376532.054883                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 376795.438736                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         31639                       # number of replacements
system.l21.tagsinuse                      4095.906219                       # Cycle average of tags in use
system.l21.total_refs                          428520                       # Total number of references to valid blocks.
system.l21.sampled_refs                         35735                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.991605                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.521147                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.923141                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3385.383761                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           696.078170                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002569                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000958                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.826510                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.169941                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        58974                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  58975                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           23864                       # number of Writeback hits
system.l21.Writeback_hits::total                23864                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           87                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        59061                       # number of demand (read+write) hits
system.l21.demand_hits::total                   59062                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        59061                       # number of overall hits
system.l21.overall_hits::total                  59062                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        31598                       # number of ReadReq misses
system.l21.ReadReq_misses::total                31639                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        31598                       # number of demand (read+write) misses
system.l21.demand_misses::total                 31639                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        31598                       # number of overall misses
system.l21.overall_misses::total                31639                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     37806157                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  17144102104                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    17181908261                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     37806157                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  17144102104                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     17181908261                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     37806157                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  17144102104                       # number of overall miss cycles
system.l21.overall_miss_latency::total    17181908261                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        90572                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              90614                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        23864                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            23864                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           87                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        90659                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               90701                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        90659                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              90701                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.348872                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.349162                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.348537                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.348827                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.348537                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.348827                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 922101.390244                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 542569.216533                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 543061.040520                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 922101.390244                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 542569.216533                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 543061.040520                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 922101.390244                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 542569.216533                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 543061.040520                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5710                       # number of writebacks
system.l21.writebacks::total                     5710                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        31598                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           31639                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        31598                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            31639                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        31598                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           31639                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     34861329                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  14873821815                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  14908683144                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     34861329                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  14873821815                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  14908683144                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     34861329                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  14873821815                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  14908683144                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.348872                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.349162                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.348537                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.348827                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.348537                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.348827                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 850276.317073                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 470720.356193                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 471212.211005                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 850276.317073                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 470720.356193                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 471212.211005                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 850276.317073                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 470720.356193                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 471212.211005                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         31773                       # number of replacements
system.l22.tagsinuse                      4095.906966                       # Cycle average of tags in use
system.l22.total_refs                          428925                       # Total number of references to valid blocks.
system.l22.sampled_refs                         35869                       # Sample count of references to valid blocks.
system.l22.avg_refs                         11.958098                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.535623                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     3.536433                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3384.736595                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           697.098316                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002572                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000863                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.826352                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.170190                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        59236                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  59237                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           24007                       # number of Writeback hits
system.l22.Writeback_hits::total                24007                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           87                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        59323                       # number of demand (read+write) hits
system.l22.demand_hits::total                   59324                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        59323                       # number of overall hits
system.l22.overall_hits::total                  59324                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        31735                       # number of ReadReq misses
system.l22.ReadReq_misses::total                31773                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        31735                       # number of demand (read+write) misses
system.l22.demand_misses::total                 31773                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        31735                       # number of overall misses
system.l22.overall_misses::total                31773                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     43062854                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  16351675706                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    16394738560                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     43062854                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  16351675706                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     16394738560                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     43062854                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  16351675706                       # number of overall miss cycles
system.l22.overall_miss_latency::total    16394738560                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        90971                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              91010                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        24007                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            24007                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           87                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        91058                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               91097                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        91058                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              91097                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.348847                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.349115                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.348514                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.348782                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.348514                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.348782                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst      1133233                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 515256.836490                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 515995.926101                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst      1133233                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 515256.836490                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 515995.926101                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst      1133233                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 515256.836490                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 515995.926101                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5728                       # number of writebacks
system.l22.writebacks::total                     5728                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        31735                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           31773                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        31735                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            31773                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        31735                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           31773                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     40333304                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  14072313348                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  14112646652                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     40333304                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  14072313348                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  14112646652                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     40333304                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  14072313348                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  14112646652                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.348847                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.349115                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.348514                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.348782                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.348514                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.348782                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1061402.736842                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 443431.963069                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 444171.046234                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1061402.736842                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 443431.963069                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 444171.046234                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1061402.736842                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 443431.963069                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 444171.046234                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9619                       # number of replacements
system.l23.tagsinuse                      4095.380297                       # Cycle average of tags in use
system.l23.total_refs                          331289                       # Total number of references to valid blocks.
system.l23.sampled_refs                         13715                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.155231                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.533089                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.246373                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2587.659347                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1416.941488                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019173                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002990                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.631753                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.345933                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        37725                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  37727                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11613                       # number of Writeback hits
system.l23.Writeback_hits::total                11613                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          177                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  177                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        37902                       # number of demand (read+write) hits
system.l23.demand_hits::total                   37904                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        37902                       # number of overall hits
system.l23.overall_hits::total                  37904                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9576                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9617                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9576                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9617                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9576                       # number of overall misses
system.l23.overall_misses::total                 9617                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     30432159                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4458372185                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4488804344                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     30432159                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4458372185                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4488804344                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     30432159                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4458372185                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4488804344                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        47301                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              47344                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11613                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11613                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          177                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              177                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        47478                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               47521                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        47478                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              47521                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.202448                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.203130                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201693                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.202374                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201693                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.202374                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 742247.780488                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 465577.713555                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 466757.236560                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 742247.780488                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 465577.713555                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 466757.236560                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 742247.780488                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 465577.713555                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 466757.236560                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                5115                       # number of writebacks
system.l23.writebacks::total                     5115                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9575                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9616                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9575                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9616                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9575                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9616                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     27487796                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3769679136                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3797166932                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     27487796                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3769679136                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3797166932                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     27487796                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3769679136                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3797166932                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.202427                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.203109                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201672                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.202353                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201672                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.202353                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 670434.048780                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 393700.170862                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 394880.088602                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 670434.048780                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 393700.170862                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 394880.088602                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 670434.048780                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 393700.170862                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 394880.088602                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         31714                       # number of replacements
system.l24.tagsinuse                      4095.905855                       # Cycle average of tags in use
system.l24.total_refs                          428715                       # Total number of references to valid blocks.
system.l24.sampled_refs                         35810                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.971935                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.540374                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     3.723040                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3380.478479                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data           701.163963                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002573                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.000909                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.825312                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.171183                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        59097                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  59098                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           23936                       # number of Writeback hits
system.l24.Writeback_hits::total                23936                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           87                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        59184                       # number of demand (read+write) hits
system.l24.demand_hits::total                   59185                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        59184                       # number of overall hits
system.l24.overall_hits::total                  59185                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        31676                       # number of ReadReq misses
system.l24.ReadReq_misses::total                31714                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        31676                       # number of demand (read+write) misses
system.l24.demand_misses::total                 31714                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        31676                       # number of overall misses
system.l24.overall_misses::total                31714                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33719713                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  16820329894                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    16854049607                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33719713                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  16820329894                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     16854049607                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33719713                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  16820329894                       # number of overall miss cycles
system.l24.overall_miss_latency::total    16854049607                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        90773                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              90812                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        23936                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            23936                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           87                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        90860                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               90899                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        90860                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              90899                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.348958                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.349227                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.348624                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.348893                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.348624                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.348893                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 887360.868421                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 531011.803700                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 531438.784354                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 887360.868421                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 531011.803700                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 531438.784354                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 887360.868421                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 531011.803700                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 531438.784354                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5721                       # number of writebacks
system.l24.writebacks::total                     5721                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        31676                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           31714                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        31676                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            31714                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        31676                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           31714                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     30991313                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  14545078501                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  14576069814                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     30991313                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  14545078501                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  14576069814                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     30991313                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  14545078501                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  14576069814                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.348958                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.349227                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.348624                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.348893                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.348624                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.348893                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 815560.868421                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 459182.930326                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 459609.945576                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 815560.868421                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 459182.930326                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 459609.945576                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 815560.868421                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 459182.930326                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 459609.945576                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         16241                       # number of replacements
system.l25.tagsinuse                      4095.794398                       # Cycle average of tags in use
system.l25.total_refs                          258880                       # Total number of references to valid blocks.
system.l25.sampled_refs                         20337                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.729508                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           51.280098                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     6.586239                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3006.027647                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1031.900414                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012520                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001608                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.733893                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.251929                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999950                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        46197                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  46198                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            8279                       # number of Writeback hits
system.l25.Writeback_hits::total                 8279                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           85                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   85                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        46282                       # number of demand (read+write) hits
system.l25.demand_hits::total                   46283                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        46282                       # number of overall hits
system.l25.overall_hits::total                  46283                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        16206                       # number of ReadReq misses
system.l25.ReadReq_misses::total                16241                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        16206                       # number of demand (read+write) misses
system.l25.demand_misses::total                 16241                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        16206                       # number of overall misses
system.l25.overall_misses::total                16241                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     19350950                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   7247958375                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     7267309325                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     19350950                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   7247958375                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      7267309325                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     19350950                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   7247958375                       # number of overall miss cycles
system.l25.overall_miss_latency::total     7267309325                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        62403                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              62439                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         8279                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             8279                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           85                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               85                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        62488                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               62524                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        62488                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              62524                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.259699                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.260110                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.259346                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.259756                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.259346                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.259756                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 552884.285714                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 447239.193817                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 447466.863186                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 552884.285714                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 447239.193817                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 447466.863186                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 552884.285714                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 447239.193817                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 447466.863186                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2446                       # number of writebacks
system.l25.writebacks::total                     2446                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        16206                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           16241                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        16206                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            16241                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        16206                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           16241                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     16837950                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   6083672853                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   6100510803                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     16837950                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   6083672853                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   6100510803                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     16837950                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   6083672853                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   6100510803                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.259699                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.260110                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.259346                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.259756                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.259346                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.259756                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 481084.285714                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 375396.325620                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 375624.087371                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 481084.285714                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 375396.325620                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 375624.087371                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 481084.285714                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 375396.325620                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 375624.087371                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         26702                       # number of replacements
system.l26.tagsinuse                      4095.570734                       # Cycle average of tags in use
system.l26.total_refs                          379987                       # Total number of references to valid blocks.
system.l26.sampled_refs                         30798                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.338041                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.268190                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     8.997124                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2708.168868                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1341.136552                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002197                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.661174                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.327426                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53917                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53918                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           15226                       # number of Writeback hits
system.l26.Writeback_hits::total                15226                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        54067                       # number of demand (read+write) hits
system.l26.demand_hits::total                   54068                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        54067                       # number of overall hits
system.l26.overall_hits::total                  54068                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        26660                       # number of ReadReq misses
system.l26.ReadReq_misses::total                26699                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        26661                       # number of demand (read+write) misses
system.l26.demand_misses::total                 26700                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        26661                       # number of overall misses
system.l26.overall_misses::total                26700                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31668978                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  13977626150                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    14009295128                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       234070                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       234070                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31668978                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  13977860220                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     14009529198                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31668978                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  13977860220                       # number of overall miss cycles
system.l26.overall_miss_latency::total    14009529198                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        80577                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              80617                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        15226                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            15226                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          151                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        80728                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               80768                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        80728                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              80768                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.330864                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.331183                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.006623                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.330257                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.330576                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.330257                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.330576                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 812025.076923                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 524292.053638                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 524712.353571                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       234070                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       234070                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 812025.076923                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 524281.167998                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 524701.468090                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 812025.076923                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 524281.167998                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 524701.468090                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4586                       # number of writebacks
system.l26.writebacks::total                     4586                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        26660                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           26699                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        26661                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            26700                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        26661                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           26700                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     28866755                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12062234547                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12091101302                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       162270                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       162270                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     28866755                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12062396817                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12091263572                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     28866755                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12062396817                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12091263572                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.330864                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.331183                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.330257                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.330576                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.330257                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.330576                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 740173.205128                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 452446.907239                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 452867.197348                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       162270                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       162270                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 740173.205128                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 452436.023292                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 452856.313558                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 740173.205128                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 452436.023292                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 452856.313558                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         15873                       # number of replacements
system.l27.tagsinuse                      4095.475626                       # Cycle average of tags in use
system.l27.total_refs                          437800                       # Total number of references to valid blocks.
system.l27.sampled_refs                         19968                       # Sample count of references to valid blocks.
system.l27.avg_refs                         21.925080                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           82.648128                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     7.097396                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2856.714880                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1149.015222                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.020178                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001733                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.697440                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.280521                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        47487                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  47488                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           26564                       # number of Writeback hits
system.l27.Writeback_hits::total                26564                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          174                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  174                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        47661                       # number of demand (read+write) hits
system.l27.demand_hits::total                   47662                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        47661                       # number of overall hits
system.l27.overall_hits::total                  47662                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        15828                       # number of ReadReq misses
system.l27.ReadReq_misses::total                15866                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            3                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        15831                       # number of demand (read+write) misses
system.l27.demand_misses::total                 15869                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        15831                       # number of overall misses
system.l27.overall_misses::total                15869                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     31246628                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   7930136780                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     7961383408                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data      1875356                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total      1875356                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     31246628                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   7932012136                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      7963258764                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     31246628                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   7932012136                       # number of overall miss cycles
system.l27.overall_miss_latency::total     7963258764                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        63315                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              63354                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        26564                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            26564                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          177                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              177                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        63492                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               63531                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        63492                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              63531                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.249988                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250434                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.016949                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.016949                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.249338                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.249784                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.249338                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.249784                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 822279.684211                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 501019.508466                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 501788.945418                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 625118.666667                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 625118.666667                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 822279.684211                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 501043.025456                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 501812.260634                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 822279.684211                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 501043.025456                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 501812.260634                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                9526                       # number of writebacks
system.l27.writebacks::total                     9526                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        15828                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           15866                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            3                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        15831                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            15869                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        15831                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           15869                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28518228                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   6793257039                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   6821775267                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data      1659437                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total      1659437                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28518228                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   6794916476                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   6823434704                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28518228                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   6794916476                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   6823434704                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.249988                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250434                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.016949                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.249338                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.249784                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.249338                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.249784                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 750479.684211                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 429192.383055                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 429961.884974                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 553145.666667                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 553145.666667                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 750479.684211                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 429215.872402                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 429985.172601                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 750479.684211                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 429215.872402                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 429985.172601                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.089358                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013969485                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801011.518650                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.948382                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.140976                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056007                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897579                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13937216                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13937216                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13937216                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13937216                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13937216                       # number of overall hits
system.cpu0.icache.overall_hits::total       13937216                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25554263                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25554263                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25554263                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25554263                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25554263                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25554263                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13937264                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13937264                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13937264                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13937264                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13937264                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13937264                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 532380.479167                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 532380.479167                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 532380.479167                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 532380.479167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 532380.479167                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 532380.479167                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20385087                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20385087                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20385087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20385087                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20385087                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20385087                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 566252.416667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 566252.416667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 566252.416667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 566252.416667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 566252.416667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 566252.416667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62411                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243196228                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62667                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3880.770230                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.516532                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.483468                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783268                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216732                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20486824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20486824                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946820                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946820                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9314                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9314                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24433644                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24433644                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24433644                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24433644                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       212906                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       212906                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          403                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213309                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213309                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213309                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213309                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  49063387583                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  49063387583                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35130479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35130479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  49098518062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  49098518062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  49098518062                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  49098518062                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20699730                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20699730                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24646953                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24646953                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24646953                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24646953                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010285                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010285                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000102                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008655                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008655                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008655                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008655                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 230446.241924                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 230446.241924                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87172.404467                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87172.404467                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 230175.557815                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 230175.557815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 230175.557815                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 230175.557815                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8269                       # number of writebacks
system.cpu0.dcache.writebacks::total             8269                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150578                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          320                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150898                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150898                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150898                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150898                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62328                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62328                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           83                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62411                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62411                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62411                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62411                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10419266140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10419266140                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5467069                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5467069                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10424733209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10424733209                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10424733209                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10424733209                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 167168.305417                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 167168.305417                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65868.301205                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65868.301205                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 167033.587172                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 167033.587172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 167033.587172                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 167033.587172                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               581.558385                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1120887050                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1916046.239316                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.532745                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   541.025640                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064956                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.867028                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.931985                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13359732                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13359732                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13359732                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13359732                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13359732                       # number of overall hits
system.cpu1.icache.overall_hits::total       13359732                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     52690418                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     52690418                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     52690418                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     52690418                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     52690418                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     52690418                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13359791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13359791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13359791                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13359791                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13359791                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13359791                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 893057.932203                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 893057.932203                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 893057.932203                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 893057.932203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 893057.932203                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 893057.932203                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     38233915                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     38233915                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     38233915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     38233915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     38233915                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     38233915                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 910331.309524                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 910331.309524                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 910331.309524                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 910331.309524                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 910331.309524                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 910331.309524                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 90659                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               489453608                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 90915                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5383.639751                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.910810                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.089190                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437152                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562848                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     35038455                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       35038455                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     19191007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19191007                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9378                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9378                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9362                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9362                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     54229462                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        54229462                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     54229462                       # number of overall hits
system.cpu1.dcache.overall_hits::total       54229462                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       325686                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       325686                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          305                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          305                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       325991                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        325991                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       325991                       # number of overall misses
system.cpu1.dcache.overall_misses::total       325991                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  82936160364                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  82936160364                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     30960590                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     30960590                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  82967120954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  82967120954                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  82967120954                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  82967120954                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     35364141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35364141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     19191312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     19191312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9362                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     54555453                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     54555453                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     54555453                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     54555453                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009209                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009209                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005975                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005975                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005975                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005975                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 254650.676922                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 254650.676922                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 101510.131148                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101510.131148                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 254507.397302                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 254507.397302                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 254507.397302                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 254507.397302                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23864                       # number of writebacks
system.cpu1.dcache.writebacks::total            23864                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       235114                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       235114                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          218                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          218                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       235332                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       235332                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       235332                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       235332                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        90572                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        90572                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           87                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        90659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        90659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        90659                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        90659                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  21446156642                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21446156642                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      6013287                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6013287                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  21452169929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  21452169929                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  21452169929                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  21452169929                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001662                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001662                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001662                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001662                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 236785.724529                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 236785.724529                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69118.241379                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69118.241379                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 236624.824110                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 236624.824110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 236624.824110                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 236624.824110                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.tagsinuse               578.130418                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1120937796                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1926009.958763                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    37.783254                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   540.347164                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060550                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865941                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.926491                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13410478                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13410478                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13410478                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13410478                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13410478                       # number of overall hits
system.cpu2.icache.overall_hits::total       13410478                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     57249755                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     57249755                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     57249755                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     57249755                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     57249755                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     57249755                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13410533                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13410533                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13410533                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13410533                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13410533                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13410533                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1040904.636364                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1040904.636364                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1040904.636364                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1040904.636364                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1040904.636364                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1040904.636364                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     43455432                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     43455432                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     43455432                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     43455432                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     43455432                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     43455432                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1114241.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1114241.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1114241.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1114241.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1114241.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1114241.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 91058                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               489653543                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 91314                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5362.305265                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.912248                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.087752                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.437157                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.562843                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     35167458                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       35167458                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     19261873                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      19261873                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9410                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9410                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9396                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9396                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     54429331                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        54429331                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     54429331                       # number of overall hits
system.cpu2.dcache.overall_hits::total       54429331                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       327625                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       327625                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          305                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          305                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       327930                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        327930                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       327930                       # number of overall misses
system.cpu2.dcache.overall_misses::total       327930                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  80262926411                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  80262926411                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     30101816                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     30101816                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  80293028227                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  80293028227                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  80293028227                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  80293028227                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     35495083                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35495083                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     19262178                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     19262178                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9396                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9396                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     54757261                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54757261                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     54757261                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54757261                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009230                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009230                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005989                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005989                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005989                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005989                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 244984.132502                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 244984.132502                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 98694.478689                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98694.478689                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 244848.071927                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 244848.071927                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 244848.071927                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 244848.071927                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24007                       # number of writebacks
system.cpu2.dcache.writebacks::total            24007                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       236654                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       236654                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          218                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          218                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       236872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       236872                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       236872                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       236872                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        90971                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        90971                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           87                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        91058                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        91058                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        91058                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        91058                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  20674403702                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  20674403702                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6005032                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6005032                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  20680408734                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  20680408734                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  20680408734                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  20680408734                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001663                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001663                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001663                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001663                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 227263.674160                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 227263.674160                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69023.356322                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69023.356322                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 227112.485822                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 227112.485822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 227112.485822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 227112.485822                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.984709                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1087308819                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2099051.774131                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    41.984709                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067283                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828501                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14173282                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14173282                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14173282                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14173282                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14173282                       # number of overall hits
system.cpu3.icache.overall_hits::total       14173282                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     35668207                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     35668207                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     35668207                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     35668207                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     35668207                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     35668207                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14173338                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14173338                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14173338                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14173338                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14173338                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14173338                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 636932.267857                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 636932.267857                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 636932.267857                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 636932.267857                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 636932.267857                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 636932.267857                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     30912583                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     30912583                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     30912583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     30912583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     30912583                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     30912583                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 718897.279070                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 718897.279070                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 718897.279070                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 718897.279070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 718897.279070                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 718897.279070                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47478                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               180207573                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 47734                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3775.245590                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.523612                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.476388                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912202                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087798                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9761575                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9761575                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8213825                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8213825                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        21527                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        21527                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        19777                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        19777                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17975400                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17975400                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17975400                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17975400                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       151831                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       151831                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1044                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1044                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152875                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152875                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152875                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152875                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  28407471503                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  28407471503                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     88012931                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     88012931                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  28495484434                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  28495484434                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  28495484434                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  28495484434                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9913406                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9913406                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8214869                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8214869                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        21527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        21527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19777                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19777                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18128275                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18128275                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18128275                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18128275                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015316                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015316                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008433                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008433                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008433                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008433                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 187099.284751                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 187099.284751                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 84303.573755                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 84303.573755                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 186397.281661                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 186397.281661                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 186397.281661                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 186397.281661                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11613                       # number of writebacks
system.cpu3.dcache.writebacks::total            11613                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       104530                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       104530                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          867                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          867                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105397                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105397                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105397                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105397                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47301                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47301                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          177                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47478                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47478                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47478                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47478                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6997401331                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6997401331                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11413348                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11413348                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7008814679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7008814679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   7008814679                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7008814679                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002619                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002619                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 147933.475635                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 147933.475635                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 64482.192090                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64482.192090                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 147622.365706                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 147622.365706                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 147622.365706                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 147622.365706                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     3                       # number of replacements
system.cpu4.icache.tagsinuse               577.922293                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1120908241                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1925959.176976                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.746731                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   540.175562                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060492                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.865666                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.926158                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13380923                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13380923                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13380923                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13380923                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13380923                       # number of overall hits
system.cpu4.icache.overall_hits::total       13380923                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           61                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           61                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           61                       # number of overall misses
system.cpu4.icache.overall_misses::total           61                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     50984482                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     50984482                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     50984482                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     50984482                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     50984482                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     50984482                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13380984                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13380984                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13380984                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13380984                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13380984                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13380984                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 835811.180328                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 835811.180328                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 835811.180328                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 835811.180328                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 835811.180328                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 835811.180328                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           22                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           22                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     34150057                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     34150057                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     34150057                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     34150057                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     34150057                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     34150057                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 875642.487179                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 875642.487179                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 875642.487179                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 875642.487179                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 875642.487179                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 875642.487179                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 90860                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               489515823                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 91116                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5372.446365                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.912273                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.087727                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437157                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562843                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35078282                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35078282                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19213372                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19213372                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9389                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9389                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9374                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9374                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     54291654                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        54291654                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     54291654                       # number of overall hits
system.cpu4.dcache.overall_hits::total       54291654                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       326557                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       326557                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          312                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          312                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       326869                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        326869                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       326869                       # number of overall misses
system.cpu4.dcache.overall_misses::total       326869                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  81835811510                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  81835811510                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     32818050                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     32818050                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  81868629560                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  81868629560                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  81868629560                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  81868629560                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     35404839                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     35404839                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19213684                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19213684                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9389                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9374                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9374                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     54618523                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     54618523                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     54618523                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     54618523                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009224                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009224                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005985                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005985                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005985                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005985                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 250601.920982                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 250601.920982                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 105186.057692                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 105186.057692                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 250463.119965                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 250463.119965                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 250463.119965                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 250463.119965                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        23936                       # number of writebacks
system.cpu4.dcache.writebacks::total            23936                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       235784                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       235784                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          225                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          225                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       236009                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       236009                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       236009                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       236009                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        90773                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        90773                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        90860                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        90860                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        90860                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        90860                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  21126771116                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  21126771116                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5976717                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5976717                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  21132747833                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  21132747833                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  21132747833                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  21132747833                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001664                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001664                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 232742.898395                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 232742.898395                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68697.896552                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68697.896552                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232585.822507                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232585.822507                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232585.822507                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232585.822507                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               559.492060                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1013971523                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1801015.138544                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.351304                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.140755                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055050                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841572                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.896622                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13939254                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13939254                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13939254                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13939254                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13939254                       # number of overall hits
system.cpu5.icache.overall_hits::total       13939254                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     23725629                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     23725629                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     23725629                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     23725629                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     23725629                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     23725629                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13939300                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13939300                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13939300                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13939300                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13939300                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13939300                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000003                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 515774.543478                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 515774.543478                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 515774.543478                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 515774.543478                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 515774.543478                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 515774.543478                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     19735687                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     19735687                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     19735687                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     19735687                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     19735687                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     19735687                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 548213.527778                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 548213.527778                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 548213.527778                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 548213.527778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 548213.527778                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 548213.527778                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 62488                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               243205515                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 62744                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3876.155728                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   200.306570                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    55.693430                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.782448                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.217552                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     20495254                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       20495254                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3947669                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3947669                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         9319                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         9319                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         9261                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         9261                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     24442923                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        24442923                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     24442923                       # number of overall hits
system.cpu5.dcache.overall_hits::total       24442923                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       213162                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       213162                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          419                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          419                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       213581                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        213581                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       213581                       # number of overall misses
system.cpu5.dcache.overall_misses::total       213581                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  49013024083                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  49013024083                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     36209946                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     36209946                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  49049234029                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  49049234029                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  49049234029                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  49049234029                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     20708416                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     20708416                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3948088                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3948088                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         9319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         9319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         9261                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         9261                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     24656504                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     24656504                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     24656504                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     24656504                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010293                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010293                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000106                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008662                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008662                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008662                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008662                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 229933.215503                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 229933.215503                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86419.918854                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86419.918854                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 229651.673271                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 229651.673271                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 229651.673271                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 229651.673271                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8279                       # number of writebacks
system.cpu5.dcache.writebacks::total             8279                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       150759                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       150759                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          334                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          334                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       151093                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       151093                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       151093                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       151093                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        62403                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        62403                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           85                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           85                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        62488                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        62488                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        62488                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        62488                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  10408523887                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  10408523887                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5542343                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5542343                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  10414066230                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  10414066230                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  10414066230                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  10414066230                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002534                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002534                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 166795.248418                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 166795.248418                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65204.035294                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65204.035294                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 166657.057835                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 166657.057835                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 166657.057835                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 166657.057835                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               528.698719                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1092852214                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   530                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2061985.309434                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.698719                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062017                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.847274                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13665737                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13665737                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13665737                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13665737                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13665737                       # number of overall hits
system.cpu6.icache.overall_hits::total       13665737                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           56                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           56                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           56                       # number of overall misses
system.cpu6.icache.overall_misses::total           56                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     47552477                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     47552477                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     47552477                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     47552477                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     47552477                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     47552477                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13665793                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13665793                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13665793                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13665793                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13665793                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13665793                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 849151.375000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 849151.375000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 849151.375000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 849151.375000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 849151.375000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 849151.375000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     32101078                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     32101078                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     32101078                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     32101078                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     32101078                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     32101078                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 802526.950000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 802526.950000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 802526.950000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 802526.950000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 802526.950000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 802526.950000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80728                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194486019                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 80984                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2401.536341                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.362264                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.637736                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915478                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084522                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9474968                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9474968                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7851078                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7851078                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        21989                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        21989                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18318                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18318                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17326046                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17326046                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17326046                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17326046                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       207477                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       207477                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          920                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          920                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       208397                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        208397                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       208397                       # number of overall misses
system.cpu6.dcache.overall_misses::total       208397                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  47834446489                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  47834446489                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     78836363                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     78836363                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  47913282852                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  47913282852                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  47913282852                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  47913282852                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9682445                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9682445                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7851998                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7851998                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        21989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18318                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18318                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17534443                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17534443                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17534443                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17534443                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021428                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021428                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000117                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011885                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011885                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011885                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011885                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 230553.008232                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 230553.008232                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85691.698913                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85691.698913                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 229913.496125                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 229913.496125                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 229913.496125                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 229913.496125                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        15226                       # number of writebacks
system.cpu6.dcache.writebacks::total            15226                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       126900                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       126900                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          769                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          769                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127669                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127669                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127669                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127669                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80577                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80577                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80728                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80728                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80728                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80728                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  17739701006                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  17739701006                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      9962440                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      9962440                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  17749663446                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  17749663446                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  17749663446                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  17749663446                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004604                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004604                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004604                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004604                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 220158.370329                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 220158.370329                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65976.423841                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65976.423841                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 219869.976291                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 219869.976291                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 219869.976291                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 219869.976291                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               520.147949                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1088394386                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2089048.725528                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.147949                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.061135                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.833570                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13726559                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13726559                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13726559                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13726559                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13726559                       # number of overall hits
system.cpu7.icache.overall_hits::total       13726559                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41892882                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41892882                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41892882                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41892882                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41892882                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41892882                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13726611                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13726611                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13726611                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13726611                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13726611                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13726611                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 805632.346154                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 805632.346154                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 805632.346154                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 805632.346154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 805632.346154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 805632.346154                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31682323                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31682323                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31682323                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31682323                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31682323                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31682323                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 812367.256410                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 812367.256410                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 63492                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               186271293                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 63748                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2921.994306                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.256610                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.743390                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915065                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084935                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9686968                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9686968                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8192213                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8192213                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19997                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19997                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18857                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18857                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17879181                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17879181                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17879181                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17879181                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       216360                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       216360                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         5488                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5488                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       221848                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        221848                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       221848                       # number of overall misses
system.cpu7.dcache.overall_misses::total       221848                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  50283258658                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  50283258658                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2153494321                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2153494321                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  52436752979                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  52436752979                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  52436752979                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  52436752979                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9903328                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9903328                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8197701                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8197701                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18857                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18857                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18101029                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18101029                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18101029                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18101029                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021847                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021847                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000669                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000669                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012256                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012256                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012256                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012256                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232405.521621                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232405.521621                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 392400.568695                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 392400.568695                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 236363.424412                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 236363.424412                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 236363.424412                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 236363.424412                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets     12042336                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             70                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 172033.371429                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        26564                       # number of writebacks
system.cpu7.dcache.writebacks::total            26564                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       153045                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       153045                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         5311                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         5311                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       158356                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       158356                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       158356                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       158356                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        63315                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        63315                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          177                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          177                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        63492                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        63492                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        63492                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        63492                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  11181831390                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  11181831390                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     13189269                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     13189269                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  11195020659                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  11195020659                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  11195020659                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  11195020659                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006393                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006393                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003508                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003508                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003508                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003508                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 176606.355366                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 176606.355366                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 74515.644068                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 74515.644068                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 176321.751701                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 176321.751701                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 176321.751701                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 176321.751701                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
