vhdl work "F:\git-duleekag\hobby\tutorials\vhdl\synchronous-sequential-logic-design\nedge_dff.vhd"
