// Generated by CIRCT firtool-1.75.0
module Operation(	// src/main/scala/core/BasicTestSpec.scala:17:7
  input  [15:0] in0,	// src/main/scala/core/BasicTestSpec.scala:18:20
                in1,	// src/main/scala/core/BasicTestSpec.scala:18:20
  output [15:0] out	// src/main/scala/core/BasicTestSpec.scala:19:15
);

  assign out = in0 + in1;	// src/main/scala/core/BasicTestSpec.scala:17:7, :22:16
endmodule

module Operation_1(	// src/main/scala/core/BasicTestSpec.scala:17:7
  input  [15:0] in0,	// src/main/scala/core/BasicTestSpec.scala:18:20
                in1,	// src/main/scala/core/BasicTestSpec.scala:18:20
  output [15:0] out	// src/main/scala/core/BasicTestSpec.scala:19:15
);

  assign out = in0 - in1;	// src/main/scala/core/BasicTestSpec.scala:17:7, :24:16
endmodule

module OperationTestSpec(	// src/main/scala/core/BasicTestSpec.scala:28:7
  input         clock,	// src/main/scala/core/BasicTestSpec.scala:28:7
                reset,	// src/main/scala/core/BasicTestSpec.scala:28:7
  input  [15:0] in0,	// src/main/scala/core/BasicTestSpec.scala:29:20
                in1,	// src/main/scala/core/BasicTestSpec.scala:29:20
  output [15:0] out,	// src/main/scala/core/BasicTestSpec.scala:30:15
  input         sel	// src/main/scala/core/BasicTestSpec.scala:31:15
);

  wire [15:0] _op1_out;	// src/main/scala/core/BasicTestSpec.scala:33:19
  wire [15:0] _op0_out;	// src/main/scala/core/BasicTestSpec.scala:32:19
  Operation op0 (	// src/main/scala/core/BasicTestSpec.scala:32:19
    .in0 (in0),
    .in1 (in1),
    .out (_op0_out)
  );	// src/main/scala/core/BasicTestSpec.scala:32:19
  Operation_1 op1 (	// src/main/scala/core/BasicTestSpec.scala:33:19
    .in0 (in0),
    .in1 (in1),
    .out (_op1_out)
  );	// src/main/scala/core/BasicTestSpec.scala:33:19
  assign out = sel ? _op1_out : _op0_out;	// src/main/scala/core/BasicTestSpec.scala:28:7, :32:19, :33:19, :38:29
endmodule

