[05/27 19:30:28      0s] 
[05/27 19:30:28      0s] Cadence Innovus(TM) Implementation System.
[05/27 19:30:28      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/27 19:30:28      0s] 
[05/27 19:30:28      0s] Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
[05/27 19:30:28      0s] Options:	
[05/27 19:30:28      0s] Date:		Sat May 27 19:30:28 2023
[05/27 19:30:28      0s] Host:		mo.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*32cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[05/27 19:30:28      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/27 19:30:28      0s] 
[05/27 19:30:28      0s] License:
[05/27 19:30:28      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/27 19:30:28      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/27 19:30:47     16s] @(#)CDS: Innovus v19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/27 19:30:47     16s] @(#)CDS: NanoRoute 19.16-s053_1 NR200827-1939/19_16-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[05/27 19:30:47     16s] @(#)CDS: AAE 19.16-s019 (64bit) 08/31/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/27 19:30:47     16s] @(#)CDS: CTE 19.16-s019_1 () Aug 22 2020 00:37:42 ( )
[05/27 19:30:47     16s] @(#)CDS: SYNTECH 19.16-s010_1 () Aug 17 2020 09:10:13 ( )
[05/27 19:30:47     16s] @(#)CDS: CPE v19.16-s038
[05/27 19:30:47     16s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/27 19:30:47     16s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[05/27 19:30:47     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/27 19:30:47     16s] @(#)CDS: RCDB 11.14.18
[05/27 19:30:47     16s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[05/27 19:30:47     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_10749_mo.ece.pdx.edu_amaso_krAY60.

[05/27 19:30:47     16s] Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
[05/27 19:30:49     17s] Sourcing startup file ./enc.tcl
[05/27 19:30:49     17s] <CMD> alias fs set top_design fifo1_sram
[05/27 19:30:49     17s] <CMD> alias f set top_design fifo1
[05/27 19:30:49     17s] <CMD> alias o set top_design ORCA_TOP
[05/27 19:30:49     17s] <CMD> alias e set top_design ExampleRocketSystem
[05/27 19:30:49     17s] <CMD> alias lp set top_design mv_lp_top
[05/27 19:30:49     17s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[05/27 19:30:49     17s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[05/27 19:30:49     17s] <CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}
[05/27 19:30:49     17s] 
[05/27 19:30:49     17s] **INFO:  MMMC transition support version v31-84 
[05/27 19:30:49     17s] 
[05/27 19:30:49     17s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/27 19:30:49     17s] <CMD> suppressMessage ENCEXT-2799
[05/27 19:30:49     17s] <CMD> win
[05/27 19:30:55     18s] <CMD> lp
[05/27 19:31:08     20s] ### Start verbose source output (echo mode) for '../../mv_lp_top.design_config.tcl' ...
[05/27 19:31:08     20s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ${top_design}
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {100 100}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32?vt_pg_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
### End verbose source output for '../../mv_lp_top.design_config.tcl'.
[05/27 19:31:08     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/27 19:31:08     20s] <CMD> set search_path {}
[05/27 19:31:09     20s] <CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_lvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef}
[05/27 19:31:09     20s] <CMD> set init_design_netlisttype Verilog
[05/27 19:31:09     20s] <CMD> set init_verilog ../../syn/outputs/mv_lp_top.genus.vg
[05/27 19:31:09     20s] <CMD> set init_top_cell mv_lp_top
[05/27 19:31:09     20s] <CMD> set init_pwr_net {VDDH VDDL}
[05/27 19:31:09     20s] <CMD> set init_gnd_net VSS
[05/27 19:31:09     20s] <CMD> set init_mmmc_file mmmc.tcl
[05/27 19:31:09     20s] <CMD> all_constraint_modes -active
[05/27 19:31:09     20s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[05/27 19:31:09     20s] <CMD> init_design
[05/27 19:31:09     20s] #% Begin Load MMMC data ... (date=05/27 19:31:09, mem=574.5M)
[05/27 19:31:09     20s] #% End Load MMMC data ... (date=05/27 19:31:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=574.7M, current mem=574.7M)
[05/27 19:31:09     20s] 
[05/27 19:31:09     20s] Loading LEF file ../../cadence_cap_tech/tech.lef ...
[05/27 19:31:09     20s] 
[05/27 19:31:09     20s] Loading LEF file saed32sram.lef ...
[05/27 19:31:09     20s] Set DBUPerIGU to M2 pitch 152.
[05/27 19:31:09     20s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/27 19:31:09     20s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/27 19:31:09     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[05/27 19:31:09     20s] 
[05/27 19:31:09     20s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[05/27 19:31:09     20s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/27 19:31:09     20s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/27 19:31:09     20s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[05/27 19:31:09     20s] 
[05/27 19:31:09     20s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[05/27 19:31:10     21s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/27 19:31:10     21s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/27 19:31:10     21s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[05/27 19:31:10     21s] 
[05/27 19:31:10     21s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[05/27 19:31:11     21s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/27 19:31:11     21s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/27 19:31:11     21s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[05/27 19:31:11     21s] 
[05/27 19:31:11     21s] viaInitial starts at Sat May 27 19:31:11 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[05/27 19:31:11     21s] Type 'man IMPPP-543' for more detail.
[05/27 19:31:11     21s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[05/27 19:31:11     21s] To increase the message display limit, refer to the product command reference manual.
[05/27 19:31:11     21s] viaInitial ends at Sat May 27 19:31:11 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/27 19:31:11     21s] Loading view definition file from mmmc.tcl
[05/27 19:31:11     21s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
[05/27 19:31:11     22s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/27 19:31:11     22s] Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
[05/27 19:31:11     22s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib' ...
[05/27 19:31:11     22s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3438 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3439 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib)
[05/27 19:31:11     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3440 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p75vn40c.lib)
[05/27 19:31:11     22s] Read 20 cells in library 'saed32hvt_pg_ss0p75vn40c' 
[05/27 19:31:11     22s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/27 19:31:12     22s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/27 19:31:12     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/27 19:31:12     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/27 19:31:12     22s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
[05/27 19:31:12     22s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/27 19:31:12     22s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/27 19:31:12     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/27 19:31:12     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/27 19:31:12     22s] Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
[05/27 19:31:12     22s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/27 19:31:12     22s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/27 19:31:12     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/27 19:31:12     22s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/27 19:31:12     23s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
[05/27 19:31:12     23s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
[05/27 19:31:12     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
[05/27 19:31:12     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
[05/27 19:31:12     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
[05/27 19:31:12     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
[05/27 19:31:12     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
[05/27 19:31:12     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
[05/27 19:31:12     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/27 19:31:12     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/27 19:31:12     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/27 19:31:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/27 19:31:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/27 19:31:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/27 19:31:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/27 19:31:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/27 19:31:12     23s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/27 19:31:12     23s] Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
[05/27 19:31:12     23s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p95vn40c.lib' ...
[05/27 19:31:13     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3438 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p95vn40c.lib)
[05/27 19:31:13     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3439 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ss0p95vn40c.lib)
[05/27 19:31:13     23s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/27 19:31:13     23s] Read 20 cells in library 'saed32hvt_pg_ss0p95vn40c' 
[05/27 19:31:13     23s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/27 19:31:13     24s] Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
[05/27 19:31:13     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
[05/27 19:31:13     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
[05/27 19:31:13     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
[05/27 19:31:13     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
[05/27 19:31:13     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
[05/27 19:31:13     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
[05/27 19:31:13     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
[05/27 19:31:13     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/27 19:31:13     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/27 19:31:13     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/27 19:31:13     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/27 19:31:13     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/27 19:31:13     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/27 19:31:13     24s] Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
[05/27 19:31:13     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p75vn40c.lib' ...
[05/27 19:31:13     24s] Read 20 cells in library 'saed32rvt_pg_ss0p75vn40c' 
[05/27 19:31:13     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/27 19:31:13     24s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
[05/27 19:31:13     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/27 19:31:13     25s] Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
[05/27 19:31:13     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/27 19:31:14     25s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
[05/27 19:31:14     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
[05/27 19:31:14     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
[05/27 19:31:14     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
[05/27 19:31:14     25s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/27 19:31:14     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/27 19:31:14     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/27 19:31:14     25s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/27 19:31:14     25s] Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
[05/27 19:31:14     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ss0p95vn40c.lib' ...
[05/27 19:31:14     25s] Read 20 cells in library 'saed32rvt_pg_ss0p95vn40c' 
[05/27 19:31:14     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/27 19:31:14     26s] Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
[05/27 19:31:14     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
[05/27 19:31:15     26s] Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
[05/27 19:31:15     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ss0p75vn40c.lib' ...
[05/27 19:31:15     26s] Read 20 cells in library 'saed32lvt_pg_ss0p75vn40c' 
[05/27 19:31:15     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/27 19:31:15     26s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
[05/27 19:31:15     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/27 19:31:15     27s] Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
[05/27 19:31:15     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/27 19:31:15     27s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
[05/27 19:31:15     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
[05/27 19:31:16     28s] Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
[05/27 19:31:16     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ss0p95vn40c.lib' ...
[05/27 19:31:16     28s] Read 20 cells in library 'saed32lvt_pg_ss0p95vn40c' 
[05/27 19:31:16     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/27 19:31:16     28s] Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
[05/27 19:31:16     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
[05/27 19:31:17     28s] Read 35 cells in library 'saed32sram_ss0p95vn40c' 
[05/27 19:31:17     28s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[05/27 19:31:18     29s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[05/27 19:31:18     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff0p95vn40c.lib' ...
[05/27 19:31:18     29s] Read 20 cells in library 'saed32hvt_pg_ff0p95vn40c' 
[05/27 19:31:18     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/27 19:31:18     29s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
[05/27 19:31:18     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/27 19:31:18     29s] Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
[05/27 19:31:18     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/27 19:31:18     29s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
[05/27 19:31:18     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[05/27 19:31:19     30s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[05/27 19:31:19     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_pg_ff1p16vn40c.lib' ...
[05/27 19:31:19     30s] Read 20 cells in library 'saed32hvt_pg_ff1p16vn40c' 
[05/27 19:31:19     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/27 19:31:19     30s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
[05/27 19:31:19     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/27 19:31:19     30s] Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
[05/27 19:31:19     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/27 19:31:19     30s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
[05/27 19:31:19     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[05/27 19:31:20     31s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[05/27 19:31:20     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ff0p95vn40c.lib' ...
[05/27 19:31:20     31s] Read 20 cells in library 'saed32rvt_pg_ff0p95vn40c' 
[05/27 19:31:20     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/27 19:31:20     32s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
[05/27 19:31:20     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/27 19:31:20     32s] Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
[05/27 19:31:20     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/27 19:31:20     32s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
[05/27 19:31:20     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[05/27 19:31:21     33s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[05/27 19:31:21     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_pg_ff1p16vn40c.lib' ...
[05/27 19:31:21     33s] Read 20 cells in library 'saed32rvt_pg_ff1p16vn40c' 
[05/27 19:31:21     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/27 19:31:21     33s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
[05/27 19:31:21     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/27 19:31:21     33s] Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
[05/27 19:31:21     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/27 19:31:21     33s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
[05/27 19:31:21     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
[05/27 19:31:22     34s] Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
[05/27 19:31:22     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ff0p95vn40c.lib' ...
[05/27 19:31:22     34s] Read 20 cells in library 'saed32lvt_pg_ff0p95vn40c' 
[05/27 19:31:22     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/27 19:31:22     34s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
[05/27 19:31:22     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/27 19:31:22     34s] Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
[05/27 19:31:22     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/27 19:31:22     34s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
[05/27 19:31:22     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
[05/27 19:31:23     35s] Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
[05/27 19:31:23     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_pg_ff1p16vn40c.lib' ...
[05/27 19:31:23     35s] Read 20 cells in library 'saed32lvt_pg_ff1p16vn40c' 
[05/27 19:31:23     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/27 19:31:23     35s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
[05/27 19:31:23     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/27 19:31:23     35s] Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
[05/27 19:31:23     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/27 19:31:23     35s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
[05/27 19:31:23     35s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[05/27 19:31:24     36s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[05/27 19:31:24     36s] Ending "PreSetAnalysisView" (total cpu=0:00:14.2, real=0:00:13.0, peak res=800.7M, current mem=643.3M)
[05/27 19:31:24     36s] *** End library_loading (cpu=0.24min, real=0.22min, mem=58.4M, fe_cpu=0.60min, fe_real=0.93min, fe_mem=858.1M) ***
[05/27 19:31:24     36s] #% Begin Load netlist data ... (date=05/27 19:31:24, mem=643.3M)
[05/27 19:31:24     36s] *** Begin netlist parsing (mem=858.1M) ***
[05/27 19:31:24     36s] Created 1085 new cells from 56 timing libraries.
[05/27 19:31:24     36s] Reading netlist ...
[05/27 19:31:24     36s] Backslashed names will retain backslash and a trailing blank character.
[05/27 19:31:24     36s] Reading verilog netlist '../../syn/outputs/mv_lp_top.genus.vg'
[05/27 19:31:24     36s] 
[05/27 19:31:24     36s] *** Memory Usage v#1 (Current mem = 858.109M, initial mem = 289.684M) ***
[05/27 19:31:24     36s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=858.1M) ***
[05/27 19:31:24     36s] #% End Load netlist data ... (date=05/27 19:31:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=679.1M, current mem=679.1M)
[05/27 19:31:24     36s] Set top cell to mv_lp_top.
[05/27 19:31:25     37s] Hooked 4378 DB cells to tlib cells.
[05/27 19:31:25     37s] Ending "BindLib:" (total cpu=0:00:01.0, real=0:00:01.0, peak res=813.5M, current mem=813.5M)
[05/27 19:31:25     37s] Starting recursive module instantiation check.
[05/27 19:31:25     37s] No recursion found.
[05/27 19:31:25     37s] Building hierarchical netlist for Cell mv_lp_top ...
[05/27 19:31:25     37s] *** Netlist is unique.
[05/27 19:31:25     37s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[05/27 19:31:25     37s] ** info: there are 4383 modules.
[05/27 19:31:25     37s] ** info: there are 150 stdCell insts.
[05/27 19:31:25     37s] ** info: there are 10 multi-height stdCell insts (2 stdCells)
[05/27 19:31:25     37s] 
[05/27 19:31:25     37s] *** Memory Usage v#1 (Current mem = 961.535M, initial mem = 289.684M) ***
[05/27 19:31:25     37s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 19:31:25     37s] Type 'man IMPFP-3961' for more detail.
[05/27 19:31:25     37s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 19:31:25     37s] Type 'man IMPFP-3961' for more detail.
[05/27 19:31:25     37s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 19:31:25     37s] Type 'man IMPFP-3961' for more detail.
[05/27 19:31:25     37s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 19:31:25     37s] Type 'man IMPFP-3961' for more detail.
[05/27 19:31:25     37s] Horizontal Layer M1 offset = 0 (derived)
[05/27 19:31:25     37s] Vertical Layer M2 offset = 0 (derived)
[05/27 19:31:25     37s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/27 19:31:25     37s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/27 19:31:25     37s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/27 19:31:25     37s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/27 19:31:25     37s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/27 19:31:25     37s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/27 19:31:25     37s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/27 19:31:25     37s] Set Default Net Delay as 1000 ps.
[05/27 19:31:25     37s] Set Default Net Load as 0.5 pF. 
[05/27 19:31:25     37s] Set Default Input Pin Transition as 0.1 ps.
[05/27 19:31:26     37s] Extraction setup Started 
[05/27 19:31:26     37s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/27 19:31:26     37s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[05/27 19:31:26     37s] Process name: saed32nm_1p9m_Cmax.
[05/27 19:31:26     37s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[05/27 19:31:26     37s] Process name: saed32nm_1p9m_Cmin.
[05/27 19:31:26     37s] Importing multi-corner RC tables ... 
[05/27 19:31:26     37s] Summary of Active RC-Corners : 
[05/27 19:31:26     37s]  
[05/27 19:31:26     37s]  Analysis View: test_worst_scenario
[05/27 19:31:26     37s]     RC-Corner Name        : cmax
[05/27 19:31:26     37s]     RC-Corner Index       : 0
[05/27 19:31:26     37s]     RC-Corner Temperature : -40 Celsius
[05/27 19:31:26     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/27 19:31:26     37s]     RC-Corner PreRoute Res Factor         : 1
[05/27 19:31:26     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/27 19:31:26     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/27 19:31:26     37s]  
[05/27 19:31:26     37s]  Analysis View: func_worst_scenario
[05/27 19:31:26     37s]     RC-Corner Name        : cmax
[05/27 19:31:26     37s]     RC-Corner Index       : 0
[05/27 19:31:26     37s]     RC-Corner Temperature : -40 Celsius
[05/27 19:31:26     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/27 19:31:26     37s]     RC-Corner PreRoute Res Factor         : 1
[05/27 19:31:26     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/27 19:31:26     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/27 19:31:26     37s]  
[05/27 19:31:26     37s]  Analysis View: test_best_scenario
[05/27 19:31:26     37s]     RC-Corner Name        : cmin
[05/27 19:31:26     37s]     RC-Corner Index       : 1
[05/27 19:31:26     37s]     RC-Corner Temperature : -40 Celsius
[05/27 19:31:26     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/27 19:31:26     37s]     RC-Corner PreRoute Res Factor         : 1
[05/27 19:31:26     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/27 19:31:26     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/27 19:31:26     37s]  
[05/27 19:31:26     37s]  Analysis View: func_best_scenario
[05/27 19:31:26     37s]     RC-Corner Name        : cmin
[05/27 19:31:26     37s]     RC-Corner Index       : 1
[05/27 19:31:26     37s]     RC-Corner Temperature : -40 Celsius
[05/27 19:31:26     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/27 19:31:26     37s]     RC-Corner PreRoute Res Factor         : 1
[05/27 19:31:26     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/27 19:31:26     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/27 19:31:26     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/27 19:31:26     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/27 19:31:26     37s] LayerId::1 widthSet size::4
[05/27 19:31:26     37s] LayerId::2 widthSet size::4
[05/27 19:31:26     37s] LayerId::3 widthSet size::4
[05/27 19:31:26     37s] LayerId::4 widthSet size::4
[05/27 19:31:26     37s] LayerId::5 widthSet size::4
[05/27 19:31:26     37s] LayerId::6 widthSet size::4
[05/27 19:31:26     37s] LayerId::7 widthSet size::4
[05/27 19:31:26     37s] LayerId::8 widthSet size::4
[05/27 19:31:26     37s] LayerId::9 widthSet size::4
[05/27 19:31:26     37s] LayerId::10 widthSet size::2
[05/27 19:31:26     37s] Updating RC grid for preRoute extraction ...
[05/27 19:31:26     37s] Initializing multi-corner capacitance tables ... 
[05/27 19:31:26     37s] Initializing multi-corner resistance tables ...
[05/27 19:31:26     37s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/27 19:31:26     37s] *Info: initialize multi-corner CTS.
[05/27 19:31:27     38s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:01.0, peak res=996.2M, current mem=747.3M)
[05/27 19:31:27     38s] Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
[05/27 19:31:27     38s] Current (total cpu=0:00:38.2, real=0:00:59.0, peak res=996.2M, current mem=966.9M)
[05/27 19:31:27     38s] INFO (CTE): Constraints read successfully.
[05/27 19:31:27     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1007.5M, current mem=1007.5M)
[05/27 19:31:27     38s] Current (total cpu=0:00:38.3, real=0:00:59.0, peak res=1007.5M, current mem=1007.5M)
[05/27 19:31:27     38s] Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
[05/27 19:31:27     38s] Current (total cpu=0:00:38.3, real=0:00:59.0, peak res=1007.6M, current mem=1007.6M)
[05/27 19:31:27     38s] INFO (CTE): Constraints read successfully.
[05/27 19:31:27     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1007.9M, current mem=1007.9M)
[05/27 19:31:27     38s] Current (total cpu=0:00:38.4, real=0:00:59.0, peak res=1007.9M, current mem=1007.9M)
[05/27 19:31:27     38s] Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
[05/27 19:31:27     38s] Current (total cpu=0:00:38.4, real=0:00:59.0, peak res=1007.9M, current mem=1007.9M)
[05/27 19:31:27     38s] INFO (CTE): Constraints read successfully.
[05/27 19:31:27     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.2M, current mem=1008.2M)
[05/27 19:31:27     38s] Current (total cpu=0:00:38.4, real=0:00:59.0, peak res=1008.2M, current mem=1008.2M)
[05/27 19:31:27     38s] Reading timing constraints file '../../constraints/mv_lp_top.sdc' ...
[05/27 19:31:27     38s] Current (total cpu=0:00:38.4, real=0:00:59.0, peak res=1008.2M, current mem=1008.2M)
[05/27 19:31:27     38s] INFO (CTE): Constraints read successfully.
[05/27 19:31:27     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.6M, current mem=1008.6M)
[05/27 19:31:27     38s] Current (total cpu=0:00:38.5, real=0:00:59.0, peak res=1008.6M, current mem=1008.6M)
[05/27 19:31:27     38s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/27 19:31:27     38s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/27 19:31:27     38s] Creating Cell Server ...(0, 1, 1, 1)
[05/27 19:31:27     38s] Summary for sequential cells identification: 
[05/27 19:31:27     38s]   Identified SBFF number: 138
[05/27 19:31:27     38s]   Identified MBFF number: 0
[05/27 19:31:27     38s]   Identified SB Latch number: 0
[05/27 19:31:27     38s]   Identified MB Latch number: 0
[05/27 19:31:27     38s]   Not identified SBFF number: 180
[05/27 19:31:27     38s]   Not identified MBFF number: 0
[05/27 19:31:27     38s]   Not identified SB Latch number: 0
[05/27 19:31:27     38s]   Not identified MB Latch number: 0
[05/27 19:31:27     38s]   Number of sequential cells which are not FFs: 78
[05/27 19:31:27     38s] Total number of combinational cells: 402
[05/27 19:31:27     38s] Total number of sequential cells: 396
[05/27 19:31:27     38s] Total number of tristate cells: 18
[05/27 19:31:27     38s] Total number of level shifter cells: 108
[05/27 19:31:27     38s] Total number of power gating cells: 0
[05/27 19:31:27     38s] Total number of isolation cells: 48
[05/27 19:31:27     38s] Total number of power switch cells: 60
[05/27 19:31:27     38s] Total number of pulse generator cells: 0
[05/27 19:31:27     38s] Total number of always on buffers: 0
[05/27 19:31:27     38s] Total number of retention cells: 0
[05/27 19:31:27     38s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/27 19:31:27     38s] Total number of usable buffers: 5
[05/27 19:31:27     38s] List of unusable buffers:
[05/27 19:31:27     38s] Total number of unusable buffers: 0
[05/27 19:31:27     38s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[05/27 19:31:27     38s] Total number of usable inverters: 36
[05/27 19:31:27     38s] List of unusable inverters:
[05/27 19:31:27     38s] Total number of unusable inverters: 0
[05/27 19:31:27     38s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[05/27 19:31:27     38s] Total number of identified usable delay cells: 19
[05/27 19:31:27     38s] List of identified unusable delay cells:
[05/27 19:31:27     38s] Total number of identified unusable delay cells: 0
[05/27 19:31:27     38s] Creating Cell Server, finished. 
[05/27 19:31:27     38s] 
[05/27 19:31:28     38s] Deleting Cell Server ...
[05/27 19:31:28     38s] 
[05/27 19:31:28     38s] *** Summary of all messages that are not suppressed in this session:
[05/27 19:31:28     38s] Severity  ID               Count  Summary                                  
[05/27 19:31:28     38s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/27 19:31:28     38s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[05/27 19:31:28     38s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[05/27 19:31:28     38s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/27 19:31:28     38s] WARNING   TECHLIB-1161       168  The library level attribute %s on line %...
[05/27 19:31:28     38s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/27 19:31:28     38s] *** Message Summary: 345 warning(s), 0 error(s)
[05/27 19:31:28     38s] 
[05/27 19:31:28     38s] <CMD> read_power_intent -1801 ../../syn/rtl/mv_lp_top.upf
[05/27 19:31:28     38s] Reading power intent file ../../syn/rtl/mv_lp_top.upf ...
[05/27 19:31:28     38s] Checking power intent
[05/27 19:31:28     38s] Checking scoped supply_net connected to top-level supply_net
[05/27 19:31:28     38s] IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:28     38s] Checking supply_set/supply_net
[05/27 19:31:28     38s] IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.01 real=0:00:00.00
[05/27 19:31:28     38s] Setting boundaryports(3) from port_attr
[05/27 19:31:28     38s] IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:28     38s] IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:28     38s] <CMD> commit_power_intent -verbose
[05/27 19:31:28     39s] IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.14 real=0:00:00.00
[05/27 19:31:28     39s] COMMIT_1801: commit_logic_port_net 
[05/27 19:31:28     39s] IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:28     39s] COMMIT_1801: commit_supply_net 
[05/27 19:31:28     39s] ::MSV::createSupplyPort VSS -dir input -type ground
[05/27 19:31:28     39s] ::MSV::createSupplyPort VDDH -dir input -type power
[05/27 19:31:28     39s] ::MSV::createSupplyPort VDDL -dir input -type power
[05/27 19:31:28     39s] ::MSV::createSupplyNet VDDH -type power
[05/27 19:31:28     39s] ::MSV::createSupplyNet VDDL_gated_modd -type power
[05/27 19:31:28     39s] ::MSV::createSupplyNet VDDL -type power
[05/27 19:31:28     39s] ::MSV::createSupplyNet VDDH_gated_moda -type power
[05/27 19:31:28     39s] ::MSV::createSupplyNet VDDL_gated_modc -type power
[05/27 19:31:28     39s] ::MSV::createSupplyNet VDDH_gated_modb -type power
[05/27 19:31:28     39s] ::MSV::createSupplyNet VSS -type ground
[05/27 19:31:28     39s] IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.02 real=0:00:00.00
[05/27 19:31:28     39s] COMMIT_1801: commit_power_domain 
[05/27 19:31:28     39s] ::MSV::createPowerDomain pd_moda -alwaysOn false
[05/27 19:31:28     39s] ::MSV::modifyPowerDomainMember pd_moda  -instances {modA_inst} -power { (VDDH_gated_moda:VDD VDDL)} -ground { (VSS:VSS)}
[05/27 19:31:28     39s] ::MSV::createPowerDomain pd_modb -alwaysOn false
[05/27 19:31:28     39s] ::MSV::modifyPowerDomainMember pd_modb  -instances {modB_inst} -power { (VDDH_gated_modb:VDD VDDL)} -ground { (VSS:VSS)}
[05/27 19:31:28     39s] ::MSV::createPowerDomain pd_modc -alwaysOn false
[05/27 19:31:28     39s] ::MSV::modifyPowerDomainMember pd_modc  -instances {modC_inst} -power { (VDDL_gated_modc:VDD VDDL)} -ground { (VSS:VSS)}
[05/27 19:31:28     39s] ::MSV::createPowerDomain pd_modd -alwaysOn false
[05/27 19:31:28     39s] ::MSV::modifyPowerDomainMember pd_modd  -instances {modD_inst} -power { (VDDL_gated_modd:VDD VDDL)} -ground { (VSS:VSS)}
[05/27 19:31:28     39s] ::MSV::createPowerDomain pd_top -default
[05/27 19:31:28     39s] ::MSV::modifyPowerDomainMember pd_top  -instances * -power { (VDDH:VDD VDDL)} -ground { (VSS:VSS)}
[05/27 19:31:28     39s] ::MSV::createPowerDomain _internal_VDDL_VSS_
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets _internal_VDDL_VSS_ -power VDDL -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainSupplySet _internal_VDDL_VSS_ -primary _ss_VDDL_VSS_
[05/27 19:31:28     39s] ::MSV::PD::setIsPdInternal _internal_VDDL_VSS_
[05/27 19:31:28     39s] IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.04 real=0:00:00.00
[05/27 19:31:28     39s] COMMIT_1801: commit_global_connect -no_related_pg
[05/27 19:31:28     39s] COMMIT_1801: commit_supplynet_connect 
[05/27 19:31:28     39s] IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_moda_primary_ss_ -power VDDH_gated_moda -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_modc_primary_ss_ -power VDDL_gated_modc -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet _ss_VDDL_VSS_ -power VDDL -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_modb_primary_ss_ -power VDDH_gated_modb -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_top_primary_ss_ -power VDDH -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_modd_primary_ss_ -power VDDL_gated_modd -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_moda -power VDDH_gated_moda -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_modb -power VDDH_gated_modb -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_modc -power VDDL_gated_modc -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_modd -power VDDL_gated_modd -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_top -power VDDH -ground VSS
[05/27 19:31:28     39s] ::MSV::addUpfPortState pg_moda_ps/VDDH_gated_moda -state {power_on 1.16} -state {power_off off} -net VDDH_gated_moda
[05/27 19:31:28     39s] ::MSV::addUpfPortState pg_modd_ps/VDDL_gated_modd -state {power_on 0.85} -state {power_off off} -net VDDL_gated_modd
[05/27 19:31:28     39s] ::MSV::addUpfPortState VSS -state {gnd 0.0} -net VSS
[05/27 19:31:28     39s] ::MSV::addUpfPortState VDDH -state {power_on 1.16} -state {power_off off} -net VDDH
[05/27 19:31:28     39s] ::MSV::addUpfPortState pg_modc_ps/VDDL_gated_modc -state {power_on 0.85} -state {power_off off} -net VDDL_gated_modc
[05/27 19:31:28     39s] ::MSV::addUpfPortState VDDL -state {power_on 0.85} -state {power_off off} -net VDDL
[05/27 19:31:28     39s] ::MSV::addUpfPortState pg_modb_ps/VDDH_gated_modb -state {power_on 1.16} -state {power_off off} -net VDDH_gated_modb
[05/27 19:31:28     39s] ::MSV::createUpfPst MV_gated -supplies {VDDH VDDL VSS pg_moda_ps/VDDH_gated_moda pg_modb_ps/VDDH_gated_modb pg_modc_ps/VDDL_gated_modc pg_modd_ps/VDDL_gated_modd}
[05/27 19:31:28     39s] ::MSV::addUpfPstState s0 -pst MV_gated -state {power_on power_on gnd power_on power_on power_on power_on}
[05/27 19:31:28     39s] ::MSV::addUpfPstState s1 -pst MV_gated -state {power_on power_on gnd power_off power_on power_on power_off}
[05/27 19:31:28     39s] ::MSV::addUpfPstState s2 -pst MV_gated -state {power_on power_on gnd power_on power_on power_off power_off}
[05/27 19:31:28     39s] IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.01 real=0:00:00.00
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX2_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX1_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX8_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX4_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX2_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX1_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX8_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX4_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX2_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX1_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX8_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX4_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX2_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX1_RVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX8_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX4_RVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX8_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX4_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX2_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX1_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX8_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX4_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX2_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX1_RVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX2_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX1_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX8_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX4_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX2_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX1_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX8_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX4_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX2_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX1_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX8_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX4_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX2_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX1_HVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX8_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX4_HVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX8_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX4_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX2_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX1_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX8_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX4_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX2_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX1_HVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX2_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX1_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX8_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX4_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX2_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDX1_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX8_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX4_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX2_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLANDAOX1_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX8_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX4_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX2_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORX1_LVT -output_power VDD -output_ground VSS -always_on_pin  {ISO} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX8_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation ISOLORAOX4_LVT -output_power VDDG -input_power VDD -output_ground VSS -always_on_pin  {ISO} {ISO} {D} {Q} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX8_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX4_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX2_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLSSX1_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX8_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX4_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX2_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENSSX1_LVT -output_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSDNENCLX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -isolation LSUPENCLX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -always_on_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX8_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX4_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX2_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX1_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX4_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX2_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX1_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX8_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX4_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX2_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX1_RVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX8_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX4_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX2_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX1_RVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX8_RVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX8_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX4_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX2_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX1_RVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX8_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX4_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX2_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX1_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX4_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX2_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX1_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX8_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX4_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX2_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX1_HVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX8_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX4_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX2_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX1_HVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX8_HVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX8_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX4_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX2_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX1_HVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX8_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX4_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX2_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLSSX1_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX4_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX2_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX1_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX8_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX4_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX2_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENSSX1_LVT -output_power VDDL -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNENCLX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPENCLX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -always_on_pin  {EN} -output_voltage_input_pin  {EN} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX8_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX4_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX2_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNX1_LVT -output_power VDDL -input_power VDDH -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSDNSSX8_LVT -output_power VDDL -output_ground VSS -direction down -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX8_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX4_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX2_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -level_shifter LSUPX1_LVT -output_power VDDH -input_power VDDL -output_ground VSS -direction up -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X8_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X4_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X32_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X2_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X16_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX16_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X8_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X4_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X32_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X2_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X16_RVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX8_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX4_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX32_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX2_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX16_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX8_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX4_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX32_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX2_RVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X8_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X4_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X32_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X2_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X16_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX16_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X8_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X4_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X32_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X2_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X16_HVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX8_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX4_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX32_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX2_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX16_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX8_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX4_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX32_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX2_HVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X8_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X4_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X32_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X2_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOT2X16_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX16_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X8_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X4_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X32_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X2_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEAD2X16_LVT -always_on_pin  {SLEEP} {SLEEPOUT} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX8_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX4_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX32_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX2_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch FOOTX16_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX8_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX4_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX32_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -power_switch HEADX2_LVT -always_on_pin  {SLEEP} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRQX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRQX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRNX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRNX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRNX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFARX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFARX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRSSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRSSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRARX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRARX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRQX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRQX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRNX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFX2_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFX1_RVT -cell_type clock_low -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRSSRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRSSRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASRX2_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASRX1_RVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRQX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRQX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRNX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRNX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNARX2_HVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNARX1_HVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFARX2_HVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFARX1_HVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNX2_HVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNX1_HVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRNX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNARX2_HVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNARX1_HVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFARX2_HVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFARX1_HVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFX2_HVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFX1_HVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRSSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRSSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRARX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRARX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNX2_HVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNX1_HVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRQX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRQX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRNX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFX2_HVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFX1_HVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRSSRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRSSRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASRX2_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASRX1_HVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRQX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRQX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRNX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRNX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNARX2_LVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNARX1_LVT -cell_type RDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFARX2_LVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFARX1_LVT -cell_type RDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNX2_LVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNX1_LVT -cell_type RDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFNSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRNX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNARX2_LVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNARX1_LVT -cell_type RSDFFNAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFARX2_LVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFARX1_LVT -cell_type RSDFFAR -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFX2_LVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFX1_LVT -cell_type RDFF -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRSSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RDFFSRSSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRARX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRARX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNX2_LVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNX1_LVT -cell_type RSDFFN -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRQX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRQX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFNSRASRNX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFX2_LVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFX1_LVT -cell_type RSDFF -always_on_pin  {RETN} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRSSRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRSSRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {NRESTORE} {SAVE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASRX2_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -retention RSDFFSRASRX1_LVT -cell_type clock_low -always_on_pin  {SAVE} {NRESTORE} {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFNARX2_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFNARX1_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFARX2_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFARX1_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOBUFX4_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOBUFX2_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOBUFX1_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOINVX4_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOINVX2_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOINVX1_RVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFNARX2_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFNARX1_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFARX2_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFARX1_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOBUFX4_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOBUFX2_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOBUFX1_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOINVX4_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOINVX2_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOINVX1_HVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFNARX2_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFNARX1_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFARX2_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AODFFARX1_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOBUFX4_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOBUFX2_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOBUFX1_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOINVX4_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOINVX2_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] defineLowPowerCell -always_on AOINVX1_LVT -always_on_pin  {VDDG} -from_lib
[05/27 19:31:28     39s] ::MSV::setMsvPinConstraint iso_en
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2B} -applies_to both
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2B} -applies_to both
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2A} -applies_to both
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2B} -applies_to both
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2A} -applies_to both
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2C} -applies_to both
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2B}
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2B}
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2C}
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modb { modB_inst/B2C}
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/W}
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/X}
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modc { modC_inst/C2A}
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modd { modD_inst/D2A}
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_moda { modA_inst/A2D}
[05/27 19:31:28     39s] ::MSV::setUpfPinDupConstraint pd_modb { modB_inst/B2D}
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_moda_primary_ss_ -power VDDH_gated_moda -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_modc_primary_ss_ -power VDDL_gated_modc -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet _ss_VDDL_VSS_ -power VDDL -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_modb_primary_ss_ -power VDDH_gated_modb -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_top_primary_ss_ -power VDDH -ground VSS
[05/27 19:31:28     39s] ::MSV::createSupplySet pd_modd_primary_ss_ -power VDDL_gated_modd -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_moda -power VDDH_gated_moda -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainSupplySet pd_moda -primary pd_moda_primary_ss_
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_modb -power VDDH_gated_modb -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainSupplySet pd_modb -primary pd_modb_primary_ss_
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_modc -power VDDL_gated_modc -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainSupplySet pd_modc -primary pd_modc_primary_ss_
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_modd -power VDDL_gated_modd -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainSupplySet pd_modd -primary pd_modd_primary_ss_
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets pd_top -power VDDH -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainSupplySet pd_top -primary pd_top_primary_ss_
[05/27 19:31:28     39s] ::MSV::setPowerDomainPGNets _internal_VDDL_VSS_ -power VDDL -ground VSS
[05/27 19:31:28     39s] ::MSV::setPowerDomainSupplySet _internal_VDDL_VSS_ -primary _ss_VDDL_VSS_
[05/27 19:31:28     39s] ::MSV::PD::setIsPdInternal _internal_VDDL_VSS_
[05/27 19:31:28     39s] IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.20 real=0:00:00.00
[05/27 19:31:29     39s] Current (total cpu=0:00:39.6, real=0:01:01, peak res=1071.5M, current mem=1064.2M)
[05/27 19:31:29     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1080.4M, current mem=1080.4M)
[05/27 19:31:29     39s] Current (total cpu=0:00:39.6, real=0:01:01, peak res=1080.4M, current mem=1080.4M)
[05/27 19:31:29     39s] Current (total cpu=0:00:39.7, real=0:01:01, peak res=1080.4M, current mem=1080.4M)
[05/27 19:31:29     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1080.8M, current mem=1080.8M)
[05/27 19:31:29     39s] Current (total cpu=0:00:39.7, real=0:01:01, peak res=1080.8M, current mem=1080.8M)
[05/27 19:31:29     39s] Current (total cpu=0:00:39.7, real=0:01:01, peak res=1080.8M, current mem=1080.8M)
[05/27 19:31:29     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1081.1M, current mem=1081.1M)
[05/27 19:31:29     39s] Current (total cpu=0:00:39.8, real=0:01:01, peak res=1081.1M, current mem=1081.1M)
[05/27 19:31:29     39s] Current (total cpu=0:00:39.8, real=0:01:01, peak res=1081.1M, current mem=1081.1M)
[05/27 19:31:29     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1081.5M, current mem=1081.5M)
[05/27 19:31:29     39s] Current (total cpu=0:00:39.9, real=0:01:01, peak res=1081.5M, current mem=1081.5M)
[05/27 19:31:29     39s] IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.47 real=0:00:01.00
[05/27 19:31:29     39s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modc connection specification.
[05/27 19:31:29     39s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modb connection specification.
[05/27 19:31:29     39s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modd connection specification.
[05/27 19:31:29     39s] Cell 'HEADX2_HVT' has been added to powerDomain pd_moda connection specification.
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_top -cells ISOLANDAOX1_HVT -power {(VDDH_gated_moda:VDD->pd_moda) (VDDL_gated_modc:VDDG->pd_modc) } -ground {}
[05/27 19:31:29     39s] Cell 'ISOLANDAOX1_HVT' has been added to powerDomain pd_top connection specification.
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_top -cells ISOLORAOX1_HVT -power {(VDDL_gated_modc:VDD->pd_modc) (VDDH:VDDG) } -ground {}
[05/27 19:31:29     39s] Cell 'ISOLORAOX1_HVT' has been added to powerDomain pd_top connection specification.
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_top -cells ISOLORAOX1_HVT -power {(VDDL_gated_modc:VDD->pd_modc) (VDDH:VDDG) (VDDL_gated_modd:VDD->pd_modd) } -ground {}
[05/27 19:31:29     39s] Cell 'ISOLORAOX1_HVT' has been added to powerDomain pd_top connection specification.
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_top -cells LSUPX1_HVT -power {(VDDH:VDDL) (VDDH:VDDH) } -ground {}
[05/27 19:31:29     39s] Cell 'LSUPX1_HVT' has been added to powerDomain pd_top connection specification.
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_top -cells LSUPX1_HVT -power {(VDDH:VDDL) (VDDH:VDDH) (VDDL_gated_modc:VDDL->pd_modc) } -ground {}
[05/27 19:31:29     39s] Cell 'LSUPX1_HVT' has been added to powerDomain pd_top connection specification.
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_top -cells LSUPX1_HVT -power {(VDDH:VDDL) (VDDH:VDDH) (VDDL_gated_modc:VDDL->pd_modc) (VDDL_gated_modd:VDDL->pd_modd) } -ground {}
[05/27 19:31:29     39s] Cell 'LSUPX1_HVT' has been added to powerDomain pd_top connection specification.
[05/27 19:31:29     39s] IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.01 real=0:00:00.00
[05/27 19:31:29     39s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:29     39s] IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:29     39s] COMMIT_1801: commit_power_switch pg_modc_ps 
[05/27 19:31:29     39s] pg_net VDDL_gated_modc is the primary pg_net of VDDL
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_modc -cells HEADX2_HVT -power { (VDDL_gated_modc:VDD) (VDDL:VDDG)}
[05/27 19:31:29     39s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modc connection specification.
[05/27 19:31:29     39s] COMMIT_1801: commit_power_switch pg_modb_ps 
[05/27 19:31:29     39s] pg_net VDDH_gated_modb is the primary pg_net of VDDH
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_modb -cells HEADX2_HVT -power { (VDDH_gated_modb:VDD) (VDDH:VDDG)}
[05/27 19:31:29     39s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modb connection specification.
[05/27 19:31:29     39s] COMMIT_1801: commit_power_switch pg_modd_ps 
[05/27 19:31:29     39s] pg_net VDDL_gated_modd is the primary pg_net of VDDL
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_modd -cells HEADX2_HVT -power { (VDDL_gated_modd:VDD) (VDDL:VDDG)}
[05/27 19:31:29     39s] Cell 'HEADX2_HVT' has been added to powerDomain pd_modd connection specification.
[05/27 19:31:29     39s] COMMIT_1801: commit_power_switch pg_moda_ps 
[05/27 19:31:29     39s] pg_net VDDH_gated_moda is the primary pg_net of VDDH
[05/27 19:31:29     39s] ::MSV::modifyPowerDomainMember pd_moda -cells HEADX2_HVT -power { (VDDH_gated_moda:VDD) (VDDH:VDDG)}
[05/27 19:31:29     39s] Cell 'HEADX2_HVT' has been added to powerDomain pd_moda connection specification.
[05/27 19:31:29     39s] IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.01 real=0:00:00.00
[05/27 19:31:29     39s] IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:29     39s] COMMIT_1801: commit_isolation iso_pg_moda_b {}
[05/27 19:31:29     39s] ::MSV::commitUpfIsoStrategy iso_pg_moda_b -domain pd_moda -lib_cells {ISOLANDAOX1_LVT ISOLANDAOX2_LVT ISOLANDAOX4_LVT ISOLANDAOX8_LVT ISOLANDX1_LVT ISOLANDX2_LVT ISOLANDX4_LVT ISOLANDX8_LVT ISOLANDAOX1_HVT ISOLANDAOX2_HVT ISOLANDAOX4_HVT ISOLANDAOX8_HVT ISOLANDX1_HVT ISOLANDX2_HVT ISOLANDX4_HVT ISOLANDX8_HVT ISOLANDAOX1_RVT ISOLANDAOX2_RVT ISOLANDAOX4_RVT ISOLANDAOX8_RVT ISOLANDX1_RVT ISOLANDX2_RVT ISOLANDX4_RVT ISOLANDX8_RVT LSUPENCLX1_LVT LSUPENCLX2_LVT LSUPENCLX4_LVT LSUPENCLX8_LVT LSDNENCLX4_LVT LSDNENCLX8_LVT LSDNENCLSSX1_LVT LSDNENCLSSX2_LVT LSDNENCLSSX4_LVT LSDNENCLSSX8_LVT LSDNENCLX1_LVT LSDNENCLX2_LVT LSUPENCLX1_HVT LSUPENCLX2_HVT LSUPENCLX4_HVT LSUPENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX8_HVT LSDNENCLSSX1_HVT LSDNENCLSSX2_HVT LSDNENCLSSX4_HVT LSDNENCLSSX8_HVT LSDNENCLX1_HVT LSDNENCLX2_HVT LSUPENCLX1_RVT LSUPENCLX2_RVT LSUPENCLX4_RVT LSUPENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX8_RVT LSDNENCLSSX1_RVT LSDNENCLSSX2_RVT LSDNENCLSSX4_RVT LSDNENCLSSX8_RVT LSDNENCLX1_RVT LSDNENCLX2_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modA_inst/A2B} -applies_to {both} -location {parent} -clamp_value {0} -isolation_power_net VDDH -isolation_ground_net VSS
[05/27 19:31:29     39s] INFO: isolation strategy iso_pg_moda_b: added 0 isolation insts
[05/27 19:31:29     39s] commit_isolation iso_pg_moda_b 
[05/27 19:31:29     39s] COMMIT_1801: commit_isolation iso_pg_modc_b {}
[05/27 19:31:29     39s] ::MSV::commitUpfIsoStrategy iso_pg_modc_b -domain pd_modc -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modC_inst/C2B} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
[05/27 19:31:29     39s] INFO: isolation strategy iso_pg_modc_b: added 0 isolation insts
[05/27 19:31:29     39s] commit_isolation iso_pg_modc_b 
[05/27 19:31:29     39s] COMMIT_1801: commit_isolation iso_pg_modc_a {}
[05/27 19:31:29     39s] ::MSV::commitUpfIsoStrategy iso_pg_modc_a -domain pd_modc -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modC_inst/C2A} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
[05/27 19:31:29     39s] INFO: isolation strategy iso_pg_modc_a: added 0 isolation insts
[05/27 19:31:29     39s] commit_isolation iso_pg_modc_a 
[05/27 19:31:29     39s] COMMIT_1801: commit_isolation iso_pg_modd_b {}
[05/27 19:31:29     39s] ::MSV::commitUpfIsoStrategy iso_pg_modd_b -domain pd_modd -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modD_inst/D2B} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
[05/27 19:31:29     39s] INFO: isolation strategy iso_pg_modd_b: added 0 isolation insts
[05/27 19:31:29     39s] commit_isolation iso_pg_modd_b 
[05/27 19:31:29     39s] COMMIT_1801: commit_isolation iso_pg_modd_a {}
[05/27 19:31:29     39s] ::MSV::commitUpfIsoStrategy iso_pg_modd_a -domain pd_modd -lib_cells {ISOLORAOX4_LVT ISOLORAOX8_LVT ISOLORX1_LVT ISOLORX2_LVT ISOLORX4_LVT ISOLORX8_LVT ISOLORAOX1_LVT ISOLORAOX2_LVT ISOLORAOX4_HVT ISOLORAOX8_HVT ISOLORX1_HVT ISOLORX2_HVT ISOLORX4_HVT ISOLORX8_HVT ISOLORAOX1_HVT ISOLORAOX2_HVT ISOLORAOX4_RVT ISOLORAOX8_RVT ISOLORX1_RVT ISOLORX2_RVT ISOLORX4_RVT ISOLORX8_RVT ISOLORAOX1_RVT ISOLORAOX2_RVT LSUPENX1_LVT LSUPENX2_LVT LSUPENX4_LVT LSUPENX8_LVT LSDNENSSX1_LVT LSDNENSSX2_LVT LSDNENSSX4_LVT LSDNENSSX8_LVT LSDNENX1_LVT LSDNENX2_LVT LSDNENX4_LVT LSDNENX8_LVT LSUPENX1_HVT LSUPENX2_HVT LSUPENX4_HVT LSUPENX8_HVT LSDNENSSX1_HVT LSDNENSSX2_HVT LSDNENSSX4_HVT LSDNENSSX8_HVT LSDNENX1_HVT LSDNENX2_HVT LSDNENX4_HVT LSDNENX8_HVT LSUPENX1_RVT LSUPENX2_RVT LSUPENX4_RVT LSUPENX8_RVT LSDNENSSX1_RVT LSDNENSSX2_RVT LSDNENSSX4_RVT LSDNENSSX8_RVT LSDNENX1_RVT LSDNENX2_RVT LSDNENX4_RVT LSDNENX8_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modD_inst/D2A} -applies_to {both} -location {parent} -clamp_value {1} -isolation_power_net VDDL -isolation_ground_net VSS
[05/27 19:31:29     39s] INFO: isolation strategy iso_pg_modd_a: added 0 isolation insts
[05/27 19:31:29     39s] commit_isolation iso_pg_modd_a 
[05/27 19:31:29     39s] COMMIT_1801: commit_isolation iso_pg_moda_c {}
[05/27 19:31:29     39s] ::MSV::commitUpfIsoStrategy iso_pg_moda_c -domain pd_moda -lib_cells {ISOLANDAOX1_LVT ISOLANDAOX2_LVT ISOLANDAOX4_LVT ISOLANDAOX8_LVT ISOLANDX1_LVT ISOLANDX2_LVT ISOLANDX4_LVT ISOLANDX8_LVT ISOLANDAOX1_HVT ISOLANDAOX2_HVT ISOLANDAOX4_HVT ISOLANDAOX8_HVT ISOLANDX1_HVT ISOLANDX2_HVT ISOLANDX4_HVT ISOLANDX8_HVT ISOLANDAOX1_RVT ISOLANDAOX2_RVT ISOLANDAOX4_RVT ISOLANDAOX8_RVT ISOLANDX1_RVT ISOLANDX2_RVT ISOLANDX4_RVT ISOLANDX8_RVT LSUPENCLX1_LVT LSUPENCLX2_LVT LSUPENCLX4_LVT LSUPENCLX8_LVT LSDNENCLX4_LVT LSDNENCLX8_LVT LSDNENCLSSX1_LVT LSDNENCLSSX2_LVT LSDNENCLSSX4_LVT LSDNENCLSSX8_LVT LSDNENCLX1_LVT LSDNENCLX2_LVT LSUPENCLX1_HVT LSUPENCLX2_HVT LSUPENCLX4_HVT LSUPENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX8_HVT LSDNENCLSSX1_HVT LSDNENCLSSX2_HVT LSDNENCLSSX4_HVT LSDNENCLSSX8_HVT LSDNENCLX1_HVT LSDNENCLX2_HVT LSUPENCLX1_RVT LSUPENCLX2_RVT LSUPENCLX4_RVT LSUPENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX8_RVT LSDNENCLSSX1_RVT LSDNENCLSSX2_RVT LSDNENCLSSX4_RVT LSDNENCLSSX8_RVT LSDNENCLX1_RVT LSDNENCLX2_RVT} -isolation_signal iso_en -isolation_sense 1 -elements {modA_inst/A2C} -applies_to {both} -location {parent} -clamp_value {0} -isolation_power_net VDDH -isolation_ground_net VSS
[05/27 19:31:29     39s] INFO: isolation strategy iso_pg_moda_c: added 0 isolation insts
[05/27 19:31:29     39s] commit_isolation iso_pg_moda_c 
[05/27 19:31:29     39s] IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.10 real=0:00:00.00
[05/27 19:31:29     39s] COMMIT_1801: commit_level_shifter ls_modc2modb {}
[05/27 19:31:29     39s] ::MSV::commitUpfLsStrategy ls_modc2modb -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2B} -location {parent} -rule {low_to_high}
[05/27 19:31:29     39s] INFO: level_shifter strategy ls_modc2modb: added 1 level_shifter insts
[05/27 19:31:29     39s] commit_level_shifter ls_modc2modb 
[05/27 19:31:29     39s] COMMIT_1801: commit_level_shifter ls_modd2modb {}
[05/27 19:31:29     40s] ::MSV::commitUpfLsStrategy ls_modd2modb -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2B} -location {parent} -rule {low_to_high}
[05/27 19:31:29     40s] INFO: level_shifter strategy ls_modd2modb: added 1 level_shifter insts
[05/27 19:31:29     40s] commit_level_shifter ls_modd2modb 
[05/27 19:31:29     40s] COMMIT_1801: commit_level_shifter ls_moda2modc {}
[05/27 19:31:29     40s] ::MSV::commitUpfLsStrategy ls_moda2modc -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2C} -location {parent} -rule {high_to_low}
[05/27 19:31:29     40s] INFO: level_shifter strategy ls_moda2modc: added 1 level_shifter insts
[05/27 19:31:29     40s] commit_level_shifter ls_moda2modc 
[05/27 19:31:29     40s] COMMIT_1801: commit_level_shifter ls_modb2modc {}
[05/27 19:31:29     40s] ::MSV::commitUpfLsStrategy ls_modb2modc -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2C} -location {parent} -rule {high_to_low}
[05/27 19:31:29     40s] INFO: level_shifter strategy ls_modb2modc: added 1 level_shifter insts
[05/27 19:31:29     40s] commit_level_shifter ls_modb2modc 
[05/27 19:31:29     40s] COMMIT_1801: commit_level_shifter ls_modd2top {}
[05/27 19:31:29     40s] ::MSV::commitUpfLsStrategy ls_modd2top -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/W} -location {parent} -rule {low_to_high}
[05/27 19:31:29     40s] INFO: level_shifter strategy ls_modd2top: added 0 level_shifter insts
[05/27 19:31:29     40s] commit_level_shifter ls_modd2top 
[05/27 19:31:29     40s] COMMIT_1801: commit_level_shifter ls_modc2top {}
[05/27 19:31:29     40s] ::MSV::commitUpfLsStrategy ls_modc2top -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/X} -location {parent} -rule {low_to_high}
[05/27 19:31:29     40s] INFO: level_shifter strategy ls_modc2top: added 0 level_shifter insts
[05/27 19:31:29     40s] commit_level_shifter ls_modc2top 
[05/27 19:31:29     40s] COMMIT_1801: commit_level_shifter ls_modc2moda {}
[05/27 19:31:29     40s] ::MSV::commitUpfLsStrategy ls_modc2moda -domain pd_modc -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modC_inst/C2A} -location {parent} -rule {low_to_high}
[05/27 19:31:29     40s] INFO: level_shifter strategy ls_modc2moda: added 1 level_shifter insts
[05/27 19:31:29     40s] commit_level_shifter ls_modc2moda 
[05/27 19:31:29     40s] COMMIT_1801: commit_level_shifter ls_modd2moda {}
[05/27 19:31:29     40s] ::MSV::commitUpfLsStrategy ls_modd2moda -domain pd_modd -lib_cells {LSUPX1_LVT LSUPX2_LVT LSUPX4_LVT LSUPX8_LVT LSUPX1_HVT LSUPX2_HVT LSUPX4_HVT LSUPX8_HVT LSUPX1_RVT LSUPX2_RVT LSUPX4_RVT LSUPX8_RVT LSUPENX8_RVT LSUPENX4_RVT LSUPENX2_RVT LSUPENX1_RVT LSUPENCLX8_RVT LSUPENCLX4_RVT LSUPENCLX2_RVT LSUPENCLX1_RVT LSUPENX8_HVT LSUPENX4_HVT LSUPENX2_HVT LSUPENX1_HVT LSUPENCLX8_HVT LSUPENCLX4_HVT LSUPENCLX2_HVT LSUPENCLX1_HVT LSUPENX8_LVT LSUPENX4_LVT LSUPENX2_LVT LSUPENX1_LVT LSUPENCLX8_LVT LSUPENCLX4_LVT LSUPENCLX2_LVT LSUPENCLX1_LVT} -elements {modD_inst/D2A} -location {parent} -rule {low_to_high}
[05/27 19:31:29     40s] INFO: level_shifter strategy ls_modd2moda: added 1 level_shifter insts
[05/27 19:31:29     40s] commit_level_shifter ls_modd2moda 
[05/27 19:31:29     40s] COMMIT_1801: commit_level_shifter ls_moda2modd {}
[05/27 19:31:29     40s] ::MSV::commitUpfLsStrategy ls_moda2modd -domain pd_moda -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modA_inst/A2D} -location {parent} -rule {high_to_low}
[05/27 19:31:29     40s] INFO: level_shifter strategy ls_moda2modd: added 1 level_shifter insts
[05/27 19:31:29     40s] commit_level_shifter ls_moda2modd 
[05/27 19:31:29     40s] COMMIT_1801: commit_level_shifter ls_modb2modd {}
[05/27 19:31:29     40s] ::MSV::commitUpfLsStrategy ls_modb2modd -domain pd_modb -lib_cells {LSDNSSX8_LVT LSDNX1_LVT LSDNX2_LVT LSDNX4_LVT LSDNX8_LVT LSDNSSX1_LVT LSDNSSX2_LVT LSDNSSX4_LVT LSDNSSX8_HVT LSDNX1_HVT LSDNX2_HVT LSDNX4_HVT LSDNX8_HVT LSDNSSX1_HVT LSDNSSX2_HVT LSDNSSX4_HVT LSDNSSX8_RVT LSDNX1_RVT LSDNX2_RVT LSDNX4_RVT LSDNX8_RVT LSDNSSX1_RVT LSDNSSX2_RVT LSDNSSX4_RVT LSDNENCLX2_RVT LSDNENCLX1_RVT LSDNENCLSSX8_RVT LSDNENCLSSX4_RVT LSDNENCLSSX2_RVT LSDNENCLSSX1_RVT LSDNENX8_RVT LSDNENX4_RVT LSDNENX2_RVT LSDNENX1_RVT LSDNENSSX8_RVT LSDNENSSX4_RVT LSDNENSSX2_RVT LSDNENSSX1_RVT LSDNENCLX8_RVT LSDNENCLX4_RVT LSDNENCLX2_HVT LSDNENCLX1_HVT LSDNENCLSSX8_HVT LSDNENCLSSX4_HVT LSDNENCLSSX2_HVT LSDNENCLSSX1_HVT LSDNENX8_HVT LSDNENX4_HVT LSDNENX2_HVT LSDNENX1_HVT LSDNENSSX8_HVT LSDNENSSX4_HVT LSDNENSSX2_HVT LSDNENSSX1_HVT LSDNENCLX8_HVT LSDNENCLX4_HVT LSDNENCLX2_LVT LSDNENCLX1_LVT LSDNENCLSSX8_LVT LSDNENCLSSX4_LVT LSDNENCLSSX2_LVT LSDNENCLSSX1_LVT LSDNENX8_LVT LSDNENX4_LVT LSDNENX2_LVT LSDNENX1_LVT LSDNENSSX8_LVT LSDNENSSX4_LVT LSDNENSSX2_LVT LSDNENSSX1_LVT LSDNENCLX8_LVT LSDNENCLX4_LVT} -elements {modB_inst/B2D} -location {parent} -rule {high_to_low}
[05/27 19:31:29     40s] INFO: level_shifter strategy ls_modb2modd: added 1 level_shifter insts
[05/27 19:31:29     40s] commit_level_shifter ls_modb2modd 
[05/27 19:31:29     40s] IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.03 real=0:00:00.00
[05/27 19:31:29     40s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:29     40s] IEEE1801_RUNTIME: initIsoLSNeededBetweenPowerDomains: cpu=0:00:00.00 real=0:00:00.00
[05/27 19:31:29     40s] Creating Cell Server ...(0, 1, 1, 1)
[05/27 19:31:29     40s] Summary for sequential cells identification: 
[05/27 19:31:29     40s]   Identified SBFF number: 126
[05/27 19:31:29     40s]   Identified MBFF number: 0
[05/27 19:31:29     40s]   Identified SB Latch number: 0
[05/27 19:31:29     40s]   Identified MB Latch number: 0
[05/27 19:31:29     40s]   Not identified SBFF number: 180
[05/27 19:31:29     40s]   Not identified MBFF number: 0
[05/27 19:31:29     40s]   Not identified SB Latch number: 0
[05/27 19:31:29     40s]   Not identified MB Latch number: 0
[05/27 19:31:29     40s]   Number of sequential cells which are not FFs: 78
[05/27 19:31:29     40s] Total number of combinational cells: 384
[05/27 19:31:29     40s] Total number of sequential cells: 204
[05/27 19:31:29     40s] Total number of tristate cells: 18
[05/27 19:31:29     40s] Total number of level shifter cells: 108
[05/27 19:31:29     40s] Total number of power gating cells: 0
[05/27 19:31:29     40s] Total number of isolation cells: 48
[05/27 19:31:29     40s] Total number of power switch cells: 60
[05/27 19:31:29     40s] Total number of pulse generator cells: 0
[05/27 19:31:29     40s] Total number of always on buffers: 30
[05/27 19:31:29     40s] Total number of retention cells: 180
[05/27 19:31:29     40s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/27 19:31:29     40s] Total number of usable buffers: 5
[05/27 19:31:29     40s] List of unusable buffers:
[05/27 19:31:29     40s] Total number of unusable buffers: 0
[05/27 19:31:29     40s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[05/27 19:31:29     40s] Total number of usable inverters: 36
[05/27 19:31:29     40s] List of unusable inverters:
[05/27 19:31:29     40s] Total number of unusable inverters: 0
[05/27 19:31:29     40s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[05/27 19:31:29     40s] Total number of identified usable delay cells: 19
[05/27 19:31:29     40s] List of identified unusable delay cells:
[05/27 19:31:29     40s] Total number of identified unusable delay cells: 0
[05/27 19:31:29     40s] Creating Cell Server, finished. 
[05/27 19:31:29     40s] 
[05/27 19:31:29     40s] Deleting Cell Server ...
[05/27 19:31:29     40s] check Iso/LS needed between power domains
[05/27 19:31:29     40s] finished checking Iso/LS needed between power domains
[05/27 19:31:29     40s] finished commitUpf -verbose
[05/27 19:31:29     40s] <CMD> floorPlan -s 100 100 10 10 10 10 -flip s -coreMarginsBy io
[05/27 19:31:29     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/27 19:31:29     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/27 19:31:29     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/27 19:31:29     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 10.032000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/27 19:31:29     40s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 19:31:29     40s] Type 'man IMPFP-3961' for more detail.
[05/27 19:31:29     40s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 19:31:29     40s] Type 'man IMPFP-3961' for more detail.
[05/27 19:31:29     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 19:31:29     40s] Type 'man IMPFP-3961' for more detail.
[05/27 19:31:29     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/27 19:31:29     40s] Type 'man IMPFP-3961' for more detail.
[05/27 19:31:29     40s] Horizontal Layer M1 offset = 0 (derived)
[05/27 19:31:29     40s] Vertical Layer M2 offset = 0 (derived)
[05/27 19:31:29     40s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/27 19:31:29     40s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/27 19:31:29     40s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/27 19:31:29     40s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/27 19:31:29     40s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/27 19:31:29     40s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/27 19:31:29     40s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/27 19:31:29     40s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/27 19:31:29     40s] <CMD> setPinAssignMode -pinEditInBatch true
[05/27 19:31:29     40s] <CMD> get_message -id GLOBAL-100 -suppress
[05/27 19:31:29     40s] <CMD> get_message -id GLOBAL-100 -suppress
[05/27 19:31:29     40s] <CMD> editPin -edge 3 -pin {A B C D E upf_clk P Q R S T} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 25 -spacing 2 -unit MICRON -fixedPin 1
[05/27 19:31:32     44s] Successfully spread [11] pins.
[05/27 19:31:32     44s] editPin : finished (cpu = 0:00:04.1 real = 0:00:03.0, mem = 1326.5M).
[05/27 19:31:32     44s] <CMD> get_message -id GLOBAL-100 -suppress
[05/27 19:31:32     44s] <CMD> get_message -id GLOBAL-100 -suppress
[05/27 19:31:32     44s] <CMD> editPin -edge 3 -pin {W X Y Z sleep_moda sleep_modb sleep_modc sleep_modd iso_en} -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 25 -spacing 2 -unit MICRON -fixedPin 1
[05/27 19:31:32     44s] Successfully spread [9] pins.
[05/27 19:31:32     44s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1326.5M).
[05/27 19:31:32     44s] <CMD> setPinAssignMode -pinEditInBatch false
[05/27 19:31:32     44s] <CMD> modifyPowerDomainAttr pd_moda -box 30 30 50 50 -gapEdge {5 5 5 5}
[05/27 19:31:32     44s] **ERROR: (IMPMSMV-1259):	[modifyPD] Unknown option '-gapEdge'.

[05/27 19:32:30     56s] <CMD> man modifyPowerDomainAttr
[05/27 19:33:01     57s] 
[05/27 19:33:01     57s] *** Memory Usage v#1 (Current mem = 1330.746M, initial mem = 289.684M) ***
[05/27 19:33:01     57s] 
[05/27 19:33:01     57s] *** Summary of all messages that are not suppressed in this session:
[05/27 19:33:01     57s] Severity  ID               Count  Summary                                  
[05/27 19:33:01     57s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/27 19:33:01     57s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[05/27 19:33:01     57s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[05/27 19:33:01     57s] ERROR     IMPMSMV-1259         1  [modifyPD] Unknown option '%s'.          
[05/27 19:33:01     57s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[05/27 19:33:01     57s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[05/27 19:33:01     57s] WARNING   TCLCMD-1083          1  '%s'                                     
[05/27 19:33:01     57s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/27 19:33:01     57s] WARNING   TECHLIB-1161       168  The library level attribute %s on line %...
[05/27 19:33:01     57s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/27 19:33:01     57s] *** Message Summary: 355 warning(s), 1 error(s)
[05/27 19:33:01     57s] 
[05/27 19:33:01     57s] --- Ending "Innovus" (totcpu=0:00:57.1, real=0:02:33, mem=1330.7M) ---
