# Hi, I'm KUNALðŸ‘‹
<img src="https://github.com/KUNAL MISHRA/KUNAL MISHRA/blob/main/images/Developer.gif" width="200px">
I'm a Verification Engineer passionate about digital design and SoC verification.
![GitHub followers](https://img.shields.io/github/followers/kunalmishra2000?logo=github&style=for-the-badge)

### Languages and Tools:

<img align="left" alt="Verilog" height="26px" src="https://img.shields.io/badge/%20Verilog-%20-green" />
<img align="left" alt="System Verilog" height="26px" src="https://img.shields.io/badge/%20System Verilog-%20-green" />
<img align="left" alt="UVM" height="26px" src="https://img.shields.io/badge/%20UVM-%20-green" />
<img align="left" alt="Visual Studio Code" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/visual-studio-code/visual-studio-code.png" />
<img align="left" alt="Linux" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/linux/linux.png" />
<img align="left" alt="Git" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/git/git.png" />
<img align="left" alt="GitHub" width="26px" src="https://raw.githubusercontent.com/github/explore/78df643247d429f6cc873026c0622819ad797942/topics/github/github.png" />
<img align="left" alt="Terminal" width="26px" src="https://raw.githubusercontent.com/github/explore/80688e429a7d4ef2fca1e82350fe8e3517d3494d/topics/terminal/terminal.png" />
<img align="left" alt="UVM" height="26px" src="https://img.shields.io/badge/%20QuestaSim-%20-orange" />
<img align="left" alt="UVM" height="26px" src="https://img.shields.io/badge/%20Xcelium-%20-orange" />

<br />
<br />

---
![Kumarrishav14's GitHub stats](https://github-readme-stats.vercel.app/api?username=kunalmishra2000&hide_border=true&show_icons=true)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=kunalmishra2000&layout=compact&hide_border=true&count_private=true)

[<img align="left" alt="System Verilog" width="130px" src="https://upload.wikimedia.org/wikipedia/en/thumb/e/ef/SystemVerilog_logo.png/240px-SystemVerilog_logo.png" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="UVM" width="50px" src="https://s3.amazonaws.com/images.verification.academy/uvm.jpg" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="RISC-V" width="150px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/9/9a/RISC-V-logo.svg/2560px-RISC-V-logo.svg.png" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="Python" width="120px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/f/f8/Python_logo_and_wordmark.svg/2560px-Python_logo_and_wordmark.svg.png" />][webdevplaylist] 
[<img align="left" alt="synosys" width="110px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/6/6c/Synopsys_Logo.svg/2560px-Synopsys_Logo.svg.png" />][webdevplaylist]
[<img align="left" alt="cadence" width="100px" src="https://logos-download.com/wp-content/uploads/2019/07/Cadence_Logo.png" />][webdevplaylist]


[website]: 
[course]: 
[twitter]: 
[youtube]: 
[instagram]:
[linkedin]: 
[webdevplaylist]: 
[jsplaylist]: 
[cssplaylist]: 
[reactplaylist]: 

