{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713383001787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713383001787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 16:43:21 2024 " "Processing started: Wed Apr 17 16:43:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713383001787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383001787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_01 -c test_01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_01 -c test_01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383001788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713383001899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713383001899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713383006747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383006747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_error.v 1 1 " "Found 1 design units, including 1 entities, in source file check_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_error " "Found entity 1: check_error" {  } { { "check_error.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/check_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713383006747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383006747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/open_watter_supply.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/open_watter_supply.v" { { "Info" "ISGN_ENTITY_NAME" "1 open_watter_supply " "Found entity 1: open_watter_supply" {  } { { "output_files/open_watter_supply.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/output_files/open_watter_supply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713383006748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383006748 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/alarme.v " "Can't analyze file -- file output_files/alarme.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1713383006748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m7.v 1 1 " "Found 1 design units, including 1 entities, in source file m7.v" { { "Info" "ISGN_ENTITY_NAME" "1 m7 " "Found entity 1: m7" {  } { { "m7.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/m7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713383006749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383006749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rega.v 1 1 " "Found 1 design units, including 1 entities, in source file rega.v" { { "Info" "ISGN_ENTITY_NAME" "1 rega " "Found entity 1: rega" {  } { { "rega.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/rega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713383006749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383006749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asp.v 1 1 " "Found 1 design units, including 1 entities, in source file asp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asp " "Found entity 1: asp" {  } { { "asp.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/asp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713383006749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383006749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/got.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/got.v" { { "Info" "ISGN_ENTITY_NAME" "1 got " "Found entity 1: got" {  } { { "output_files/got.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/output_files/got.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713383006750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383006750 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../Ãrea de Trabalho/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v " "Can't analyze file -- file ../../../../Ãrea de Trabalho/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1713383006751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 m7.v(4) " "Verilog HDL Implicit Net warning at m7.v(4): created implicit net for \"S1\"" {  } { { "m7.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/m7.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 asp.v(6) " "Verilog HDL Implicit Net warning at asp.v(6): created implicit net for \"s2\"" {  } { { "asp.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/asp.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 asp.v(7) " "Verilog HDL Implicit Net warning at asp.v(7): created implicit net for \"s3\"" {  } { { "asp.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/asp.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 asp.v(8) " "Verilog HDL Implicit Net warning at asp.v(8): created implicit net for \"s4\"" {  } { { "asp.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/asp.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006751 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s5 asp.v(9) " "Verilog HDL Implicit Net warning at asp.v(9): created implicit net for \"s5\"" {  } { { "asp.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/asp.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713383006785 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alarme main.v(10) " "Output port \"alarme\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1713383006785 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_error check_error:creitinho_dugrau " "Elaborating entity \"check_error\" for hierarchy \"check_error:creitinho_dugrau\"" {  } { { "main.v" "creitinho_dugrau" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_watter_supply open_watter_supply:open " "Elaborating entity \"open_watter_supply\" for hierarchy \"open_watter_supply:open\"" {  } { { "main.v" "open" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rega rega:rega_tete " "Elaborating entity \"rega\" for hierarchy \"rega:rega_tete\"" {  } { { "main.v" "rega_tete" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asp asp:asp_teste " "Elaborating entity \"asp\" for hierarchy \"asp:asp_teste\"" {  } { { "main.v" "asp_teste" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "got got:got_teste " "Elaborating entity \"got\" for hierarchy \"got:got_teste\"" {  } { { "main.v" "got_teste" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713383006787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "alarme GND " "Pin \"alarme\" is stuck at GND" {  } { { "main.v" "" { Text "/home/aluno/APAGAR/PBL1_quartus-20240417T190649Z-001/PBL1_quartus/main.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713383006975 "|main|alarme"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713383006975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713383006980 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713383006980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713383006980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713383006980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713383007000 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 16:43:26 2024 " "Processing ended: Wed Apr 17 16:43:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713383007000 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713383007000 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713383007000 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713383007000 ""}
