

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Sat Aug 10 21:02:40 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d3_S2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   64|   64|   64|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_exp_15_7_s_fu_155  |exp_15_7_s  |    2|    2|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Max_Loop         |   10|   10|         2|          1|          1|    10|    yes   |
        |- Sum_Loop         |   13|   13|         5|          1|          1|    10|    yes   |
        |- Prediction_Loop  |   35|   35|        27|          1|          1|    10|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 5, States = { 5 6 7 8 9 }
  Pipeline-2 : II = 1, D = 27, States = { 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 38 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 11 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 39 [1/1] (1.76ns)   --->   "br label %0" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i14 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %select_ln13, %Max_Loop ]" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 40 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%m_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %m, %Max_Loop ]"   --->   Operation 41 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %m_0, -6" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 42 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.73ns)   --->   "%m = add i4 %m_0, 1" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 44 'add' 'm' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %1, label %Max_Loop" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %m_0 to i64" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 46 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln13" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 47 'getelementptr' 'dense_array_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.32ns)   --->   "%max_V = load i14* %dense_array_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 48 'load' 'max_V' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 5.23>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 50 'specregionbegin' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str214) nounwind" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 51 'specpipeline' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%max_V = load i14* %dense_array_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 52 'load' 'max_V' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 53 [1/1] (2.20ns)   --->   "%icmp_ln1495 = icmp slt i14 %p_Val2_1, %max_V" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 53 'icmp' 'icmp_ln1495' <Predicate = (!icmp_ln12)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.70ns)   --->   "%select_ln13 = select i1 %icmp_ln1495, i14 %max_V, i14 %p_Val2_1" [cnn_ap_lp/dense_out.cpp:13]   --->   Operation 54 'select' 'select_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp)" [cnn_ap_lp/dense_out.cpp:16]   --->   Operation 55 'specregionend' 'empty_30' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %0" [cnn_ap_lp/dense_out.cpp:12]   --->   Operation 56 'br' <Predicate = (!icmp_ln12)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_1 to i15" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 57 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 58 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.32>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i14 [ 0, %1 ], [ %sum_V, %Sum_Loop ]"   --->   Operation 59 'phi' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %Sum_Loop ]"   --->   Operation 60 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %i_0, -6" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 61 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 62 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 63 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader.preheader, label %Sum_Loop" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %i_0 to i64" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 65 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%dense_array_V_addr_1 = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln22" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 66 'getelementptr' 'dense_array_V_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (2.32ns)   --->   "%p_Val2_s = load i14* %dense_array_V_addr_1, align 2" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 67 'load' 'p_Val2_s' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 6 <SV = 4> <Delay = 7.97>
ST_6 : Operation 68 [1/2] (2.32ns)   --->   "%p_Val2_s = load i14* %dense_array_V_addr_1, align 2" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 68 'load' 'p_Val2_s' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 69 'sext' 'lhs_V' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.81ns)   --->   "%ret_V = sub i15 %lhs_V, %rhs_V" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 70 'sub' 'ret_V' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [3/3] (3.83ns)   --->   "%p_Val2_2 = call fastcc i15 @"exp<15, 7>"(i15 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_lp/dense_out.cpp:22]   --->   Operation 71 'call' 'p_Val2_2' <Predicate = (!icmp_ln20)> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 15.1>
ST_7 : Operation 72 [2/3] (15.1ns)   --->   "%p_Val2_2 = call fastcc i15 @"exp<15, 7>"(i15 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_lp/dense_out.cpp:22]   --->   Operation 72 'call' 'p_Val2_2' <Predicate = (!icmp_ln20)> <Delay = 15.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 16.9>
ST_8 : Operation 73 [1/3] (15.1ns)   --->   "%p_Val2_2 = call fastcc i15 @"exp<15, 7>"(i15 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_lp/dense_out.cpp:22]   --->   Operation 73 'call' 'p_Val2_2' <Predicate = (!icmp_ln20)> <Delay = 15.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_4 = trunc i15 %p_Val2_2 to i14" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 74 'trunc' 'p_Val2_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.81ns)   --->   "%sum_V = add i14 %p_Val2_4, %p_Val2_3" [cnn_ap_lp/dense_out.cpp:23]   --->   Operation 75 'add' 'sum_V' <Predicate = (!icmp_ln20)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 2.32>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str315) nounwind" [cnn_ap_lp/dense_out.cpp:21]   --->   Operation 76 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str315)" [cnn_ap_lp/dense_out.cpp:21]   --->   Operation 77 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str214) nounwind" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 78 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (2.32ns)   --->   "store i14 %p_Val2_4, i14* %dense_array_V_addr_1, align 2" [cnn_ap_lp/dense_out.cpp:22]   --->   Operation 79 'store' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str315, i32 %tmp_1)" [cnn_ap_lp/dense_out.cpp:24]   --->   Operation 80 'specregionend' 'empty_32' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/dense_out.cpp:20]   --->   Operation 81 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.76>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i14 %p_Val2_3 to i22" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 82 'sext' 'sext_ln27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 5> <Delay = 2.32>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %Prediction_Loop ], [ 0, %.preheader.preheader ]"   --->   Operation 84 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %j_0, -6" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 85 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 86 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 87 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %Prediction_Loop" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %j_0 to i64" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 89 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%dense_array_V_addr_2 = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln29" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 90 'getelementptr' 'dense_array_V_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_11 : Operation 91 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i14* %dense_array_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 91 'load' 'p_Val2_5' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 12 <SV = 6> <Delay = 6.36>
ST_12 : Operation 92 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i14* %dense_array_V_addr_2, align 2" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 92 'load' 'p_Val2_5' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%t_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_5, i8 0)" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 93 'bitconcatenate' 't_V' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_12 : Operation 94 [26/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 94 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 4.04>
ST_13 : Operation 95 [25/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 95 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 4.04>
ST_14 : Operation 96 [24/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 96 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 4.04>
ST_15 : Operation 97 [23/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 97 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 4.04>
ST_16 : Operation 98 [22/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 98 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 4.04>
ST_17 : Operation 99 [21/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 99 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 4.04>
ST_18 : Operation 100 [20/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 100 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 4.04>
ST_19 : Operation 101 [19/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 101 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 4.04>
ST_20 : Operation 102 [18/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 102 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 4.04>
ST_21 : Operation 103 [17/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 103 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 4.04>
ST_22 : Operation 104 [16/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 104 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 4.04>
ST_23 : Operation 105 [15/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 105 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 4.04>
ST_24 : Operation 106 [14/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 106 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 4.04>
ST_25 : Operation 107 [13/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 107 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 4.04>
ST_26 : Operation 108 [12/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 108 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 4.04>
ST_27 : Operation 109 [11/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 109 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 4.04>
ST_28 : Operation 110 [10/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 110 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 4.04>
ST_29 : Operation 111 [9/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 111 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 4.04>
ST_30 : Operation 112 [8/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 112 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 4.04>
ST_31 : Operation 113 [7/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 113 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 4.04>
ST_32 : Operation 114 [6/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 114 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 4.04>
ST_33 : Operation 115 [5/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 115 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 28> <Delay = 4.04>
ST_34 : Operation 116 [4/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 116 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 4.04>
ST_35 : Operation 117 [3/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 117 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 30> <Delay = 4.04>
ST_36 : Operation 118 [2/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 118 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 31> <Delay = 6.36>
ST_37 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str416) nounwind" [cnn_ap_lp/dense_out.cpp:28]   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str416)" [cnn_ap_lp/dense_out.cpp:28]   --->   Operation 120 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str214) nounwind" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 121 'specpipeline' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 122 [1/26] (4.04ns)   --->   "%sdiv_ln1148 = sdiv i22 %t_V, %sext_ln27" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 122 'sdiv' 'sdiv_ln1148' <Predicate = (!icmp_ln27)> <Delay = 4.04> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 25> <II = 1> <Delay = 4.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i22 %sdiv_ln1148 to i14" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 123 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 124 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln29" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 124 'getelementptr' 'prediction_V_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 125 [1/1] (2.32ns)   --->   "store i14 %trunc_ln703, i14* %prediction_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:29]   --->   Operation 125 'store' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_37 : Operation 126 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str416, i32 %tmp_2)" [cnn_ap_lp/dense_out.cpp:30]   --->   Operation 126 'specregionend' 'empty_34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_37 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn_ap_lp/dense_out.cpp:27]   --->   Operation 127 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 38 <SV = 6> <Delay = 0.00>
ST_38 : Operation 128 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_out.cpp:32]   --->   Operation 128 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ prediction_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln12              (br               ) [ 011100000000000000000000000000000000000]
p_Val2_1             (phi              ) [ 001110000000000000000000000000000000000]
m_0                  (phi              ) [ 001000000000000000000000000000000000000]
icmp_ln12            (icmp             ) [ 001100000000000000000000000000000000000]
empty                (speclooptripcount) [ 000000000000000000000000000000000000000]
m                    (add              ) [ 011100000000000000000000000000000000000]
br_ln12              (br               ) [ 000000000000000000000000000000000000000]
zext_ln13            (zext             ) [ 000000000000000000000000000000000000000]
dense_array_V_addr   (getelementptr    ) [ 001100000000000000000000000000000000000]
specloopname_ln12    (specloopname     ) [ 000000000000000000000000000000000000000]
tmp                  (specregionbegin  ) [ 000000000000000000000000000000000000000]
specpipeline_ln13    (specpipeline     ) [ 000000000000000000000000000000000000000]
max_V                (load             ) [ 000000000000000000000000000000000000000]
icmp_ln1495          (icmp             ) [ 000000000000000000000000000000000000000]
select_ln13          (select           ) [ 011100000000000000000000000000000000000]
empty_30             (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln12              (br               ) [ 011100000000000000000000000000000000000]
rhs_V                (sext             ) [ 000001111100000000000000000000000000000]
br_ln20              (br               ) [ 000011111100000000000000000000000000000]
p_Val2_3             (phi              ) [ 000001111010000000000000000000000000000]
i_0                  (phi              ) [ 000001000000000000000000000000000000000]
icmp_ln20            (icmp             ) [ 000001111100000000000000000000000000000]
empty_31             (speclooptripcount) [ 000000000000000000000000000000000000000]
i                    (add              ) [ 000011111100000000000000000000000000000]
br_ln20              (br               ) [ 000000000000000000000000000000000000000]
zext_ln22            (zext             ) [ 000000000000000000000000000000000000000]
dense_array_V_addr_1 (getelementptr    ) [ 000001111100000000000000000000000000000]
p_Val2_s             (load             ) [ 000000000000000000000000000000000000000]
lhs_V                (sext             ) [ 000000000000000000000000000000000000000]
ret_V                (sub              ) [ 000000000000000000000000000000000000000]
p_Val2_2             (call             ) [ 000000000000000000000000000000000000000]
p_Val2_4             (trunc            ) [ 000001000100000000000000000000000000000]
sum_V                (add              ) [ 000011000100000000000000000000000000000]
specloopname_ln21    (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_1                (specregionbegin  ) [ 000000000000000000000000000000000000000]
specpipeline_ln22    (specpipeline     ) [ 000000000000000000000000000000000000000]
store_ln22           (store            ) [ 000000000000000000000000000000000000000]
empty_32             (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln20              (br               ) [ 000011111100000000000000000000000000000]
sext_ln27            (sext             ) [ 000000000001111111111111111111111111110]
br_ln27              (br               ) [ 000000000011111111111111111111111111110]
j_0                  (phi              ) [ 000000000001000000000000000000000000000]
icmp_ln27            (icmp             ) [ 000000000001111111111111111111111111110]
empty_33             (speclooptripcount) [ 000000000000000000000000000000000000000]
j                    (add              ) [ 000000000011111111111111111111111111110]
br_ln27              (br               ) [ 000000000000000000000000000000000000000]
zext_ln29            (zext             ) [ 000000000001111111111111111111111111110]
dense_array_V_addr_2 (getelementptr    ) [ 000000000001100000000000000000000000000]
p_Val2_5             (load             ) [ 000000000000000000000000000000000000000]
t_V                  (bitconcatenate   ) [ 000000000001011111111111111111111111110]
specloopname_ln28    (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_2                (specregionbegin  ) [ 000000000000000000000000000000000000000]
specpipeline_ln29    (specpipeline     ) [ 000000000000000000000000000000000000000]
sdiv_ln1148          (sdiv             ) [ 000000000000000000000000000000000000000]
trunc_ln703          (trunc            ) [ 000000000000000000000000000000000000000]
prediction_V_addr    (getelementptr    ) [ 000000000000000000000000000000000000000]
store_ln29           (store            ) [ 000000000000000000000000000000000000000]
empty_34             (specregionend    ) [ 000000000000000000000000000000000000000]
br_ln27              (br               ) [ 000000000011111111111111111111111111110]
ret_ln32             (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_array_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_array_V"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp<15, 7>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str315"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str416"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="dense_array_V_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="14" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_V_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="0"/>
<pin id="73" dir="0" index="4" bw="4" slack="1"/>
<pin id="74" dir="0" index="5" bw="14" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="14" slack="0"/>
<pin id="76" dir="1" index="7" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="max_V/2 p_Val2_s/5 store_ln22/9 p_Val2_5/11 "/>
</bind>
</comp>

<comp id="65" class="1004" name="dense_array_V_addr_1_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="14" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="4" slack="0"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_V_addr_1/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="dense_array_V_addr_2_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="14" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_V_addr_2/11 "/>
</bind>
</comp>

<comp id="85" class="1004" name="prediction_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="26"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr/37 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln29_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="14" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/37 "/>
</bind>
</comp>

<comp id="98" class="1005" name="p_Val2_1_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="14" slack="1"/>
<pin id="100" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_Val2_1_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="14" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="m_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="1"/>
<pin id="112" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="m_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_Val2_3_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="14" slack="1"/>
<pin id="123" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="p_Val2_3_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="14" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="1"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/11 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_exp_15_7_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="15" slack="0"/>
<pin id="157" dir="0" index="1" bw="15" slack="0"/>
<pin id="158" dir="0" index="2" bw="11" slack="0"/>
<pin id="159" dir="0" index="3" bw="25" slack="0"/>
<pin id="160" dir="0" index="4" bw="25" slack="0"/>
<pin id="161" dir="1" index="5" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_2/6 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln12_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="m_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln13_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln1495_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="1"/>
<pin id="185" dir="0" index="1" bw="14" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln13_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="14" slack="0"/>
<pin id="192" dir="0" index="2" bw="14" slack="1"/>
<pin id="193" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="rhs_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="1"/>
<pin id="199" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln20_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln22_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lhs_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ret_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="14" slack="0"/>
<pin id="224" dir="0" index="1" bw="14" slack="2"/>
<pin id="225" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_Val2_4_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_4/8 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sum_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="14" slack="0"/>
<pin id="234" dir="0" index="1" bw="14" slack="3"/>
<pin id="235" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln27_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="14" slack="1"/>
<pin id="240" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/10 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln27_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="j_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/11 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln29_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/11 "/>
</bind>
</comp>

<comp id="259" class="1004" name="t_V_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="22" slack="0"/>
<pin id="261" dir="0" index="1" bw="14" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V/12 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="22" slack="0"/>
<pin id="269" dir="0" index="1" bw="14" slack="2"/>
<pin id="270" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1148/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln703_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="0"/>
<pin id="274" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/37 "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln12_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="281" class="1005" name="m_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="286" class="1005" name="dense_array_V_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="1"/>
<pin id="288" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_V_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="select_ln13_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="1"/>
<pin id="293" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="296" class="1005" name="rhs_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="2"/>
<pin id="298" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="301" class="1005" name="icmp_ln20_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="310" class="1005" name="dense_array_V_addr_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="1"/>
<pin id="312" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_V_addr_1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_Val2_4_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="14" slack="1"/>
<pin id="318" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="321" class="1005" name="sum_V_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="14" slack="1"/>
<pin id="323" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="326" class="1005" name="sext_ln27_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="22" slack="2"/>
<pin id="328" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln27 "/>
</bind>
</comp>

<comp id="331" class="1005" name="icmp_ln27_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="335" class="1005" name="j_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="340" class="1005" name="zext_ln29_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="26"/>
<pin id="342" dir="1" index="1" bw="64" slack="26"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="345" class="1005" name="dense_array_V_addr_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_V_addr_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="t_V_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="22" slack="1"/>
<pin id="352" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="72"><net_src comp="65" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="59" pin=2"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="155" pin=4"/></net>

<net id="170"><net_src comp="114" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="114" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="114" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="187"><net_src comp="98" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="59" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="183" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="59" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="98" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="98" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="137" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="137" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="137" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="221"><net_src comp="59" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="222" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="231"><net_src comp="155" pin="5"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="121" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="121" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="148" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="148" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="148" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="59" pin="7"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="271"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="280"><net_src comp="166" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="172" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="289"><net_src comp="52" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="294"><net_src comp="189" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="299"><net_src comp="197" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="304"><net_src comp="201" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="207" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="313"><net_src comp="65" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="319"><net_src comp="228" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="59" pin=4"/></net>

<net id="324"><net_src comp="232" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="329"><net_src comp="238" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="334"><net_src comp="242" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="248" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="343"><net_src comp="254" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="348"><net_src comp="77" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="353"><net_src comp="259" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="267" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_array_V | {9 }
	Port: prediction_V | {37 }
 - Input state : 
	Port: soft_max : dense_array_V | {2 3 5 6 11 12 }
	Port: soft_max : f_x_lsb_table_V | {6 7 }
	Port: soft_max : exp_x_msb_2_m_1_tabl | {6 7 }
	Port: soft_max : exp_x_msb_1_table_V | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln12 : 1
		m : 1
		br_ln12 : 2
		zext_ln13 : 1
		dense_array_V_addr : 2
		max_V : 3
	State 3
		icmp_ln1495 : 1
		select_ln13 : 2
		empty_30 : 1
	State 4
	State 5
		icmp_ln20 : 1
		i : 1
		br_ln20 : 2
		zext_ln22 : 1
		dense_array_V_addr_1 : 2
		p_Val2_s : 3
	State 6
		lhs_V : 1
		ret_V : 2
		p_Val2_2 : 3
	State 7
	State 8
		p_Val2_4 : 1
		sum_V : 2
	State 9
		empty_32 : 1
	State 10
	State 11
		icmp_ln27 : 1
		j : 1
		br_ln27 : 2
		zext_ln29 : 1
		dense_array_V_addr_2 : 2
		p_Val2_5 : 3
	State 12
		t_V : 1
		sdiv_ln1148 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		trunc_ln703 : 1
		store_ln29 : 2
		empty_34 : 1
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   sdiv   |       grp_fu_267      |    0    |    0    |   1253  |   958   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   | grp_exp_15_7_s_fu_155 |    3    |  5.307  |    48   |   328   |
|----------|-----------------------|---------|---------|---------|---------|
|          |        m_fu_172       |    0    |    0    |    0    |    13   |
|    add   |        i_fu_207       |    0    |    0    |    0    |    13   |
|          |      sum_V_fu_232     |    0    |    0    |    0    |    19   |
|          |        j_fu_248       |    0    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    icmp_ln12_fu_166   |    0    |    0    |    0    |    9    |
|   icmp   |   icmp_ln1495_fu_183  |    0    |    0    |    0    |    13   |
|          |    icmp_ln20_fu_201   |    0    |    0    |    0    |    9    |
|          |    icmp_ln27_fu_242   |    0    |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|---------|
|    sub   |      ret_V_fu_222     |    0    |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|---------|
|  select  |   select_ln13_fu_189  |    0    |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    zext_ln13_fu_178   |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln22_fu_213   |    0    |    0    |    0    |    0    |
|          |    zext_ln29_fu_254   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |      rhs_V_fu_197     |    0    |    0    |    0    |    0    |
|   sext   |      lhs_V_fu_218     |    0    |    0    |    0    |    0    |
|          |    sext_ln27_fu_238   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   trunc  |    p_Val2_4_fu_228    |    0    |    0    |    0    |    0    |
|          |   trunc_ln703_fu_272  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|bitconcatenate|       t_V_fu_259      |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    3    |  5.307  |   1301  |   1417  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|dense_array_V_addr_1_reg_310|    4   |
|dense_array_V_addr_2_reg_345|    4   |
| dense_array_V_addr_reg_286 |    4   |
|         i_0_reg_133        |    4   |
|          i_reg_305         |    4   |
|      icmp_ln12_reg_277     |    1   |
|      icmp_ln20_reg_301     |    1   |
|      icmp_ln27_reg_331     |    1   |
|         j_0_reg_144        |    4   |
|          j_reg_335         |    4   |
|         m_0_reg_110        |    4   |
|          m_reg_281         |    4   |
|       p_Val2_1_reg_98      |   14   |
|      p_Val2_3_reg_121      |   14   |
|      p_Val2_4_reg_316      |   14   |
|        rhs_V_reg_296       |   15   |
|     select_ln13_reg_291    |   14   |
|      sext_ln27_reg_326     |   22   |
|        sum_V_reg_321       |   14   |
|         t_V_reg_350        |   22   |
|      zext_ln29_reg_340     |   64   |
+----------------------------+--------+
|            Total           |   232  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   4  |   4  |   16   ||    21   |
| grp_access_fu_59 |  p2  |   3  |   0  |    0   ||    15   |
|  p_Val2_1_reg_98 |  p0  |   2  |  14  |   28   ||    9    |
| p_Val2_3_reg_121 |  p0  |   2  |  14  |   28   ||    9    |
|    grp_fu_267    |  p0  |   2  |  22  |   44   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   116  || 8.98225 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    5   |  1301  |  1417  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   63   |
|  Register |    -   |    -   |   232  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   14   |  1533  |  1480  |
+-----------+--------+--------+--------+--------+
