// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/25/2024 08:26:19"

// 
// Device: Altera EP2C35F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BANK (
	MAR_OUT,
	LOAD,
	MIR,
	CLOCK,
	IN_C,
	MBR_OUT,
	MBR_IN,
	MDR_OUT,
	MDR_IN,
	OUT_A,
	OUT_B,
	PC_OUT);
output 	[31:0] MAR_OUT;
input 	LOAD;
input 	[35:0] MIR;
input 	CLOCK;
input 	[31:0] IN_C;
output 	[7:0] MBR_OUT;
input 	[7:0] MBR_IN;
output 	[31:0] MDR_OUT;
input 	[31:0] MDR_IN;
output 	[31:0] OUT_A;
output 	[31:0] OUT_B;
output 	[31:0] PC_OUT;

// Design Ports Information
// MDR_OUT[31]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[30]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[29]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[28]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[27]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[26]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[25]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[24]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[23]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[22]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[21]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[20]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[19]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[18]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[17]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[16]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[15]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[14]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[13]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[12]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[11]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[10]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[9]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[7]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[6]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[5]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[4]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[3]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[2]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[1]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MDR_OUT[0]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[31]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[30]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[29]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[28]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[27]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[26]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[25]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[24]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[23]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[22]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[21]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[20]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[19]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[18]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[17]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[16]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[15]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[14]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[13]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[12]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[11]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[10]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[9]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[8]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[7]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[5]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[3]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[1]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[31]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[30]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[29]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[28]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[27]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[26]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[25]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[24]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[23]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[22]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[21]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[20]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[19]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[18]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[17]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[16]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[15]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[14]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[13]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[12]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[11]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[10]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[9]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[8]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[7]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[6]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[4]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[3]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[2]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MAR_OUT[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[35]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[34]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[33]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[32]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[31]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[30]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[29]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[28]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[27]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[26]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[25]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[24]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[23]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[22]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[21]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[20]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[19]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[18]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[17]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[16]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_OUT[7]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[6]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[5]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[4]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[3]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[2]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MBR_OUT[0]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[31]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[30]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[29]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[28]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[27]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[26]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[25]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[24]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[23]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[22]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[21]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[20]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[19]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[18]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[17]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[16]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[15]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[14]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[13]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[12]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[11]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[10]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[9]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[8]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[7]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[6]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[3]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[1]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_A[0]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[31]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[30]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[29]	=>  Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[28]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[27]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[26]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[25]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[24]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[23]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[22]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[21]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[20]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[19]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[18]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[17]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[16]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[15]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[14]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[13]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[12]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[11]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[10]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[9]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[8]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[6]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[5]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[3]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[2]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[1]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_OUT[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// IN_C[31]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LOAD	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[30]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[29]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[28]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[27]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[26]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[25]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[24]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[23]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[22]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[21]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[20]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[19]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[18]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[17]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[16]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[15]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[14]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[13]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[12]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[11]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[10]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[9]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[8]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[7]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[6]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[5]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[4]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[3]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[2]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[1]	=>  Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[7]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[6]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[5]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[4]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[2]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[1]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[0]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[6]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[0]	=>  Location: PIN_W18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[3]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[1]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[31]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[30]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[29]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[28]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[27]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[26]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[25]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[24]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[23]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[22]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[21]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[20]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[19]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[18]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[17]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[16]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[14]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[13]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[12]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[11]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[10]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[9]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[8]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[7]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[6]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[5]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[4]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[3]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[1]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_IN[0]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[15]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[9]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[4]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[5]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[8]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[10]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[11]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[12]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[13]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[14]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MC1_v_fast.sdo");
// synopsys translate_on

wire \inst9|inst42|inst5[31]~24_combout ;
wire \inst6|inst1|inst23|inst~regout ;
wire \inst9|inst42|inst5[30]~31_combout ;
wire \inst4|inst1|inst23|inst8~regout ;
wire \inst3|inst1|inst23|inst8~regout ;
wire \inst9|inst42|inst5[29]~37_combout ;
wire \inst6|inst1|inst23|inst12~regout ;
wire \inst5|inst1|inst23|inst12~regout ;
wire \inst9|inst42|inst5[28]~43_combout ;
wire \inst6|inst1|inst23|inst16~regout ;
wire \inst5|inst1|inst23|inst16~regout ;
wire \inst9|inst42|inst5[27]~48_combout ;
wire \inst3|inst1|inst23|inst24~regout ;
wire \inst6|inst1|inst23|inst24~regout ;
wire \inst5|inst1|inst23|inst24~regout ;
wire \inst9|inst42|inst5[25]~58_combout ;
wire \inst4|inst1|inst23|inst28~regout ;
wire \inst3|inst1|inst23|inst28~regout ;
wire \inst9|inst42|inst5[24]~62_combout ;
wire \inst3|inst1|inst22|inst~regout ;
wire \inst6|inst1|inst22|inst~regout ;
wire \inst5|inst1|inst22|inst~regout ;
wire \inst9|inst42|inst5[23]~68_combout ;
wire \inst3|inst1|inst22|inst5~regout ;
wire \inst9|inst42|inst5[21]~76_combout ;
wire \inst3|inst1|inst22|inst8~regout ;
wire \inst4|inst1|inst22|inst12~regout ;
wire \inst3|inst1|inst22|inst12~regout ;
wire \inst9|inst42|inst5[20]~82_combout ;
wire \inst6|inst1|inst22|inst16~regout ;
wire \inst5|inst1|inst22|inst16~regout ;
wire \inst9|inst42|inst5[19]~88_combout ;
wire \inst4|inst1|inst22|inst20~regout ;
wire \inst3|inst1|inst22|inst20~regout ;
wire \inst9|inst42|inst5[18]~92_combout ;
wire \inst3|inst1|inst22|inst24~regout ;
wire \inst4|inst1|inst22|inst28~regout ;
wire \inst3|inst1|inst22|inst28~regout ;
wire \inst9|inst42|inst5[16]~102_combout ;
wire \inst4|inst1|inst20|inst~regout ;
wire \inst3|inst1|inst20|inst~regout ;
wire \inst9|inst42|inst5[15]~107_combout ;
wire \inst9|inst42|inst5[14]~111_combout ;
wire \inst3|inst1|inst20|inst5~regout ;
wire \inst4|inst1|inst20|inst8~regout ;
wire \inst3|inst1|inst20|inst8~regout ;
wire \inst9|inst42|inst5[13]~117_combout ;
wire \inst5|inst1|inst20|inst8~regout ;
wire \inst4|inst1|inst20|inst12~regout ;
wire \inst3|inst1|inst20|inst12~regout ;
wire \inst9|inst42|inst5[12]~122_combout ;
wire \inst3|inst1|inst20|inst16~regout ;
wire \inst6|inst1|inst20|inst16~regout ;
wire \inst5|inst1|inst20|inst16~regout ;
wire \inst9|inst42|inst5[11]~128_combout ;
wire \inst3|inst1|inst20|inst20~regout ;
wire \inst6|inst1|inst20|inst20~regout ;
wire \inst5|inst1|inst20|inst20~regout ;
wire \inst9|inst42|inst5[10]~133_combout ;
wire \inst9|inst42|inst5[9]~136_combout ;
wire \inst3|inst1|inst20|inst24~regout ;
wire \inst4|inst1|inst20|inst28~regout ;
wire \inst3|inst1|inst20|inst28~regout ;
wire \inst9|inst42|inst5[8]~142_combout ;
wire \inst1|inst1|inst5[7]~8_combout ;
wire \inst4|inst1|inst|inst24~regout ;
wire \inst3|inst1|inst|inst24~regout ;
wire \inst1|inst1|inst5[6]~15_combout ;
wire \inst1|inst1|inst5[5]~20_combout ;
wire \inst7|inst1|inst|inst20~regout ;
wire \inst9|inst42|inst|inst16~regout ;
wire \inst7|inst1|inst|inst16~regout ;
wire \inst1|inst1|inst5[4]~29_combout ;
wire \inst4|inst1|inst|inst12~regout ;
wire \inst3|inst1|inst|inst12~regout ;
wire \inst1|inst1|inst5[3]~33_combout ;
wire \inst4|inst1|inst|inst8~regout ;
wire \inst3|inst1|inst|inst8~regout ;
wire \inst1|inst1|inst5[2]~39_combout ;
wire \inst6|inst1|inst|inst5~regout ;
wire \inst5|inst1|inst|inst5~regout ;
wire \inst1|inst1|inst5[1]~46_combout ;
wire \inst6|inst1|inst|inst~regout ;
wire \inst5|inst1|inst|inst~regout ;
wire \inst1|inst1|inst5[0]~52_combout ;
wire \inst7|inst1|inst|inst~regout ;
wire \inst9|inst13~regout ;
wire \inst9|inst1|inst4~combout ;
wire \inst3|inst1|inst4~combout ;
wire \inst4|inst1|inst4~combout ;
wire \inst5|inst1|inst4~combout ;
wire \inst6|inst1|inst4~combout ;
wire \inst7|inst1|inst4~combout ;
wire \inst9|inst42|inst4~combout ;
wire \inst5|inst1|inst4~clkctrl_outclk ;
wire \inst4|inst1|inst4~clkctrl_outclk ;
wire \inst6|inst1|inst4~clkctrl_outclk ;
wire \inst9|inst42|inst4~clkctrl_outclk ;
wire \inst3|inst1|inst4~clkctrl_outclk ;
wire \inst7|inst1|inst4~clkctrl_outclk ;
wire \inst9|inst1|inst4~clkctrl_outclk ;
wire \inst6|inst1|inst23|inst~feeder_combout ;
wire \inst3|inst1|inst23|inst24~feeder_combout ;
wire \inst5|inst1|inst23|inst24~feeder_combout ;
wire \inst3|inst1|inst23|inst28~feeder_combout ;
wire \inst3|inst1|inst22|inst~feeder_combout ;
wire \inst3|inst1|inst22|inst5~feeder_combout ;
wire \inst3|inst1|inst22|inst12~feeder_combout ;
wire \inst3|inst1|inst22|inst28~feeder_combout ;
wire \inst3|inst1|inst20|inst~feeder_combout ;
wire \inst5|inst1|inst20|inst8~feeder_combout ;
wire \inst5|inst1|inst20|inst16~feeder_combout ;
wire \inst5|inst1|inst20|inst20~feeder_combout ;
wire \inst3|inst1|inst20|inst24~feeder_combout ;
wire \inst3|inst1|inst20|inst28~feeder_combout ;
wire \inst7|inst1|inst|inst16~feeder_combout ;
wire \inst5|inst1|inst|inst~feeder_combout ;
wire \inst1|inst13~feeder_combout ;
wire \inst1|inst13~regout ;
wire \CLOCK~combout ;
wire \inst1|inst1|inst4~combout ;
wire \inst1|inst1|inst4~clkctrl_outclk ;
wire \inst1|inst1|inst16[31]~0_combout ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst1|inst1|inst23|inst~regout ;
wire \inst1|inst1|inst16[30]~1_combout ;
wire \inst1|inst1|inst23|inst5~regout ;
wire \inst1|inst1|inst16[29]~2_combout ;
wire \inst1|inst1|inst23|inst8~regout ;
wire \inst1|inst1|inst16[28]~3_combout ;
wire \inst1|inst1|inst23|inst12~regout ;
wire \inst1|inst1|inst16[27]~4_combout ;
wire \inst1|inst1|inst23|inst16~regout ;
wire \inst1|inst1|inst16[26]~5_combout ;
wire \inst1|inst1|inst23|inst20~regout ;
wire \inst1|inst1|inst16[25]~6_combout ;
wire \inst1|inst1|inst23|inst24~regout ;
wire \inst1|inst1|inst16[24]~7_combout ;
wire \inst1|inst1|inst23|inst28~regout ;
wire \inst1|inst1|inst16[23]~8_combout ;
wire \inst1|inst1|inst22|inst~regout ;
wire \inst1|inst1|inst16[22]~9_combout ;
wire \inst1|inst1|inst22|inst5~regout ;
wire \inst1|inst1|inst16[21]~10_combout ;
wire \inst1|inst1|inst22|inst8~regout ;
wire \inst1|inst1|inst16[20]~11_combout ;
wire \inst1|inst1|inst22|inst12~regout ;
wire \inst1|inst1|inst16[19]~12_combout ;
wire \inst1|inst1|inst22|inst16~regout ;
wire \inst1|inst1|inst16[18]~13_combout ;
wire \inst1|inst1|inst22|inst20~regout ;
wire \inst1|inst1|inst16[17]~14_combout ;
wire \inst1|inst1|inst22|inst24~regout ;
wire \inst1|inst1|inst16[16]~15_combout ;
wire \inst1|inst1|inst22|inst28~regout ;
wire \inst1|inst1|inst16[15]~16_combout ;
wire \inst1|inst1|inst20|inst~regout ;
wire \inst1|inst1|inst16[14]~17_combout ;
wire \inst1|inst1|inst20|inst5~regout ;
wire \inst1|inst1|inst16[13]~18_combout ;
wire \inst1|inst1|inst20|inst8~regout ;
wire \inst1|inst1|inst16[12]~19_combout ;
wire \inst1|inst1|inst20|inst12~regout ;
wire \inst1|inst1|inst16[11]~20_combout ;
wire \inst1|inst1|inst20|inst16~regout ;
wire \inst1|inst1|inst16[10]~21_combout ;
wire \inst1|inst1|inst20|inst20~regout ;
wire \inst1|inst1|inst16[9]~22_combout ;
wire \inst1|inst1|inst20|inst24~regout ;
wire \inst1|inst1|inst16[8]~23_combout ;
wire \inst1|inst1|inst20|inst28~regout ;
wire \inst1|inst1|inst16[7]~24_combout ;
wire \inst1|inst1|inst|inst28~regout ;
wire \inst1|inst1|inst16[6]~25_combout ;
wire \inst1|inst1|inst|inst24~regout ;
wire \inst1|inst1|inst16[5]~26_combout ;
wire \inst1|inst1|inst|inst20~regout ;
wire \inst1|inst1|inst16[4]~27_combout ;
wire \inst1|inst1|inst|inst16~regout ;
wire \inst1|inst1|inst16[3]~28_combout ;
wire \inst1|inst1|inst|inst12~regout ;
wire \inst1|inst1|inst16[2]~29_combout ;
wire \inst1|inst1|inst|inst8~regout ;
wire \inst1|inst1|inst16[1]~30_combout ;
wire \inst1|inst1|inst|inst5~regout ;
wire \inst1|inst1|inst16[0]~31_combout ;
wire \inst1|inst1|inst|inst~regout ;
wire \inst4|inst1|inst23|inst~regout ;
wire \inst3|inst1|inst23|inst~regout ;
wire \inst10|inst3|inst2~0_combout ;
wire \inst9|inst42|inst5[31]~25_combout ;
wire \inst10|inst3|inst6~0_combout ;
wire \inst5|inst1|inst23|inst~regout ;
wire \inst10|inst3|inst5~0_combout ;
wire \inst9|inst42|inst5[31]~27_combout ;
wire \inst9|inst1|inst|inst28~regout ;
wire \inst10|inst|inst6~0_combout ;
wire \inst9|inst42|inst5[31]~26_combout ;
wire \inst9|inst42|inst5[31]~28_combout ;
wire \inst7|inst1|inst23|inst~regout ;
wire \inst10|inst4|inst2~combout ;
wire \inst9|inst42|inst5[31]~29_combout ;
wire \inst9|inst42|inst5[31]~30_combout ;
wire \inst3|inst1|inst23|inst5~regout ;
wire \inst4|inst1|inst23|inst5~regout ;
wire \inst9|inst42|inst5[30]~32_combout ;
wire \inst5|inst1|inst23|inst5~regout ;
wire \inst6|inst1|inst23|inst5~regout ;
wire \inst9|inst42|inst5[30]~33_combout ;
wire \inst9|inst42|inst5[30]~34_combout ;
wire \inst7|inst1|inst23|inst5~regout ;
wire \inst9|inst42|inst5[30]~35_combout ;
wire \inst5|inst1|inst23|inst8~feeder_combout ;
wire \inst5|inst1|inst23|inst8~regout ;
wire \inst6|inst1|inst23|inst8~regout ;
wire \inst9|inst42|inst5[29]~38_combout ;
wire \inst10|inst|inst3~0_combout ;
wire \inst2|inst1|inst23|inst8~regout ;
wire \inst9|inst42|inst5[29]~36_combout ;
wire \inst9|inst42|inst5[29]~39_combout ;
wire \inst7|inst1|inst23|inst8~regout ;
wire \inst9|inst42|inst5[29]~40_combout ;
wire \inst2|inst1|inst23|inst12~regout ;
wire \inst9|inst42|inst5[28]~41_combout ;
wire \inst3|inst1|inst23|inst12~regout ;
wire \inst4|inst1|inst23|inst12~regout ;
wire \inst9|inst42|inst5[28]~42_combout ;
wire \inst9|inst42|inst5[28]~44_combout ;
wire \inst7|inst1|inst23|inst12~regout ;
wire \inst9|inst42|inst5[28]~45_combout ;
wire \inst3|inst1|inst23|inst16~regout ;
wire \inst4|inst1|inst23|inst16~regout ;
wire \inst9|inst42|inst5[27]~47_combout ;
wire \inst2|inst1|inst23|inst16~regout ;
wire \inst9|inst42|inst5[27]~46_combout ;
wire \inst9|inst42|inst5[27]~49_combout ;
wire \inst7|inst1|inst23|inst16~regout ;
wire \inst9|inst42|inst5[27]~50_combout ;
wire \inst2|inst1|inst23|inst20~regout ;
wire \inst9|inst42|inst5[26]~51_combout ;
wire \inst3|inst1|inst23|inst20~feeder_combout ;
wire \inst3|inst1|inst23|inst20~regout ;
wire \inst4|inst1|inst23|inst20~regout ;
wire \inst9|inst42|inst5[26]~52_combout ;
wire \inst5|inst1|inst23|inst20~regout ;
wire \inst6|inst1|inst23|inst20~regout ;
wire \inst9|inst42|inst5[26]~53_combout ;
wire \inst9|inst42|inst5[26]~54_combout ;
wire \inst7|inst1|inst23|inst20~regout ;
wire \inst9|inst42|inst5[26]~55_combout ;
wire \inst2|inst1|inst23|inst24~regout ;
wire \inst10|inst|inst2~0_combout ;
wire \inst9|inst42|inst5[25]~56_combout ;
wire \inst4|inst1|inst23|inst24~regout ;
wire \inst10|inst3|inst3~0_combout ;
wire \inst9|inst42|inst5[25]~57_combout ;
wire \inst9|inst42|inst5[25]~59_combout ;
wire \inst7|inst1|inst23|inst24~regout ;
wire \inst9|inst42|inst5[25]~60_combout ;
wire \inst5|inst1|inst23|inst28~feeder_combout ;
wire \inst5|inst1|inst23|inst28~regout ;
wire \inst6|inst1|inst23|inst28~regout ;
wire \inst9|inst42|inst5[24]~63_combout ;
wire \inst2|inst1|inst23|inst28~regout ;
wire \inst9|inst42|inst5[24]~61_combout ;
wire \inst9|inst42|inst5[24]~64_combout ;
wire \inst7|inst1|inst23|inst28~regout ;
wire \inst9|inst42|inst5[24]~65_combout ;
wire \inst4|inst1|inst22|inst~regout ;
wire \inst9|inst42|inst5[23]~67_combout ;
wire \inst2|inst1|inst22|inst~regout ;
wire \inst9|inst42|inst5[23]~66_combout ;
wire \inst9|inst42|inst5[23]~69_combout ;
wire \inst7|inst1|inst22|inst~regout ;
wire \inst9|inst42|inst5[23]~70_combout ;
wire \inst5|inst1|inst22|inst5~feeder_combout ;
wire \inst5|inst1|inst22|inst5~regout ;
wire \inst6|inst1|inst22|inst5~regout ;
wire \inst9|inst42|inst5[22]~73_combout ;
wire \inst2|inst1|inst22|inst5~regout ;
wire \inst9|inst42|inst5[22]~71_combout ;
wire \inst4|inst1|inst22|inst5~regout ;
wire \inst9|inst42|inst5[22]~72_combout ;
wire \inst9|inst42|inst5[22]~74_combout ;
wire \inst7|inst1|inst22|inst5~regout ;
wire \inst9|inst42|inst5[22]~75_combout ;
wire \inst4|inst1|inst22|inst8~regout ;
wire \inst9|inst42|inst5[21]~77_combout ;
wire \inst5|inst1|inst22|inst8~regout ;
wire \inst6|inst1|inst22|inst8~regout ;
wire \inst9|inst42|inst5[21]~78_combout ;
wire \inst9|inst42|inst5[21]~79_combout ;
wire \inst7|inst1|inst22|inst8~regout ;
wire \inst9|inst42|inst5[21]~80_combout ;
wire \inst2|inst1|inst22|inst12~regout ;
wire \inst9|inst42|inst5[20]~81_combout ;
wire \inst5|inst1|inst22|inst12~regout ;
wire \inst6|inst1|inst22|inst12~regout ;
wire \inst9|inst42|inst5[20]~83_combout ;
wire \inst9|inst42|inst5[20]~84_combout ;
wire \inst7|inst1|inst22|inst12~regout ;
wire \inst9|inst42|inst5[20]~85_combout ;
wire \inst2|inst1|inst22|inst16~regout ;
wire \inst9|inst42|inst5[19]~86_combout ;
wire \inst4|inst1|inst22|inst16~regout ;
wire \inst3|inst1|inst22|inst16~feeder_combout ;
wire \inst3|inst1|inst22|inst16~regout ;
wire \inst9|inst42|inst5[19]~87_combout ;
wire \inst9|inst42|inst5[19]~89_combout ;
wire \inst7|inst1|inst22|inst16~regout ;
wire \inst9|inst42|inst5[19]~90_combout ;
wire \inst5|inst1|inst22|inst20~regout ;
wire \inst6|inst1|inst22|inst20~regout ;
wire \inst9|inst42|inst5[18]~93_combout ;
wire \inst2|inst1|inst22|inst20~regout ;
wire \inst9|inst42|inst5[18]~91_combout ;
wire \inst9|inst42|inst5[18]~94_combout ;
wire \inst7|inst1|inst22|inst20~regout ;
wire \inst9|inst42|inst5[18]~95_combout ;
wire \inst4|inst1|inst22|inst24~regout ;
wire \inst9|inst42|inst5[17]~97_combout ;
wire \inst2|inst1|inst22|inst24~regout ;
wire \inst9|inst42|inst5[17]~96_combout ;
wire \inst5|inst1|inst22|inst24~feeder_combout ;
wire \inst5|inst1|inst22|inst24~regout ;
wire \inst6|inst1|inst22|inst24~regout ;
wire \inst9|inst42|inst5[17]~98_combout ;
wire \inst9|inst42|inst5[17]~99_combout ;
wire \inst7|inst1|inst22|inst24~regout ;
wire \inst9|inst42|inst5[17]~100_combout ;
wire \inst2|inst1|inst22|inst28~regout ;
wire \inst9|inst42|inst5[16]~101_combout ;
wire \inst5|inst1|inst22|inst28~feeder_combout ;
wire \inst5|inst1|inst22|inst28~regout ;
wire \inst6|inst1|inst22|inst28~regout ;
wire \inst9|inst42|inst5[16]~103_combout ;
wire \inst9|inst42|inst5[16]~104_combout ;
wire \inst7|inst1|inst22|inst28~regout ;
wire \inst9|inst42|inst5[16]~105_combout ;
wire \inst5|inst1|inst20|inst~feeder_combout ;
wire \inst5|inst1|inst20|inst~regout ;
wire \inst6|inst1|inst20|inst~regout ;
wire \inst9|inst42|inst5[15]~108_combout ;
wire \inst2|inst1|inst20|inst~regout ;
wire \inst9|inst42|inst5[15]~106_combout ;
wire \inst9|inst42|inst5[15]~109_combout ;
wire \inst7|inst1|inst20|inst~regout ;
wire \inst9|inst42|inst5[15]~110_combout ;
wire \inst5|inst1|inst20|inst5~feeder_combout ;
wire \inst5|inst1|inst20|inst5~regout ;
wire \inst6|inst1|inst20|inst5~regout ;
wire \inst9|inst42|inst5[14]~113_combout ;
wire \inst4|inst1|inst20|inst5~regout ;
wire \inst9|inst42|inst5[14]~112_combout ;
wire \inst9|inst42|inst5[14]~114_combout ;
wire \inst7|inst1|inst20|inst5~regout ;
wire \inst9|inst42|inst5[14]~115_combout ;
wire \inst2|inst1|inst20|inst8~regout ;
wire \inst9|inst42|inst5[13]~116_combout ;
wire \inst6|inst1|inst20|inst8~regout ;
wire \inst9|inst42|inst5[13]~118_combout ;
wire \inst9|inst42|inst5[13]~119_combout ;
wire \inst7|inst1|inst20|inst8~regout ;
wire \inst9|inst42|inst5[13]~120_combout ;
wire \inst2|inst1|inst20|inst12~regout ;
wire \inst9|inst42|inst5[12]~121_combout ;
wire \inst5|inst1|inst20|inst12~feeder_combout ;
wire \inst5|inst1|inst20|inst12~regout ;
wire \inst6|inst1|inst20|inst12~regout ;
wire \inst9|inst42|inst5[12]~123_combout ;
wire \inst9|inst42|inst5[12]~124_combout ;
wire \inst7|inst1|inst20|inst12~regout ;
wire \inst9|inst42|inst5[12]~125_combout ;
wire \inst2|inst1|inst20|inst16~regout ;
wire \inst9|inst42|inst5[11]~126_combout ;
wire \inst4|inst1|inst20|inst16~regout ;
wire \inst9|inst42|inst5[11]~127_combout ;
wire \inst9|inst42|inst5[11]~129_combout ;
wire \inst7|inst1|inst20|inst16~regout ;
wire \inst9|inst42|inst5[11]~130_combout ;
wire \inst2|inst1|inst20|inst20~regout ;
wire \inst9|inst42|inst5[10]~131_combout ;
wire \inst4|inst1|inst20|inst20~regout ;
wire \inst9|inst42|inst5[10]~132_combout ;
wire \inst9|inst42|inst5[10]~134_combout ;
wire \inst7|inst1|inst20|inst20~regout ;
wire \inst9|inst42|inst5[10]~135_combout ;
wire \inst4|inst1|inst20|inst24~regout ;
wire \inst9|inst42|inst5[9]~137_combout ;
wire \inst5|inst1|inst20|inst24~regout ;
wire \inst6|inst1|inst20|inst24~regout ;
wire \inst9|inst42|inst5[9]~138_combout ;
wire \inst9|inst42|inst5[9]~139_combout ;
wire \inst7|inst1|inst20|inst24~regout ;
wire \inst9|inst42|inst5[9]~140_combout ;
wire \inst2|inst1|inst20|inst28~regout ;
wire \inst9|inst42|inst5[8]~141_combout ;
wire \inst5|inst1|inst20|inst28~feeder_combout ;
wire \inst5|inst1|inst20|inst28~regout ;
wire \inst6|inst1|inst20|inst28~regout ;
wire \inst9|inst42|inst5[8]~143_combout ;
wire \inst9|inst42|inst5[8]~144_combout ;
wire \inst7|inst1|inst20|inst28~regout ;
wire \inst9|inst42|inst5[8]~145_combout ;
wire \inst5|inst1|inst|inst28~0_combout ;
wire \inst5|inst1|inst|inst28~regout ;
wire \inst4|inst1|inst|inst28~0_combout ;
wire \inst4|inst1|inst|inst28~regout ;
wire \inst1|inst1|inst5[7]~10_combout ;
wire \inst6|inst1|inst|inst28~regout ;
wire \inst7|inst1|inst|inst28~feeder_combout ;
wire \inst7|inst1|inst|inst28~regout ;
wire \inst1|inst1|inst5[7]~11_combout ;
wire \inst2|inst1|inst|inst28~regout ;
wire \inst3|inst1|inst|inst28~0_combout ;
wire \inst3|inst1|inst|inst28~regout ;
wire \inst1|inst1|inst5[7]~9_combout ;
wire \inst1|inst1|inst5[7]~12_combout ;
wire \inst9|inst42|inst|inst28~regout ;
wire \inst10|inst|inst5~0_combout ;
wire \inst1|inst1|inst5[7]~13_combout ;
wire \inst9|inst1|inst|inst24~regout ;
wire \inst6|inst1|inst|inst24~regout ;
wire \inst5|inst1|inst|inst24~regout ;
wire \inst1|inst1|inst5[6]~16_combout ;
wire \inst2|inst1|inst|inst24~regout ;
wire \inst1|inst1|inst5[6]~14_combout ;
wire \inst9|inst42|inst|inst24~regout ;
wire \inst7|inst1|inst|inst24~feeder_combout ;
wire \inst7|inst1|inst|inst24~regout ;
wire \inst1|inst1|inst5[6]~17_combout ;
wire \inst1|inst1|inst5[6]~18_combout ;
wire \inst1|inst1|inst5[6]~19_combout ;
wire \inst6|inst1|inst|inst20~regout ;
wire \inst5|inst1|inst|inst20~regout ;
wire \inst1|inst1|inst5[5]~22_combout ;
wire \inst4|inst1|inst|inst20~regout ;
wire \inst3|inst1|inst|inst20~regout ;
wire \inst1|inst1|inst5[5]~21_combout ;
wire \inst9|inst42|inst|inst20~regout ;
wire \inst1|inst1|inst5[5]~23_combout ;
wire \inst1|inst1|inst5[5]~24_combout ;
wire \inst9|inst1|inst|inst20~regout ;
wire \inst1|inst1|inst5[5]~25_combout ;
wire \inst9|inst1|inst|inst16~regout ;
wire \inst3|inst1|inst|inst16~0_combout ;
wire \inst3|inst1|inst|inst16~regout ;
wire \inst4|inst1|inst|inst16~0_combout ;
wire \inst4|inst1|inst|inst16~regout ;
wire \inst1|inst1|inst5[4]~27_combout ;
wire \inst6|inst1|inst|inst16~regout ;
wire \inst5|inst1|inst|inst16~feeder_combout ;
wire \inst5|inst1|inst|inst16~regout ;
wire \inst1|inst1|inst5[4]~28_combout ;
wire \inst2|inst1|inst|inst16~regout ;
wire \inst1|inst1|inst5[4]~26_combout ;
wire \inst1|inst1|inst5[4]~30_combout ;
wire \inst1|inst1|inst5[4]~31_combout ;
wire \inst9|inst1|inst|inst12~regout ;
wire \inst6|inst1|inst|inst12~regout ;
wire \inst5|inst1|inst|inst12~feeder_combout ;
wire \inst5|inst1|inst|inst12~regout ;
wire \inst1|inst1|inst5[3]~34_combout ;
wire \inst7|inst1|inst|inst12~feeder_combout ;
wire \inst7|inst1|inst|inst12~regout ;
wire \inst9|inst42|inst|inst12~regout ;
wire \inst1|inst1|inst5[3]~35_combout ;
wire \inst2|inst1|inst|inst12~regout ;
wire \inst1|inst1|inst5[3]~32_combout ;
wire \inst1|inst1|inst5[3]~36_combout ;
wire \inst1|inst1|inst5[3]~37_combout ;
wire \inst9|inst1|inst|inst8~regout ;
wire \inst6|inst1|inst|inst8~regout ;
wire \inst5|inst1|inst|inst8~regout ;
wire \inst1|inst1|inst5[2]~40_combout ;
wire \inst9|inst42|inst|inst8~regout ;
wire \inst7|inst1|inst|inst8~feeder_combout ;
wire \inst7|inst1|inst|inst8~regout ;
wire \inst1|inst1|inst5[2]~41_combout ;
wire \inst2|inst1|inst|inst8~regout ;
wire \inst1|inst1|inst5[2]~38_combout ;
wire \inst1|inst1|inst5[2]~42_combout ;
wire \inst1|inst1|inst5[2]~43_combout ;
wire \inst9|inst1|inst|inst5~regout ;
wire \inst3|inst1|inst|inst5~regout ;
wire \inst4|inst1|inst|inst5~regout ;
wire \inst1|inst1|inst5[1]~45_combout ;
wire \inst9|inst42|inst|inst5~regout ;
wire \inst7|inst1|inst|inst5~feeder_combout ;
wire \inst7|inst1|inst|inst5~regout ;
wire \inst1|inst1|inst5[1]~47_combout ;
wire \inst2|inst1|inst|inst5~regout ;
wire \inst1|inst1|inst5[1]~44_combout ;
wire \inst1|inst1|inst5[1]~48_combout ;
wire \inst1|inst1|inst5[1]~49_combout ;
wire \inst9|inst1|inst|inst~regout ;
wire \inst2|inst1|inst|inst~regout ;
wire \inst1|inst1|inst5[0]~50_combout ;
wire \inst4|inst1|inst|inst~regout ;
wire \inst3|inst1|inst|inst~regout ;
wire \inst1|inst1|inst5[0]~51_combout ;
wire \inst9|inst42|inst|inst~regout ;
wire \inst1|inst1|inst5[0]~53_combout ;
wire \inst1|inst1|inst5[0]~54_combout ;
wire \inst1|inst1|inst5[0]~55_combout ;
wire \inst|inst1|inst4~combout ;
wire \inst|inst1|inst4~clkctrl_outclk ;
wire \inst|inst1|inst23|inst~regout ;
wire \inst|inst1|inst23|inst5~regout ;
wire \inst|inst1|inst23|inst8~feeder_combout ;
wire \inst|inst1|inst23|inst8~regout ;
wire \inst|inst1|inst23|inst12~regout ;
wire \inst|inst1|inst23|inst16~regout ;
wire \inst|inst1|inst23|inst20~regout ;
wire \inst|inst1|inst23|inst24~feeder_combout ;
wire \inst|inst1|inst23|inst24~regout ;
wire \inst|inst1|inst23|inst28~feeder_combout ;
wire \inst|inst1|inst23|inst28~regout ;
wire \inst|inst1|inst22|inst~feeder_combout ;
wire \inst|inst1|inst22|inst~regout ;
wire \inst|inst1|inst22|inst5~feeder_combout ;
wire \inst|inst1|inst22|inst5~regout ;
wire \inst|inst1|inst22|inst8~regout ;
wire \inst|inst1|inst22|inst12~feeder_combout ;
wire \inst|inst1|inst22|inst12~regout ;
wire \inst|inst1|inst22|inst16~feeder_combout ;
wire \inst|inst1|inst22|inst16~regout ;
wire \inst|inst1|inst22|inst20~regout ;
wire \inst|inst1|inst22|inst24~regout ;
wire \inst|inst1|inst22|inst28~regout ;
wire \inst|inst1|inst20|inst~feeder_combout ;
wire \inst|inst1|inst20|inst~regout ;
wire \inst|inst1|inst20|inst5~feeder_combout ;
wire \inst|inst1|inst20|inst5~regout ;
wire \inst|inst1|inst20|inst8~feeder_combout ;
wire \inst|inst1|inst20|inst8~regout ;
wire \inst|inst1|inst20|inst12~regout ;
wire \inst|inst1|inst20|inst16~regout ;
wire \inst|inst1|inst20|inst20~regout ;
wire \inst|inst1|inst20|inst24~feeder_combout ;
wire \inst|inst1|inst20|inst24~regout ;
wire \inst|inst1|inst20|inst28~regout ;
wire \inst|inst1|inst|inst28~feeder_combout ;
wire \inst|inst1|inst|inst28~regout ;
wire \inst|inst1|inst|inst24~feeder_combout ;
wire \inst|inst1|inst|inst24~regout ;
wire \inst|inst1|inst|inst20~feeder_combout ;
wire \inst|inst1|inst|inst20~regout ;
wire \inst|inst1|inst|inst16~feeder_combout ;
wire \inst|inst1|inst|inst16~regout ;
wire \inst|inst1|inst|inst12~feeder_combout ;
wire \inst|inst1|inst|inst12~regout ;
wire \inst|inst1|inst|inst8~feeder_combout ;
wire \inst|inst1|inst|inst8~regout ;
wire \inst|inst1|inst|inst5~regout ;
wire \inst|inst1|inst|inst~regout ;
wire \inst8|inst1|inst4~combout ;
wire \inst8|inst1|inst4~clkctrl_outclk ;
wire \inst8|inst1|inst23|inst~regout ;
wire \inst8|inst1|inst23|inst5~regout ;
wire \inst8|inst1|inst23|inst8~regout ;
wire \inst8|inst1|inst23|inst12~regout ;
wire \inst8|inst1|inst23|inst16~regout ;
wire \inst8|inst1|inst23|inst20~regout ;
wire \inst8|inst1|inst23|inst24~feeder_combout ;
wire \inst8|inst1|inst23|inst24~regout ;
wire \inst8|inst1|inst23|inst28~feeder_combout ;
wire \inst8|inst1|inst23|inst28~regout ;
wire \inst8|inst1|inst22|inst~feeder_combout ;
wire \inst8|inst1|inst22|inst~regout ;
wire \inst8|inst1|inst22|inst5~feeder_combout ;
wire \inst8|inst1|inst22|inst5~regout ;
wire \inst8|inst1|inst22|inst8~regout ;
wire \inst8|inst1|inst22|inst12~regout ;
wire \inst8|inst1|inst22|inst16~regout ;
wire \inst8|inst1|inst22|inst20~regout ;
wire \inst8|inst1|inst22|inst24~regout ;
wire \inst8|inst1|inst22|inst28~regout ;
wire \inst8|inst1|inst20|inst~feeder_combout ;
wire \inst8|inst1|inst20|inst~regout ;
wire \inst8|inst1|inst20|inst5~feeder_combout ;
wire \inst8|inst1|inst20|inst5~regout ;
wire \inst8|inst1|inst20|inst8~feeder_combout ;
wire \inst8|inst1|inst20|inst8~regout ;
wire \inst8|inst1|inst20|inst12~regout ;
wire \inst8|inst1|inst20|inst16~feeder_combout ;
wire \inst8|inst1|inst20|inst16~regout ;
wire \inst8|inst1|inst20|inst20~regout ;
wire \inst8|inst1|inst20|inst24~feeder_combout ;
wire \inst8|inst1|inst20|inst24~regout ;
wire \inst8|inst1|inst20|inst28~regout ;
wire \inst8|inst1|inst|inst28~regout ;
wire \inst8|inst1|inst|inst24~feeder_combout ;
wire \inst8|inst1|inst|inst24~regout ;
wire \inst8|inst1|inst|inst20~feeder_combout ;
wire \inst8|inst1|inst|inst20~regout ;
wire \inst8|inst1|inst|inst16~feeder_combout ;
wire \inst8|inst1|inst|inst16~regout ;
wire \inst8|inst1|inst|inst12~feeder_combout ;
wire \inst8|inst1|inst|inst12~regout ;
wire \inst8|inst1|inst|inst8~feeder_combout ;
wire \inst8|inst1|inst|inst8~regout ;
wire \inst8|inst1|inst|inst5~regout ;
wire \inst8|inst1|inst|inst~regout ;
wire \inst2|inst1|inst4~combout ;
wire \inst2|inst1|inst4~clkctrl_outclk ;
wire \inst2|inst1|inst23|inst~regout ;
wire \inst2|inst1|inst23|inst5~regout ;
wire \inst2|inst1|inst22|inst8~regout ;
wire \inst2|inst1|inst20|inst5~regout ;
wire \inst2|inst1|inst20|inst24~regout ;
wire \inst2|inst1|inst|inst20~regout ;
wire [35:0] \MIR~combout ;
wire [31:0] \MDR_IN~combout ;
wire [7:0] \MBR_IN~combout ;
wire [31:0] \IN_C~combout ;


// Location: LCCOMB_X33_Y7_N24
cycloneii_lcell_comb \inst9|inst42|inst5[31]~24 (
// Equation(s):
// \inst9|inst42|inst5[31]~24_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst23|inst~regout  & ((\inst2|inst1|inst23|inst~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & (((\inst2|inst1|inst23|inst~regout )) 
// # (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst23|inst~regout ),
	.datad(\inst1|inst1|inst23|inst~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[31]~24 .lut_mask = 16'hF351;
defparam \inst9|inst42|inst5[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N11
cycloneii_lcell_ff \inst6|inst1|inst23|inst (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(\inst6|inst1|inst23|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst23|inst~regout ));

// Location: LCCOMB_X33_Y7_N18
cycloneii_lcell_comb \inst9|inst42|inst5[30]~31 (
// Equation(s):
// \inst9|inst42|inst5[30]~31_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst23|inst5~regout  & ((\inst2|inst1|inst23|inst5~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & (((\inst2|inst1|inst23|inst5~regout 
// )) # (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst23|inst5~regout ),
	.datad(\inst1|inst1|inst23|inst5~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[30]~31 .lut_mask = 16'hF351;
defparam \inst9|inst42|inst5[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y8_N1
cycloneii_lcell_ff \inst4|inst1|inst23|inst8 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst23|inst8~regout ));

// Location: LCFF_X34_Y8_N11
cycloneii_lcell_ff \inst3|inst1|inst23|inst8 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst23|inst8~regout ));

// Location: LCCOMB_X34_Y8_N0
cycloneii_lcell_comb \inst9|inst42|inst5[29]~37 (
// Equation(s):
// \inst9|inst42|inst5[29]~37_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst23|inst8~regout  & ((\inst3|inst1|inst23|inst8~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & 
// (((\inst3|inst1|inst23|inst8~regout )) # (!\inst10|inst3|inst2~0_combout )))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst23|inst8~regout ),
	.datad(\inst3|inst1|inst23|inst8~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[29]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[29]~37 .lut_mask = 16'hF531;
defparam \inst9|inst42|inst5[29]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y9_N31
cycloneii_lcell_ff \inst6|inst1|inst23|inst12 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst23|inst12~regout ));

// Location: LCFF_X33_Y11_N19
cycloneii_lcell_ff \inst5|inst1|inst23|inst12 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst23|inst12~regout ));

// Location: LCCOMB_X33_Y9_N30
cycloneii_lcell_comb \inst9|inst42|inst5[28]~43 (
// Equation(s):
// \inst9|inst42|inst5[28]~43_combout  = (\inst10|inst3|inst6~0_combout  & (\inst6|inst1|inst23|inst12~regout  & ((\inst5|inst1|inst23|inst12~regout ) # (!\inst10|inst3|inst5~0_combout )))) # (!\inst10|inst3|inst6~0_combout  & 
// ((\inst5|inst1|inst23|inst12~regout ) # ((!\inst10|inst3|inst5~0_combout ))))

	.dataa(\inst10|inst3|inst6~0_combout ),
	.datab(\inst5|inst1|inst23|inst12~regout ),
	.datac(\inst6|inst1|inst23|inst12~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[28]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[28]~43 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[28]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y9_N1
cycloneii_lcell_ff \inst6|inst1|inst23|inst16 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst23|inst16~regout ));

// Location: LCFF_X33_Y9_N3
cycloneii_lcell_ff \inst5|inst1|inst23|inst16 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst23|inst16~regout ));

// Location: LCCOMB_X33_Y9_N0
cycloneii_lcell_comb \inst9|inst42|inst5[27]~48 (
// Equation(s):
// \inst9|inst42|inst5[27]~48_combout  = (\inst10|inst3|inst6~0_combout  & (\inst6|inst1|inst23|inst16~regout  & ((\inst5|inst1|inst23|inst16~regout ) # (!\inst10|inst3|inst5~0_combout )))) # (!\inst10|inst3|inst6~0_combout  & 
// ((\inst5|inst1|inst23|inst16~regout ) # ((!\inst10|inst3|inst5~0_combout ))))

	.dataa(\inst10|inst3|inst6~0_combout ),
	.datab(\inst5|inst1|inst23|inst16~regout ),
	.datac(\inst6|inst1|inst23|inst16~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[27]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[27]~48 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[27]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y8_N13
cycloneii_lcell_ff \inst3|inst1|inst23|inst24 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst23|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst23|inst24~regout ));

// Location: LCFF_X33_Y10_N7
cycloneii_lcell_ff \inst6|inst1|inst23|inst24 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst23|inst24~regout ));

// Location: LCFF_X33_Y11_N7
cycloneii_lcell_ff \inst5|inst1|inst23|inst24 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst23|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst23|inst24~regout ));

// Location: LCCOMB_X33_Y10_N6
cycloneii_lcell_comb \inst9|inst42|inst5[25]~58 (
// Equation(s):
// \inst9|inst42|inst5[25]~58_combout  = (\inst10|inst3|inst6~0_combout  & (\inst6|inst1|inst23|inst24~regout  & ((\inst5|inst1|inst23|inst24~regout ) # (!\inst10|inst3|inst5~0_combout )))) # (!\inst10|inst3|inst6~0_combout  & 
// ((\inst5|inst1|inst23|inst24~regout ) # ((!\inst10|inst3|inst5~0_combout ))))

	.dataa(\inst10|inst3|inst6~0_combout ),
	.datab(\inst5|inst1|inst23|inst24~regout ),
	.datac(\inst6|inst1|inst23|inst24~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[25]~58 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N13
cycloneii_lcell_ff \inst4|inst1|inst23|inst28 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [24]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst23|inst28~regout ));

// Location: LCFF_X29_Y8_N23
cycloneii_lcell_ff \inst3|inst1|inst23|inst28 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst23|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst23|inst28~regout ));

// Location: LCCOMB_X33_Y8_N12
cycloneii_lcell_comb \inst9|inst42|inst5[24]~62 (
// Equation(s):
// \inst9|inst42|inst5[24]~62_combout  = (\inst3|inst1|inst23|inst28~regout  & (((\inst4|inst1|inst23|inst28~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst23|inst28~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst23|inst28~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst23|inst28~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst23|inst28~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[24]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[24]~62 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[24]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N9
cycloneii_lcell_ff \inst3|inst1|inst22|inst (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst22|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst22|inst~regout ));

// Location: LCFF_X32_Y9_N21
cycloneii_lcell_ff \inst6|inst1|inst22|inst (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst22|inst~regout ));

// Location: LCFF_X32_Y9_N7
cycloneii_lcell_ff \inst5|inst1|inst22|inst (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst22|inst~regout ));

// Location: LCCOMB_X32_Y9_N20
cycloneii_lcell_comb \inst9|inst42|inst5[23]~68 (
// Equation(s):
// \inst9|inst42|inst5[23]~68_combout  = (\inst5|inst1|inst22|inst~regout  & (((\inst6|inst1|inst22|inst~regout )) # (!\inst10|inst3|inst6~0_combout ))) # (!\inst5|inst1|inst22|inst~regout  & (!\inst10|inst3|inst5~0_combout  & 
// ((\inst6|inst1|inst22|inst~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst5|inst1|inst22|inst~regout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst22|inst~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[23]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[23]~68 .lut_mask = 16'hA2F3;
defparam \inst9|inst42|inst5[23]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N27
cycloneii_lcell_ff \inst3|inst1|inst22|inst5 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst22|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst22|inst5~regout ));

// Location: LCCOMB_X32_Y10_N2
cycloneii_lcell_comb \inst9|inst42|inst5[21]~76 (
// Equation(s):
// \inst9|inst42|inst5[21]~76_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst22|inst8~regout  & ((\inst1|inst1|inst22|inst8~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & ((\inst1|inst1|inst22|inst8~regout ) 
// # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst22|inst8~regout ),
	.datac(\inst2|inst1|inst22|inst8~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[21]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[21]~76 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[21]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N5
cycloneii_lcell_ff \inst3|inst1|inst22|inst8 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst22|inst8~regout ));

// Location: LCFF_X33_Y8_N17
cycloneii_lcell_ff \inst4|inst1|inst22|inst12 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst22|inst12~regout ));

// Location: LCFF_X34_Y9_N15
cycloneii_lcell_ff \inst3|inst1|inst22|inst12 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst22|inst12~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst22|inst12~regout ));

// Location: LCCOMB_X33_Y8_N16
cycloneii_lcell_comb \inst9|inst42|inst5[20]~82 (
// Equation(s):
// \inst9|inst42|inst5[20]~82_combout  = (\inst3|inst1|inst22|inst12~regout  & (((\inst4|inst1|inst22|inst12~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst22|inst12~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst22|inst12~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst22|inst12~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst22|inst12~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[20]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[20]~82 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[20]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N17
cycloneii_lcell_ff \inst6|inst1|inst22|inst16 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst22|inst16~regout ));

// Location: LCFF_X32_Y9_N27
cycloneii_lcell_ff \inst5|inst1|inst22|inst16 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst22|inst16~regout ));

// Location: LCCOMB_X32_Y9_N16
cycloneii_lcell_comb \inst9|inst42|inst5[19]~88 (
// Equation(s):
// \inst9|inst42|inst5[19]~88_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst22|inst16~regout  & ((\inst6|inst1|inst22|inst16~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst22|inst16~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst22|inst16~regout ),
	.datac(\inst6|inst1|inst22|inst16~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[19]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[19]~88 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[19]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y8_N25
cycloneii_lcell_ff \inst4|inst1|inst22|inst20 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst22|inst20~regout ));

// Location: LCFF_X34_Y8_N3
cycloneii_lcell_ff \inst3|inst1|inst22|inst20 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst22|inst20~regout ));

// Location: LCCOMB_X34_Y8_N24
cycloneii_lcell_comb \inst9|inst42|inst5[18]~92 (
// Equation(s):
// \inst9|inst42|inst5[18]~92_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst22|inst20~regout  & ((\inst3|inst1|inst22|inst20~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & 
// ((\inst3|inst1|inst22|inst20~regout ) # ((!\inst10|inst3|inst2~0_combout ))))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst3|inst1|inst22|inst20~regout ),
	.datac(\inst4|inst1|inst22|inst20~regout ),
	.datad(\inst10|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[18]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[18]~92 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[18]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y8_N13
cycloneii_lcell_ff \inst3|inst1|inst22|inst24 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst22|inst24~regout ));

// Location: LCFF_X34_Y8_N5
cycloneii_lcell_ff \inst4|inst1|inst22|inst28 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst22|inst28~regout ));

// Location: LCFF_X34_Y8_N23
cycloneii_lcell_ff \inst3|inst1|inst22|inst28 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst22|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst22|inst28~regout ));

// Location: LCCOMB_X34_Y8_N4
cycloneii_lcell_comb \inst9|inst42|inst5[16]~102 (
// Equation(s):
// \inst9|inst42|inst5[16]~102_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst22|inst28~regout  & ((\inst3|inst1|inst22|inst28~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & 
// ((\inst3|inst1|inst22|inst28~regout ) # ((!\inst10|inst3|inst2~0_combout ))))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst3|inst1|inst22|inst28~regout ),
	.datac(\inst4|inst1|inst22|inst28~regout ),
	.datad(\inst10|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[16]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[16]~102 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[16]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N15
cycloneii_lcell_ff \inst4|inst1|inst20|inst (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [15]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst20|inst~regout ));

// Location: LCFF_X30_Y9_N1
cycloneii_lcell_ff \inst3|inst1|inst20|inst (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst20|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst20|inst~regout ));

// Location: LCCOMB_X30_Y10_N14
cycloneii_lcell_comb \inst9|inst42|inst5[15]~107 (
// Equation(s):
// \inst9|inst42|inst5[15]~107_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst20|inst~regout  & ((\inst3|inst1|inst20|inst~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & (((\inst3|inst1|inst20|inst~regout 
// )) # (!\inst10|inst3|inst2~0_combout )))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst20|inst~regout ),
	.datad(\inst3|inst1|inst20|inst~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[15]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[15]~107 .lut_mask = 16'hF531;
defparam \inst9|inst42|inst5[15]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N4
cycloneii_lcell_comb \inst9|inst42|inst5[14]~111 (
// Equation(s):
// \inst9|inst42|inst5[14]~111_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst20|inst5~regout  & ((\inst1|inst1|inst20|inst5~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & ((\inst1|inst1|inst20|inst5~regout 
// ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst20|inst5~regout ),
	.datac(\inst2|inst1|inst20|inst5~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[14]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[14]~111 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[14]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N3
cycloneii_lcell_ff \inst3|inst1|inst20|inst5 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst20|inst5~regout ));

// Location: LCFF_X30_Y10_N11
cycloneii_lcell_ff \inst4|inst1|inst20|inst8 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [13]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst20|inst8~regout ));

// Location: LCFF_X30_Y9_N5
cycloneii_lcell_ff \inst3|inst1|inst20|inst8 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [13]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst20|inst8~regout ));

// Location: LCCOMB_X30_Y10_N10
cycloneii_lcell_comb \inst9|inst42|inst5[13]~117 (
// Equation(s):
// \inst9|inst42|inst5[13]~117_combout  = (\inst3|inst1|inst20|inst8~regout  & (((\inst4|inst1|inst20|inst8~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst20|inst8~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst20|inst8~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst20|inst8~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst20|inst8~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[13]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[13]~117 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[13]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N11
cycloneii_lcell_ff \inst5|inst1|inst20|inst8 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst20|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst20|inst8~regout ));

// Location: LCFF_X30_Y10_N29
cycloneii_lcell_ff \inst4|inst1|inst20|inst12 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst20|inst12~regout ));

// Location: LCFF_X30_Y9_N7
cycloneii_lcell_ff \inst3|inst1|inst20|inst12 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst20|inst12~regout ));

// Location: LCCOMB_X30_Y10_N28
cycloneii_lcell_comb \inst9|inst42|inst5[12]~122 (
// Equation(s):
// \inst9|inst42|inst5[12]~122_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst20|inst12~regout  & ((\inst3|inst1|inst20|inst12~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & 
// (((\inst3|inst1|inst20|inst12~regout )) # (!\inst10|inst3|inst2~0_combout )))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst20|inst12~regout ),
	.datad(\inst3|inst1|inst20|inst12~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[12]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[12]~122 .lut_mask = 16'hF531;
defparam \inst9|inst42|inst5[12]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N17
cycloneii_lcell_ff \inst3|inst1|inst20|inst16 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst20|inst16~regout ));

// Location: LCFF_X31_Y9_N25
cycloneii_lcell_ff \inst6|inst1|inst20|inst16 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst20|inst16~regout ));

// Location: LCFF_X31_Y9_N19
cycloneii_lcell_ff \inst5|inst1|inst20|inst16 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst20|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst20|inst16~regout ));

// Location: LCCOMB_X31_Y9_N24
cycloneii_lcell_comb \inst9|inst42|inst5[11]~128 (
// Equation(s):
// \inst9|inst42|inst5[11]~128_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst20|inst16~regout  & ((\inst6|inst1|inst20|inst16~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst20|inst16~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst20|inst16~regout ),
	.datac(\inst6|inst1|inst20|inst16~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[11]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[11]~128 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[11]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N27
cycloneii_lcell_ff \inst3|inst1|inst20|inst20 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst20|inst20~regout ));

// Location: LCFF_X31_Y9_N29
cycloneii_lcell_ff \inst6|inst1|inst20|inst20 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst20|inst20~regout ));

// Location: LCFF_X31_Y9_N7
cycloneii_lcell_ff \inst5|inst1|inst20|inst20 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst20|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst20|inst20~regout ));

// Location: LCCOMB_X31_Y9_N28
cycloneii_lcell_comb \inst9|inst42|inst5[10]~133 (
// Equation(s):
// \inst9|inst42|inst5[10]~133_combout  = (\inst5|inst1|inst20|inst20~regout  & (((\inst6|inst1|inst20|inst20~regout )) # (!\inst10|inst3|inst6~0_combout ))) # (!\inst5|inst1|inst20|inst20~regout  & (!\inst10|inst3|inst5~0_combout  & 
// ((\inst6|inst1|inst20|inst20~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst5|inst1|inst20|inst20~regout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst20|inst20~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[10]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[10]~133 .lut_mask = 16'hA2F3;
defparam \inst9|inst42|inst5[10]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N14
cycloneii_lcell_comb \inst9|inst42|inst5[9]~136 (
// Equation(s):
// \inst9|inst42|inst5[9]~136_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst20|inst24~regout  & ((\inst1|inst1|inst20|inst24~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// ((\inst1|inst1|inst20|inst24~regout ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst20|inst24~regout ),
	.datac(\inst2|inst1|inst20|inst24~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[9]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[9]~136 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[9]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N21
cycloneii_lcell_ff \inst3|inst1|inst20|inst24 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst20|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst20|inst24~regout ));

// Location: LCFF_X30_Y10_N17
cycloneii_lcell_ff \inst4|inst1|inst20|inst28 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst20|inst28~regout ));

// Location: LCFF_X30_Y9_N15
cycloneii_lcell_ff \inst3|inst1|inst20|inst28 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst20|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst20|inst28~regout ));

// Location: LCCOMB_X30_Y10_N16
cycloneii_lcell_comb \inst9|inst42|inst5[8]~142 (
// Equation(s):
// \inst9|inst42|inst5[8]~142_combout  = (\inst3|inst1|inst20|inst28~regout  & (((\inst4|inst1|inst20|inst28~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst20|inst28~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst20|inst28~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst20|inst28~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst20|inst28~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[8]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[8]~142 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[8]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N24
cycloneii_lcell_comb \inst1|inst1|inst5[7]~8 (
// Equation(s):
// \inst1|inst1|inst5[7]~8_combout  = (\inst1|inst1|inst|inst28~regout  & (((\inst9|inst1|inst|inst28~regout )) # (!\inst10|inst|inst6~0_combout ))) # (!\inst1|inst1|inst|inst28~regout  & (!\inst10|inst|inst2~0_combout  & ((\inst9|inst1|inst|inst28~regout ) 
// # (!\inst10|inst|inst6~0_combout ))))

	.dataa(\inst1|inst1|inst|inst28~regout ),
	.datab(\inst10|inst|inst6~0_combout ),
	.datac(\inst9|inst1|inst|inst28~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[7]~8 .lut_mask = 16'hA2F3;
defparam \inst1|inst1|inst5[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y8_N9
cycloneii_lcell_ff \inst4|inst1|inst|inst24 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst|inst24~regout ));

// Location: LCFF_X35_Y8_N3
cycloneii_lcell_ff \inst3|inst1|inst|inst24 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst|inst24~regout ));

// Location: LCCOMB_X35_Y8_N8
cycloneii_lcell_comb \inst1|inst1|inst5[6]~15 (
// Equation(s):
// \inst1|inst1|inst5[6]~15_combout  = (\inst10|inst3|inst2~0_combout  & (\inst3|inst1|inst|inst24~regout  & ((\inst4|inst1|inst|inst24~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst10|inst3|inst2~0_combout  & (((\inst4|inst1|inst|inst24~regout )) 
// # (!\inst10|inst3|inst3~0_combout )))

	.dataa(\inst10|inst3|inst2~0_combout ),
	.datab(\inst10|inst3|inst3~0_combout ),
	.datac(\inst4|inst1|inst|inst24~regout ),
	.datad(\inst3|inst1|inst|inst24~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[6]~15 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N10
cycloneii_lcell_comb \inst1|inst1|inst5[5]~20 (
// Equation(s):
// \inst1|inst1|inst5[5]~20_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst|inst20~regout  & ((\inst2|inst1|inst|inst20~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & (((\inst2|inst1|inst|inst20~regout ) # 
// (!\inst10|inst|inst3~0_combout ))))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst1|inst1|inst|inst20~regout ),
	.datac(\inst2|inst1|inst|inst20~regout ),
	.datad(\inst10|inst|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[5]~20 .lut_mask = 16'hD0DD;
defparam \inst1|inst1|inst5[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N17
cycloneii_lcell_ff \inst7|inst1|inst|inst20 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst|inst20~regout ));

// Location: LCFF_X36_Y6_N3
cycloneii_lcell_ff \inst9|inst42|inst|inst16 (
	.clk(\inst9|inst42|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [4]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst42|inst|inst16~regout ));

// Location: LCFF_X36_Y6_N5
cycloneii_lcell_ff \inst7|inst1|inst|inst16 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(\inst7|inst1|inst|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst|inst16~regout ));

// Location: LCCOMB_X36_Y6_N2
cycloneii_lcell_comb \inst1|inst1|inst5[4]~29 (
// Equation(s):
// \inst1|inst1|inst5[4]~29_combout  = (\inst10|inst|inst5~0_combout  & (\inst9|inst42|inst|inst16~regout  & ((\inst7|inst1|inst|inst16~regout ) # (!\inst10|inst4|inst2~combout )))) # (!\inst10|inst|inst5~0_combout  & ((\inst7|inst1|inst|inst16~regout ) # 
// ((!\inst10|inst4|inst2~combout ))))

	.dataa(\inst10|inst|inst5~0_combout ),
	.datab(\inst7|inst1|inst|inst16~regout ),
	.datac(\inst9|inst42|inst|inst16~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[4]~29 .lut_mask = 16'hC4F5;
defparam \inst1|inst1|inst5[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y8_N17
cycloneii_lcell_ff \inst4|inst1|inst|inst12 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst|inst12~regout ));

// Location: LCFF_X35_Y8_N19
cycloneii_lcell_ff \inst3|inst1|inst|inst12 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst|inst12~regout ));

// Location: LCCOMB_X35_Y8_N16
cycloneii_lcell_comb \inst1|inst1|inst5[3]~33 (
// Equation(s):
// \inst1|inst1|inst5[3]~33_combout  = (\inst10|inst3|inst2~0_combout  & (\inst3|inst1|inst|inst12~regout  & ((\inst4|inst1|inst|inst12~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst10|inst3|inst2~0_combout  & (((\inst4|inst1|inst|inst12~regout )) 
// # (!\inst10|inst3|inst3~0_combout )))

	.dataa(\inst10|inst3|inst2~0_combout ),
	.datab(\inst10|inst3|inst3~0_combout ),
	.datac(\inst4|inst1|inst|inst12~regout ),
	.datad(\inst3|inst1|inst|inst12~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[3]~33 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y8_N13
cycloneii_lcell_ff \inst4|inst1|inst|inst8 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst|inst8~regout ));

// Location: LCFF_X35_Y8_N7
cycloneii_lcell_ff \inst3|inst1|inst|inst8 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst|inst8~regout ));

// Location: LCCOMB_X35_Y8_N12
cycloneii_lcell_comb \inst1|inst1|inst5[2]~39 (
// Equation(s):
// \inst1|inst1|inst5[2]~39_combout  = (\inst10|inst3|inst2~0_combout  & (\inst3|inst1|inst|inst8~regout  & ((\inst4|inst1|inst|inst8~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst10|inst3|inst2~0_combout  & (((\inst4|inst1|inst|inst8~regout )) # 
// (!\inst10|inst3|inst3~0_combout )))

	.dataa(\inst10|inst3|inst2~0_combout ),
	.datab(\inst10|inst3|inst3~0_combout ),
	.datac(\inst4|inst1|inst|inst8~regout ),
	.datad(\inst3|inst1|inst|inst8~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[2]~39 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N21
cycloneii_lcell_ff \inst6|inst1|inst|inst5 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst|inst5~regout ));

// Location: LCFF_X35_Y9_N7
cycloneii_lcell_ff \inst5|inst1|inst|inst5 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst|inst5~regout ));

// Location: LCCOMB_X35_Y9_N20
cycloneii_lcell_comb \inst1|inst1|inst5[1]~46 (
// Equation(s):
// \inst1|inst1|inst5[1]~46_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst|inst5~regout  & ((\inst6|inst1|inst|inst5~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & (((\inst6|inst1|inst|inst5~regout )) # 
// (!\inst10|inst3|inst6~0_combout )))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst|inst5~regout ),
	.datad(\inst5|inst1|inst|inst5~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[1]~46 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N25
cycloneii_lcell_ff \inst6|inst1|inst|inst (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst|inst~regout ));

// Location: LCFF_X35_Y9_N27
cycloneii_lcell_ff \inst5|inst1|inst|inst (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst|inst~regout ));

// Location: LCCOMB_X35_Y9_N24
cycloneii_lcell_comb \inst1|inst1|inst5[0]~52 (
// Equation(s):
// \inst1|inst1|inst5[0]~52_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst|inst~regout  & ((\inst6|inst1|inst|inst~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & (((\inst6|inst1|inst|inst~regout )) # 
// (!\inst10|inst3|inst6~0_combout )))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst|inst~regout ),
	.datad(\inst5|inst1|inst|inst~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[0]~52 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N21
cycloneii_lcell_ff \inst7|inst1|inst|inst (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst|inst~regout ));

// Location: LCFF_X30_Y18_N11
cycloneii_lcell_ff \inst9|inst13 (
	.clk(!\CLOCK~combout ),
	.datain(gnd),
	.sdata(\MIR~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst13~regout ));

// Location: LCCOMB_X30_Y18_N16
cycloneii_lcell_comb \inst9|inst1|inst4 (
// Equation(s):
// \inst9|inst1|inst4~combout  = LCELL((\CLOCK~combout  & \inst9|inst13~regout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK~combout ),
	.datad(\inst9|inst13~regout ),
	.cin(gnd),
	.combout(\inst9|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst1|inst4 .lut_mask = 16'hF000;
defparam \inst9|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneii_lcell_comb \inst3|inst1|inst4 (
// Equation(s):
// \inst3|inst1|inst4~combout  = LCELL((\CLOCK~combout  & \MIR~combout [10]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK~combout ),
	.datad(\MIR~combout [10]),
	.cin(gnd),
	.combout(\inst3|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst4 .lut_mask = 16'hF000;
defparam \inst3|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneii_lcell_comb \inst4|inst1|inst4 (
// Equation(s):
// \inst4|inst1|inst4~combout  = LCELL((\CLOCK~combout  & \MIR~combout [11]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK~combout ),
	.datad(\MIR~combout [11]),
	.cin(gnd),
	.combout(\inst4|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|inst4 .lut_mask = 16'hF000;
defparam \inst4|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneii_lcell_comb \inst5|inst1|inst4 (
// Equation(s):
// \inst5|inst1|inst4~combout  = LCELL((\CLOCK~combout  & \MIR~combout [12]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK~combout ),
	.datad(\MIR~combout [12]),
	.cin(gnd),
	.combout(\inst5|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst4 .lut_mask = 16'hF000;
defparam \inst5|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneii_lcell_comb \inst6|inst1|inst4 (
// Equation(s):
// \inst6|inst1|inst4~combout  = LCELL((\CLOCK~combout  & \MIR~combout [13]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK~combout ),
	.datad(\MIR~combout [13]),
	.cin(gnd),
	.combout(\inst6|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1|inst4 .lut_mask = 16'hF000;
defparam \inst6|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneii_lcell_comb \inst7|inst1|inst4 (
// Equation(s):
// \inst7|inst1|inst4~combout  = LCELL((\CLOCK~combout  & \MIR~combout [14]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK~combout ),
	.datad(\MIR~combout [14]),
	.cin(gnd),
	.combout(\inst7|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|inst4 .lut_mask = 16'hF000;
defparam \inst7|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneii_lcell_comb \inst9|inst42|inst4 (
// Equation(s):
// \inst9|inst42|inst4~combout  = LCELL((\CLOCK~combout  & \inst9|inst13~regout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK~combout ),
	.datad(\inst9|inst13~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst4 .lut_mask = 16'hF000;
defparam \inst9|inst42|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[28]));
// synopsys translate_off
defparam \MDR_IN[28]~I .input_async_reset = "none";
defparam \MDR_IN[28]~I .input_power_up = "low";
defparam \MDR_IN[28]~I .input_register_mode = "none";
defparam \MDR_IN[28]~I .input_sync_reset = "none";
defparam \MDR_IN[28]~I .oe_async_reset = "none";
defparam \MDR_IN[28]~I .oe_power_up = "low";
defparam \MDR_IN[28]~I .oe_register_mode = "none";
defparam \MDR_IN[28]~I .oe_sync_reset = "none";
defparam \MDR_IN[28]~I .operation_mode = "input";
defparam \MDR_IN[28]~I .output_async_reset = "none";
defparam \MDR_IN[28]~I .output_power_up = "low";
defparam \MDR_IN[28]~I .output_register_mode = "none";
defparam \MDR_IN[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[27]));
// synopsys translate_off
defparam \MDR_IN[27]~I .input_async_reset = "none";
defparam \MDR_IN[27]~I .input_power_up = "low";
defparam \MDR_IN[27]~I .input_register_mode = "none";
defparam \MDR_IN[27]~I .input_sync_reset = "none";
defparam \MDR_IN[27]~I .oe_async_reset = "none";
defparam \MDR_IN[27]~I .oe_power_up = "low";
defparam \MDR_IN[27]~I .oe_register_mode = "none";
defparam \MDR_IN[27]~I .oe_sync_reset = "none";
defparam \MDR_IN[27]~I .operation_mode = "input";
defparam \MDR_IN[27]~I .output_async_reset = "none";
defparam \MDR_IN[27]~I .output_power_up = "low";
defparam \MDR_IN[27]~I .output_register_mode = "none";
defparam \MDR_IN[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[23]));
// synopsys translate_off
defparam \MDR_IN[23]~I .input_async_reset = "none";
defparam \MDR_IN[23]~I .input_power_up = "low";
defparam \MDR_IN[23]~I .input_register_mode = "none";
defparam \MDR_IN[23]~I .input_sync_reset = "none";
defparam \MDR_IN[23]~I .oe_async_reset = "none";
defparam \MDR_IN[23]~I .oe_power_up = "low";
defparam \MDR_IN[23]~I .oe_register_mode = "none";
defparam \MDR_IN[23]~I .oe_sync_reset = "none";
defparam \MDR_IN[23]~I .operation_mode = "input";
defparam \MDR_IN[23]~I .output_async_reset = "none";
defparam \MDR_IN[23]~I .output_power_up = "low";
defparam \MDR_IN[23]~I .output_register_mode = "none";
defparam \MDR_IN[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[22]));
// synopsys translate_off
defparam \MDR_IN[22]~I .input_async_reset = "none";
defparam \MDR_IN[22]~I .input_power_up = "low";
defparam \MDR_IN[22]~I .input_register_mode = "none";
defparam \MDR_IN[22]~I .input_sync_reset = "none";
defparam \MDR_IN[22]~I .oe_async_reset = "none";
defparam \MDR_IN[22]~I .oe_power_up = "low";
defparam \MDR_IN[22]~I .oe_register_mode = "none";
defparam \MDR_IN[22]~I .oe_sync_reset = "none";
defparam \MDR_IN[22]~I .operation_mode = "input";
defparam \MDR_IN[22]~I .output_async_reset = "none";
defparam \MDR_IN[22]~I .output_power_up = "low";
defparam \MDR_IN[22]~I .output_register_mode = "none";
defparam \MDR_IN[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[21]));
// synopsys translate_off
defparam \MDR_IN[21]~I .input_async_reset = "none";
defparam \MDR_IN[21]~I .input_power_up = "low";
defparam \MDR_IN[21]~I .input_register_mode = "none";
defparam \MDR_IN[21]~I .input_sync_reset = "none";
defparam \MDR_IN[21]~I .oe_async_reset = "none";
defparam \MDR_IN[21]~I .oe_power_up = "low";
defparam \MDR_IN[21]~I .oe_register_mode = "none";
defparam \MDR_IN[21]~I .oe_sync_reset = "none";
defparam \MDR_IN[21]~I .operation_mode = "input";
defparam \MDR_IN[21]~I .output_async_reset = "none";
defparam \MDR_IN[21]~I .output_power_up = "low";
defparam \MDR_IN[21]~I .output_register_mode = "none";
defparam \MDR_IN[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[19]));
// synopsys translate_off
defparam \MDR_IN[19]~I .input_async_reset = "none";
defparam \MDR_IN[19]~I .input_power_up = "low";
defparam \MDR_IN[19]~I .input_register_mode = "none";
defparam \MDR_IN[19]~I .input_sync_reset = "none";
defparam \MDR_IN[19]~I .oe_async_reset = "none";
defparam \MDR_IN[19]~I .oe_power_up = "low";
defparam \MDR_IN[19]~I .oe_register_mode = "none";
defparam \MDR_IN[19]~I .oe_sync_reset = "none";
defparam \MDR_IN[19]~I .operation_mode = "input";
defparam \MDR_IN[19]~I .output_async_reset = "none";
defparam \MDR_IN[19]~I .output_power_up = "low";
defparam \MDR_IN[19]~I .output_register_mode = "none";
defparam \MDR_IN[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[17]));
// synopsys translate_off
defparam \MDR_IN[17]~I .input_async_reset = "none";
defparam \MDR_IN[17]~I .input_power_up = "low";
defparam \MDR_IN[17]~I .input_register_mode = "none";
defparam \MDR_IN[17]~I .input_sync_reset = "none";
defparam \MDR_IN[17]~I .oe_async_reset = "none";
defparam \MDR_IN[17]~I .oe_power_up = "low";
defparam \MDR_IN[17]~I .oe_register_mode = "none";
defparam \MDR_IN[17]~I .oe_sync_reset = "none";
defparam \MDR_IN[17]~I .operation_mode = "input";
defparam \MDR_IN[17]~I .output_async_reset = "none";
defparam \MDR_IN[17]~I .output_power_up = "low";
defparam \MDR_IN[17]~I .output_register_mode = "none";
defparam \MDR_IN[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[11]));
// synopsys translate_off
defparam \MDR_IN[11]~I .input_async_reset = "none";
defparam \MDR_IN[11]~I .input_power_up = "low";
defparam \MDR_IN[11]~I .input_register_mode = "none";
defparam \MDR_IN[11]~I .input_sync_reset = "none";
defparam \MDR_IN[11]~I .oe_async_reset = "none";
defparam \MDR_IN[11]~I .oe_power_up = "low";
defparam \MDR_IN[11]~I .oe_register_mode = "none";
defparam \MDR_IN[11]~I .oe_sync_reset = "none";
defparam \MDR_IN[11]~I .operation_mode = "input";
defparam \MDR_IN[11]~I .output_async_reset = "none";
defparam \MDR_IN[11]~I .output_power_up = "low";
defparam \MDR_IN[11]~I .output_register_mode = "none";
defparam \MDR_IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[9]));
// synopsys translate_off
defparam \MDR_IN[9]~I .input_async_reset = "none";
defparam \MDR_IN[9]~I .input_power_up = "low";
defparam \MDR_IN[9]~I .input_register_mode = "none";
defparam \MDR_IN[9]~I .input_sync_reset = "none";
defparam \MDR_IN[9]~I .oe_async_reset = "none";
defparam \MDR_IN[9]~I .oe_power_up = "low";
defparam \MDR_IN[9]~I .oe_register_mode = "none";
defparam \MDR_IN[9]~I .oe_sync_reset = "none";
defparam \MDR_IN[9]~I .operation_mode = "input";
defparam \MDR_IN[9]~I .output_async_reset = "none";
defparam \MDR_IN[9]~I .output_power_up = "low";
defparam \MDR_IN[9]~I .output_register_mode = "none";
defparam \MDR_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[7]));
// synopsys translate_off
defparam \MDR_IN[7]~I .input_async_reset = "none";
defparam \MDR_IN[7]~I .input_power_up = "low";
defparam \MDR_IN[7]~I .input_register_mode = "none";
defparam \MDR_IN[7]~I .input_sync_reset = "none";
defparam \MDR_IN[7]~I .oe_async_reset = "none";
defparam \MDR_IN[7]~I .oe_power_up = "low";
defparam \MDR_IN[7]~I .oe_register_mode = "none";
defparam \MDR_IN[7]~I .oe_sync_reset = "none";
defparam \MDR_IN[7]~I .operation_mode = "input";
defparam \MDR_IN[7]~I .output_async_reset = "none";
defparam \MDR_IN[7]~I .output_power_up = "low";
defparam \MDR_IN[7]~I .output_register_mode = "none";
defparam \MDR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[5]));
// synopsys translate_off
defparam \MDR_IN[5]~I .input_async_reset = "none";
defparam \MDR_IN[5]~I .input_power_up = "low";
defparam \MDR_IN[5]~I .input_register_mode = "none";
defparam \MDR_IN[5]~I .input_sync_reset = "none";
defparam \MDR_IN[5]~I .oe_async_reset = "none";
defparam \MDR_IN[5]~I .oe_power_up = "low";
defparam \MDR_IN[5]~I .oe_register_mode = "none";
defparam \MDR_IN[5]~I .oe_sync_reset = "none";
defparam \MDR_IN[5]~I .operation_mode = "input";
defparam \MDR_IN[5]~I .output_async_reset = "none";
defparam \MDR_IN[5]~I .output_power_up = "low";
defparam \MDR_IN[5]~I .output_register_mode = "none";
defparam \MDR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "input";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "input";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "input";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "input";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "input";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "input";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \inst5|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst5|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst5|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst5|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst5|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \inst4|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst4|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst4|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst4|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst4|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \inst6|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst6|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst6|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst6|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst6|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \inst9|inst42|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst9|inst42|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst9|inst42|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst9|inst42|inst4~clkctrl .clock_type = "global clock";
defparam \inst9|inst42|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \inst3|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst3|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst3|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst3|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst3|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \inst7|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst7|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst7|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \inst9|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst9|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst9|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst9|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst9|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
cycloneii_lcell_comb \inst6|inst1|inst23|inst~feeder (
// Equation(s):
// \inst6|inst1|inst23|inst~feeder_combout  = \IN_C~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [31]),
	.cin(gnd),
	.combout(\inst6|inst1|inst23|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst1|inst23|inst~feeder .lut_mask = 16'hFF00;
defparam \inst6|inst1|inst23|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneii_lcell_comb \inst3|inst1|inst23|inst24~feeder (
// Equation(s):
// \inst3|inst1|inst23|inst24~feeder_combout  = \IN_C~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [25]),
	.cin(gnd),
	.combout(\inst3|inst1|inst23|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst23|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst23|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N6
cycloneii_lcell_comb \inst5|inst1|inst23|inst24~feeder (
// Equation(s):
// \inst5|inst1|inst23|inst24~feeder_combout  = \IN_C~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [25]),
	.cin(gnd),
	.combout(\inst5|inst1|inst23|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst23|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst23|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneii_lcell_comb \inst3|inst1|inst23|inst28~feeder (
// Equation(s):
// \inst3|inst1|inst23|inst28~feeder_combout  = \IN_C~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [24]),
	.cin(gnd),
	.combout(\inst3|inst1|inst23|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst23|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst23|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N8
cycloneii_lcell_comb \inst3|inst1|inst22|inst~feeder (
// Equation(s):
// \inst3|inst1|inst22|inst~feeder_combout  = \IN_C~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [23]),
	.cin(gnd),
	.combout(\inst3|inst1|inst22|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst22|inst~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst22|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N26
cycloneii_lcell_comb \inst3|inst1|inst22|inst5~feeder (
// Equation(s):
// \inst3|inst1|inst22|inst5~feeder_combout  = \IN_C~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [22]),
	.cin(gnd),
	.combout(\inst3|inst1|inst22|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst22|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst22|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N14
cycloneii_lcell_comb \inst3|inst1|inst22|inst12~feeder (
// Equation(s):
// \inst3|inst1|inst22|inst12~feeder_combout  = \IN_C~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [20]),
	.cin(gnd),
	.combout(\inst3|inst1|inst22|inst12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst22|inst12~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst22|inst12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N22
cycloneii_lcell_comb \inst3|inst1|inst22|inst28~feeder (
// Equation(s):
// \inst3|inst1|inst22|inst28~feeder_combout  = \IN_C~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [16]),
	.cin(gnd),
	.combout(\inst3|inst1|inst22|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst22|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst22|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneii_lcell_comb \inst3|inst1|inst20|inst~feeder (
// Equation(s):
// \inst3|inst1|inst20|inst~feeder_combout  = \IN_C~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [15]),
	.cin(gnd),
	.combout(\inst3|inst1|inst20|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst20|inst~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst20|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneii_lcell_comb \inst5|inst1|inst20|inst8~feeder (
// Equation(s):
// \inst5|inst1|inst20|inst8~feeder_combout  = \IN_C~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [13]),
	.cin(gnd),
	.combout(\inst5|inst1|inst20|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst20|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst20|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneii_lcell_comb \inst5|inst1|inst20|inst16~feeder (
// Equation(s):
// \inst5|inst1|inst20|inst16~feeder_combout  = \IN_C~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [11]),
	.cin(gnd),
	.combout(\inst5|inst1|inst20|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst20|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst20|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneii_lcell_comb \inst5|inst1|inst20|inst20~feeder (
// Equation(s):
// \inst5|inst1|inst20|inst20~feeder_combout  = \IN_C~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [10]),
	.cin(gnd),
	.combout(\inst5|inst1|inst20|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst20|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst20|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneii_lcell_comb \inst3|inst1|inst20|inst24~feeder (
// Equation(s):
// \inst3|inst1|inst20|inst24~feeder_combout  = \IN_C~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [9]),
	.cin(gnd),
	.combout(\inst3|inst1|inst20|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst20|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst20|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cycloneii_lcell_comb \inst3|inst1|inst20|inst28~feeder (
// Equation(s):
// \inst3|inst1|inst20|inst28~feeder_combout  = \IN_C~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [8]),
	.cin(gnd),
	.combout(\inst3|inst1|inst20|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst20|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst20|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N4
cycloneii_lcell_comb \inst7|inst1|inst|inst16~feeder (
// Equation(s):
// \inst7|inst1|inst|inst16~feeder_combout  = \IN_C~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [4]),
	.cin(gnd),
	.combout(\inst7|inst1|inst|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|inst|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst1|inst|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N26
cycloneii_lcell_comb \inst5|inst1|inst|inst~feeder (
// Equation(s):
// \inst5|inst1|inst|inst~feeder_combout  = \IN_C~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [0]),
	.cin(gnd),
	.combout(\inst5|inst1|inst|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst|inst~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "input";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "input";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N2
cycloneii_lcell_comb \inst1|inst13~feeder (
// Equation(s):
// \inst1|inst13~feeder_combout  = \MIR~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MIR~combout [5]),
	.cin(gnd),
	.combout(\inst1|inst13~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst13~feeder .lut_mask = 16'hFF00;
defparam \inst1|inst13~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N3
cycloneii_lcell_ff \inst1|inst13 (
	.clk(!\CLOCK~combout ),
	.datain(\inst1|inst13~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst13~regout ));

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N14
cycloneii_lcell_comb \inst1|inst1|inst4 (
// Equation(s):
// \inst1|inst1|inst4~combout  = LCELL((\CLOCK~combout  & ((\MIR~combout [8]) # (\inst1|inst13~regout ))))

	.dataa(vcc),
	.datab(\MIR~combout [8]),
	.datac(\inst1|inst13~regout ),
	.datad(\CLOCK~combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst4 .lut_mask = 16'hFC00;
defparam \inst1|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \inst1|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst1|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst1|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst1|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst1|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[31]));
// synopsys translate_off
defparam \MDR_IN[31]~I .input_async_reset = "none";
defparam \MDR_IN[31]~I .input_power_up = "low";
defparam \MDR_IN[31]~I .input_register_mode = "none";
defparam \MDR_IN[31]~I .input_sync_reset = "none";
defparam \MDR_IN[31]~I .oe_async_reset = "none";
defparam \MDR_IN[31]~I .oe_power_up = "low";
defparam \MDR_IN[31]~I .oe_register_mode = "none";
defparam \MDR_IN[31]~I .oe_sync_reset = "none";
defparam \MDR_IN[31]~I .operation_mode = "input";
defparam \MDR_IN[31]~I .output_async_reset = "none";
defparam \MDR_IN[31]~I .output_power_up = "low";
defparam \MDR_IN[31]~I .output_register_mode = "none";
defparam \MDR_IN[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[31]));
// synopsys translate_off
defparam \IN_C[31]~I .input_async_reset = "none";
defparam \IN_C[31]~I .input_power_up = "low";
defparam \IN_C[31]~I .input_register_mode = "none";
defparam \IN_C[31]~I .input_sync_reset = "none";
defparam \IN_C[31]~I .oe_async_reset = "none";
defparam \IN_C[31]~I .oe_power_up = "low";
defparam \IN_C[31]~I .oe_register_mode = "none";
defparam \IN_C[31]~I .oe_sync_reset = "none";
defparam \IN_C[31]~I .operation_mode = "input";
defparam \IN_C[31]~I .output_async_reset = "none";
defparam \IN_C[31]~I .output_power_up = "low";
defparam \IN_C[31]~I .output_register_mode = "none";
defparam \IN_C[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneii_lcell_comb \inst1|inst1|inst16[31]~0 (
// Equation(s):
// \inst1|inst1|inst16[31]~0_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [31])) # (!\inst1|inst13~regout  & ((\IN_C~combout [31])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [31]),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [31]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[31]~0 .lut_mask = 16'hCFC0;
defparam \inst1|inst1|inst16[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X29_Y7_N31
cycloneii_lcell_ff \inst1|inst1|inst23|inst (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[31]~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst23|inst~regout ));

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "input";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[30]));
// synopsys translate_off
defparam \MDR_IN[30]~I .input_async_reset = "none";
defparam \MDR_IN[30]~I .input_power_up = "low";
defparam \MDR_IN[30]~I .input_register_mode = "none";
defparam \MDR_IN[30]~I .input_sync_reset = "none";
defparam \MDR_IN[30]~I .oe_async_reset = "none";
defparam \MDR_IN[30]~I .oe_power_up = "low";
defparam \MDR_IN[30]~I .oe_register_mode = "none";
defparam \MDR_IN[30]~I .oe_sync_reset = "none";
defparam \MDR_IN[30]~I .operation_mode = "input";
defparam \MDR_IN[30]~I .output_async_reset = "none";
defparam \MDR_IN[30]~I .output_power_up = "low";
defparam \MDR_IN[30]~I .output_register_mode = "none";
defparam \MDR_IN[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneii_lcell_comb \inst1|inst1|inst16[30]~1 (
// Equation(s):
// \inst1|inst1|inst16[30]~1_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [30]))) # (!\inst1|inst13~regout  & (\IN_C~combout [30]))

	.dataa(\IN_C~combout [30]),
	.datab(\inst1|inst13~regout ),
	.datac(vcc),
	.datad(\MDR_IN~combout [30]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[30]~1 .lut_mask = 16'hEE22;
defparam \inst1|inst1|inst16[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N25
cycloneii_lcell_ff \inst1|inst1|inst23|inst5 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[30]~1_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst23|inst5~regout ));

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[29]));
// synopsys translate_off
defparam \IN_C[29]~I .input_async_reset = "none";
defparam \IN_C[29]~I .input_power_up = "low";
defparam \IN_C[29]~I .input_register_mode = "none";
defparam \IN_C[29]~I .input_sync_reset = "none";
defparam \IN_C[29]~I .oe_async_reset = "none";
defparam \IN_C[29]~I .oe_power_up = "low";
defparam \IN_C[29]~I .oe_register_mode = "none";
defparam \IN_C[29]~I .oe_sync_reset = "none";
defparam \IN_C[29]~I .operation_mode = "input";
defparam \IN_C[29]~I .output_async_reset = "none";
defparam \IN_C[29]~I .output_power_up = "low";
defparam \IN_C[29]~I .output_register_mode = "none";
defparam \IN_C[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[29]));
// synopsys translate_off
defparam \MDR_IN[29]~I .input_async_reset = "none";
defparam \MDR_IN[29]~I .input_power_up = "low";
defparam \MDR_IN[29]~I .input_register_mode = "none";
defparam \MDR_IN[29]~I .input_sync_reset = "none";
defparam \MDR_IN[29]~I .oe_async_reset = "none";
defparam \MDR_IN[29]~I .oe_power_up = "low";
defparam \MDR_IN[29]~I .oe_register_mode = "none";
defparam \MDR_IN[29]~I .oe_sync_reset = "none";
defparam \MDR_IN[29]~I .operation_mode = "input";
defparam \MDR_IN[29]~I .output_async_reset = "none";
defparam \MDR_IN[29]~I .output_power_up = "low";
defparam \MDR_IN[29]~I .output_register_mode = "none";
defparam \MDR_IN[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneii_lcell_comb \inst1|inst1|inst16[29]~2 (
// Equation(s):
// \inst1|inst1|inst16[29]~2_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [29]))) # (!\inst1|inst13~regout  & (\IN_C~combout [29]))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\IN_C~combout [29]),
	.datad(\MDR_IN~combout [29]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[29]~2 .lut_mask = 16'hFC30;
defparam \inst1|inst1|inst16[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N11
cycloneii_lcell_ff \inst1|inst1|inst23|inst8 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[29]~2_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst23|inst8~regout ));

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[28]));
// synopsys translate_off
defparam \IN_C[28]~I .input_async_reset = "none";
defparam \IN_C[28]~I .input_power_up = "low";
defparam \IN_C[28]~I .input_register_mode = "none";
defparam \IN_C[28]~I .input_sync_reset = "none";
defparam \IN_C[28]~I .oe_async_reset = "none";
defparam \IN_C[28]~I .oe_power_up = "low";
defparam \IN_C[28]~I .oe_register_mode = "none";
defparam \IN_C[28]~I .oe_sync_reset = "none";
defparam \IN_C[28]~I .operation_mode = "input";
defparam \IN_C[28]~I .output_async_reset = "none";
defparam \IN_C[28]~I .output_power_up = "low";
defparam \IN_C[28]~I .output_register_mode = "none";
defparam \IN_C[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneii_lcell_comb \inst1|inst1|inst16[28]~3 (
// Equation(s):
// \inst1|inst1|inst16[28]~3_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [28])) # (!\inst1|inst13~regout  & ((\IN_C~combout [28])))

	.dataa(\MDR_IN~combout [28]),
	.datab(\IN_C~combout [28]),
	.datac(\inst1|inst13~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[28]~3 .lut_mask = 16'hACAC;
defparam \inst1|inst1|inst16[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N5
cycloneii_lcell_ff \inst1|inst1|inst23|inst12 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[28]~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst23|inst12~regout ));

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[27]));
// synopsys translate_off
defparam \IN_C[27]~I .input_async_reset = "none";
defparam \IN_C[27]~I .input_power_up = "low";
defparam \IN_C[27]~I .input_register_mode = "none";
defparam \IN_C[27]~I .input_sync_reset = "none";
defparam \IN_C[27]~I .oe_async_reset = "none";
defparam \IN_C[27]~I .oe_power_up = "low";
defparam \IN_C[27]~I .oe_register_mode = "none";
defparam \IN_C[27]~I .oe_sync_reset = "none";
defparam \IN_C[27]~I .operation_mode = "input";
defparam \IN_C[27]~I .output_async_reset = "none";
defparam \IN_C[27]~I .output_power_up = "low";
defparam \IN_C[27]~I .output_register_mode = "none";
defparam \IN_C[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneii_lcell_comb \inst1|inst1|inst16[27]~4 (
// Equation(s):
// \inst1|inst1|inst16[27]~4_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [27])) # (!\inst1|inst13~regout  & ((\IN_C~combout [27])))

	.dataa(\MDR_IN~combout [27]),
	.datab(vcc),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [27]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[27]~4 .lut_mask = 16'hAFA0;
defparam \inst1|inst1|inst16[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N23
cycloneii_lcell_ff \inst1|inst1|inst23|inst16 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[27]~4_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst23|inst16~regout ));

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[26]));
// synopsys translate_off
defparam \IN_C[26]~I .input_async_reset = "none";
defparam \IN_C[26]~I .input_power_up = "low";
defparam \IN_C[26]~I .input_register_mode = "none";
defparam \IN_C[26]~I .input_sync_reset = "none";
defparam \IN_C[26]~I .oe_async_reset = "none";
defparam \IN_C[26]~I .oe_power_up = "low";
defparam \IN_C[26]~I .oe_register_mode = "none";
defparam \IN_C[26]~I .oe_sync_reset = "none";
defparam \IN_C[26]~I .operation_mode = "input";
defparam \IN_C[26]~I .output_async_reset = "none";
defparam \IN_C[26]~I .output_power_up = "low";
defparam \IN_C[26]~I .output_register_mode = "none";
defparam \IN_C[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[26]));
// synopsys translate_off
defparam \MDR_IN[26]~I .input_async_reset = "none";
defparam \MDR_IN[26]~I .input_power_up = "low";
defparam \MDR_IN[26]~I .input_register_mode = "none";
defparam \MDR_IN[26]~I .input_sync_reset = "none";
defparam \MDR_IN[26]~I .oe_async_reset = "none";
defparam \MDR_IN[26]~I .oe_power_up = "low";
defparam \MDR_IN[26]~I .oe_register_mode = "none";
defparam \MDR_IN[26]~I .oe_sync_reset = "none";
defparam \MDR_IN[26]~I .operation_mode = "input";
defparam \MDR_IN[26]~I .output_async_reset = "none";
defparam \MDR_IN[26]~I .output_power_up = "low";
defparam \MDR_IN[26]~I .output_register_mode = "none";
defparam \MDR_IN[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneii_lcell_comb \inst1|inst1|inst16[26]~5 (
// Equation(s):
// \inst1|inst1|inst16[26]~5_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [26]))) # (!\inst1|inst13~regout  & (\IN_C~combout [26]))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\IN_C~combout [26]),
	.datad(\MDR_IN~combout [26]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[26]~5 .lut_mask = 16'hFC30;
defparam \inst1|inst1|inst16[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N9
cycloneii_lcell_ff \inst1|inst1|inst23|inst20 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[26]~5_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst23|inst20~regout ));

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[25]));
// synopsys translate_off
defparam \IN_C[25]~I .input_async_reset = "none";
defparam \IN_C[25]~I .input_power_up = "low";
defparam \IN_C[25]~I .input_register_mode = "none";
defparam \IN_C[25]~I .input_sync_reset = "none";
defparam \IN_C[25]~I .oe_async_reset = "none";
defparam \IN_C[25]~I .oe_power_up = "low";
defparam \IN_C[25]~I .oe_register_mode = "none";
defparam \IN_C[25]~I .oe_sync_reset = "none";
defparam \IN_C[25]~I .operation_mode = "input";
defparam \IN_C[25]~I .output_async_reset = "none";
defparam \IN_C[25]~I .output_power_up = "low";
defparam \IN_C[25]~I .output_register_mode = "none";
defparam \IN_C[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[25]));
// synopsys translate_off
defparam \MDR_IN[25]~I .input_async_reset = "none";
defparam \MDR_IN[25]~I .input_power_up = "low";
defparam \MDR_IN[25]~I .input_register_mode = "none";
defparam \MDR_IN[25]~I .input_sync_reset = "none";
defparam \MDR_IN[25]~I .oe_async_reset = "none";
defparam \MDR_IN[25]~I .oe_power_up = "low";
defparam \MDR_IN[25]~I .oe_register_mode = "none";
defparam \MDR_IN[25]~I .oe_sync_reset = "none";
defparam \MDR_IN[25]~I .operation_mode = "input";
defparam \MDR_IN[25]~I .output_async_reset = "none";
defparam \MDR_IN[25]~I .output_power_up = "low";
defparam \MDR_IN[25]~I .output_register_mode = "none";
defparam \MDR_IN[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneii_lcell_comb \inst1|inst1|inst16[25]~6 (
// Equation(s):
// \inst1|inst1|inst16[25]~6_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [25]))) # (!\inst1|inst13~regout  & (\IN_C~combout [25]))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\IN_C~combout [25]),
	.datad(\MDR_IN~combout [25]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[25]~6 .lut_mask = 16'hFC30;
defparam \inst1|inst1|inst16[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N27
cycloneii_lcell_ff \inst1|inst1|inst23|inst24 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[25]~6_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst23|inst24~regout ));

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[24]));
// synopsys translate_off
defparam \IN_C[24]~I .input_async_reset = "none";
defparam \IN_C[24]~I .input_power_up = "low";
defparam \IN_C[24]~I .input_register_mode = "none";
defparam \IN_C[24]~I .input_sync_reset = "none";
defparam \IN_C[24]~I .oe_async_reset = "none";
defparam \IN_C[24]~I .oe_power_up = "low";
defparam \IN_C[24]~I .oe_register_mode = "none";
defparam \IN_C[24]~I .oe_sync_reset = "none";
defparam \IN_C[24]~I .operation_mode = "input";
defparam \IN_C[24]~I .output_async_reset = "none";
defparam \IN_C[24]~I .output_power_up = "low";
defparam \IN_C[24]~I .output_register_mode = "none";
defparam \IN_C[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[24]));
// synopsys translate_off
defparam \MDR_IN[24]~I .input_async_reset = "none";
defparam \MDR_IN[24]~I .input_power_up = "low";
defparam \MDR_IN[24]~I .input_register_mode = "none";
defparam \MDR_IN[24]~I .input_sync_reset = "none";
defparam \MDR_IN[24]~I .oe_async_reset = "none";
defparam \MDR_IN[24]~I .oe_power_up = "low";
defparam \MDR_IN[24]~I .oe_register_mode = "none";
defparam \MDR_IN[24]~I .oe_sync_reset = "none";
defparam \MDR_IN[24]~I .operation_mode = "input";
defparam \MDR_IN[24]~I .output_async_reset = "none";
defparam \MDR_IN[24]~I .output_power_up = "low";
defparam \MDR_IN[24]~I .output_register_mode = "none";
defparam \MDR_IN[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneii_lcell_comb \inst1|inst1|inst16[24]~7 (
// Equation(s):
// \inst1|inst1|inst16[24]~7_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [24]))) # (!\inst1|inst13~regout  & (\IN_C~combout [24]))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\IN_C~combout [24]),
	.datad(\MDR_IN~combout [24]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[24]~7 .lut_mask = 16'hFC30;
defparam \inst1|inst1|inst16[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N13
cycloneii_lcell_ff \inst1|inst1|inst23|inst28 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[24]~7_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst23|inst28~regout ));

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[23]));
// synopsys translate_off
defparam \IN_C[23]~I .input_async_reset = "none";
defparam \IN_C[23]~I .input_power_up = "low";
defparam \IN_C[23]~I .input_register_mode = "none";
defparam \IN_C[23]~I .input_sync_reset = "none";
defparam \IN_C[23]~I .oe_async_reset = "none";
defparam \IN_C[23]~I .oe_power_up = "low";
defparam \IN_C[23]~I .oe_register_mode = "none";
defparam \IN_C[23]~I .oe_sync_reset = "none";
defparam \IN_C[23]~I .operation_mode = "input";
defparam \IN_C[23]~I .output_async_reset = "none";
defparam \IN_C[23]~I .output_power_up = "low";
defparam \IN_C[23]~I .output_register_mode = "none";
defparam \IN_C[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneii_lcell_comb \inst1|inst1|inst16[23]~8 (
// Equation(s):
// \inst1|inst1|inst16[23]~8_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [23])) # (!\inst1|inst13~regout  & ((\IN_C~combout [23])))

	.dataa(\MDR_IN~combout [23]),
	.datab(vcc),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [23]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[23]~8 .lut_mask = 16'hAFA0;
defparam \inst1|inst1|inst16[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N7
cycloneii_lcell_ff \inst1|inst1|inst22|inst (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[23]~8_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst22|inst~regout ));

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[22]));
// synopsys translate_off
defparam \IN_C[22]~I .input_async_reset = "none";
defparam \IN_C[22]~I .input_power_up = "low";
defparam \IN_C[22]~I .input_register_mode = "none";
defparam \IN_C[22]~I .input_sync_reset = "none";
defparam \IN_C[22]~I .oe_async_reset = "none";
defparam \IN_C[22]~I .oe_power_up = "low";
defparam \IN_C[22]~I .oe_register_mode = "none";
defparam \IN_C[22]~I .oe_sync_reset = "none";
defparam \IN_C[22]~I .operation_mode = "input";
defparam \IN_C[22]~I .output_async_reset = "none";
defparam \IN_C[22]~I .output_power_up = "low";
defparam \IN_C[22]~I .output_register_mode = "none";
defparam \IN_C[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneii_lcell_comb \inst1|inst1|inst16[22]~9 (
// Equation(s):
// \inst1|inst1|inst16[22]~9_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [22])) # (!\inst1|inst13~regout  & ((\IN_C~combout [22])))

	.dataa(\MDR_IN~combout [22]),
	.datab(vcc),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [22]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[22]~9 .lut_mask = 16'hAFA0;
defparam \inst1|inst1|inst16[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N1
cycloneii_lcell_ff \inst1|inst1|inst22|inst5 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[22]~9_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst22|inst5~regout ));

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[21]));
// synopsys translate_off
defparam \IN_C[21]~I .input_async_reset = "none";
defparam \IN_C[21]~I .input_power_up = "low";
defparam \IN_C[21]~I .input_register_mode = "none";
defparam \IN_C[21]~I .input_sync_reset = "none";
defparam \IN_C[21]~I .oe_async_reset = "none";
defparam \IN_C[21]~I .oe_power_up = "low";
defparam \IN_C[21]~I .oe_register_mode = "none";
defparam \IN_C[21]~I .oe_sync_reset = "none";
defparam \IN_C[21]~I .operation_mode = "input";
defparam \IN_C[21]~I .output_async_reset = "none";
defparam \IN_C[21]~I .output_power_up = "low";
defparam \IN_C[21]~I .output_register_mode = "none";
defparam \IN_C[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneii_lcell_comb \inst1|inst1|inst16[21]~10 (
// Equation(s):
// \inst1|inst1|inst16[21]~10_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [21])) # (!\inst1|inst13~regout  & ((\IN_C~combout [21])))

	.dataa(\MDR_IN~combout [21]),
	.datab(vcc),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [21]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[21]~10 .lut_mask = 16'hAFA0;
defparam \inst1|inst1|inst16[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N3
cycloneii_lcell_ff \inst1|inst1|inst22|inst8 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[21]~10_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst22|inst8~regout ));

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[20]));
// synopsys translate_off
defparam \MDR_IN[20]~I .input_async_reset = "none";
defparam \MDR_IN[20]~I .input_power_up = "low";
defparam \MDR_IN[20]~I .input_register_mode = "none";
defparam \MDR_IN[20]~I .input_sync_reset = "none";
defparam \MDR_IN[20]~I .oe_async_reset = "none";
defparam \MDR_IN[20]~I .oe_power_up = "low";
defparam \MDR_IN[20]~I .oe_register_mode = "none";
defparam \MDR_IN[20]~I .oe_sync_reset = "none";
defparam \MDR_IN[20]~I .operation_mode = "input";
defparam \MDR_IN[20]~I .output_async_reset = "none";
defparam \MDR_IN[20]~I .output_power_up = "low";
defparam \MDR_IN[20]~I .output_register_mode = "none";
defparam \MDR_IN[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[20]));
// synopsys translate_off
defparam \IN_C[20]~I .input_async_reset = "none";
defparam \IN_C[20]~I .input_power_up = "low";
defparam \IN_C[20]~I .input_register_mode = "none";
defparam \IN_C[20]~I .input_sync_reset = "none";
defparam \IN_C[20]~I .oe_async_reset = "none";
defparam \IN_C[20]~I .oe_power_up = "low";
defparam \IN_C[20]~I .oe_register_mode = "none";
defparam \IN_C[20]~I .oe_sync_reset = "none";
defparam \IN_C[20]~I .operation_mode = "input";
defparam \IN_C[20]~I .output_async_reset = "none";
defparam \IN_C[20]~I .output_power_up = "low";
defparam \IN_C[20]~I .output_register_mode = "none";
defparam \IN_C[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneii_lcell_comb \inst1|inst1|inst16[20]~11 (
// Equation(s):
// \inst1|inst1|inst16[20]~11_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [20])) # (!\inst1|inst13~regout  & ((\IN_C~combout [20])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [20]),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [20]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[20]~11 .lut_mask = 16'hCFC0;
defparam \inst1|inst1|inst16[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N21
cycloneii_lcell_ff \inst1|inst1|inst22|inst12 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[20]~11_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst22|inst12~regout ));

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[19]));
// synopsys translate_off
defparam \IN_C[19]~I .input_async_reset = "none";
defparam \IN_C[19]~I .input_power_up = "low";
defparam \IN_C[19]~I .input_register_mode = "none";
defparam \IN_C[19]~I .input_sync_reset = "none";
defparam \IN_C[19]~I .oe_async_reset = "none";
defparam \IN_C[19]~I .oe_power_up = "low";
defparam \IN_C[19]~I .oe_register_mode = "none";
defparam \IN_C[19]~I .oe_sync_reset = "none";
defparam \IN_C[19]~I .operation_mode = "input";
defparam \IN_C[19]~I .output_async_reset = "none";
defparam \IN_C[19]~I .output_power_up = "low";
defparam \IN_C[19]~I .output_register_mode = "none";
defparam \IN_C[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneii_lcell_comb \inst1|inst1|inst16[19]~12 (
// Equation(s):
// \inst1|inst1|inst16[19]~12_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [19])) # (!\inst1|inst13~regout  & ((\IN_C~combout [19])))

	.dataa(\MDR_IN~combout [19]),
	.datab(\IN_C~combout [19]),
	.datac(\inst1|inst13~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[19]~12 .lut_mask = 16'hACAC;
defparam \inst1|inst1|inst16[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N15
cycloneii_lcell_ff \inst1|inst1|inst22|inst16 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[19]~12_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst22|inst16~regout ));

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[18]));
// synopsys translate_off
defparam \MDR_IN[18]~I .input_async_reset = "none";
defparam \MDR_IN[18]~I .input_power_up = "low";
defparam \MDR_IN[18]~I .input_register_mode = "none";
defparam \MDR_IN[18]~I .input_sync_reset = "none";
defparam \MDR_IN[18]~I .oe_async_reset = "none";
defparam \MDR_IN[18]~I .oe_power_up = "low";
defparam \MDR_IN[18]~I .oe_register_mode = "none";
defparam \MDR_IN[18]~I .oe_sync_reset = "none";
defparam \MDR_IN[18]~I .operation_mode = "input";
defparam \MDR_IN[18]~I .output_async_reset = "none";
defparam \MDR_IN[18]~I .output_power_up = "low";
defparam \MDR_IN[18]~I .output_register_mode = "none";
defparam \MDR_IN[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[18]));
// synopsys translate_off
defparam \IN_C[18]~I .input_async_reset = "none";
defparam \IN_C[18]~I .input_power_up = "low";
defparam \IN_C[18]~I .input_register_mode = "none";
defparam \IN_C[18]~I .input_sync_reset = "none";
defparam \IN_C[18]~I .oe_async_reset = "none";
defparam \IN_C[18]~I .oe_power_up = "low";
defparam \IN_C[18]~I .oe_register_mode = "none";
defparam \IN_C[18]~I .oe_sync_reset = "none";
defparam \IN_C[18]~I .operation_mode = "input";
defparam \IN_C[18]~I .output_async_reset = "none";
defparam \IN_C[18]~I .output_power_up = "low";
defparam \IN_C[18]~I .output_register_mode = "none";
defparam \IN_C[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N22
cycloneii_lcell_comb \inst1|inst1|inst16[18]~13 (
// Equation(s):
// \inst1|inst1|inst16[18]~13_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [18])) # (!\inst1|inst13~regout  & ((\IN_C~combout [18])))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\MDR_IN~combout [18]),
	.datad(\IN_C~combout [18]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[18]~13 .lut_mask = 16'hF3C0;
defparam \inst1|inst1|inst16[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N23
cycloneii_lcell_ff \inst1|inst1|inst22|inst20 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[18]~13_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst22|inst20~regout ));

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[17]));
// synopsys translate_off
defparam \IN_C[17]~I .input_async_reset = "none";
defparam \IN_C[17]~I .input_power_up = "low";
defparam \IN_C[17]~I .input_register_mode = "none";
defparam \IN_C[17]~I .input_sync_reset = "none";
defparam \IN_C[17]~I .oe_async_reset = "none";
defparam \IN_C[17]~I .oe_power_up = "low";
defparam \IN_C[17]~I .oe_register_mode = "none";
defparam \IN_C[17]~I .oe_sync_reset = "none";
defparam \IN_C[17]~I .operation_mode = "input";
defparam \IN_C[17]~I .output_async_reset = "none";
defparam \IN_C[17]~I .output_power_up = "low";
defparam \IN_C[17]~I .output_register_mode = "none";
defparam \IN_C[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N12
cycloneii_lcell_comb \inst1|inst1|inst16[17]~14 (
// Equation(s):
// \inst1|inst1|inst16[17]~14_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [17])) # (!\inst1|inst13~regout  & ((\IN_C~combout [17])))

	.dataa(\MDR_IN~combout [17]),
	.datab(vcc),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [17]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[17]~14 .lut_mask = 16'hAFA0;
defparam \inst1|inst1|inst16[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N13
cycloneii_lcell_ff \inst1|inst1|inst22|inst24 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[17]~14_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst22|inst24~regout ));

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[16]));
// synopsys translate_off
defparam \IN_C[16]~I .input_async_reset = "none";
defparam \IN_C[16]~I .input_power_up = "low";
defparam \IN_C[16]~I .input_register_mode = "none";
defparam \IN_C[16]~I .input_sync_reset = "none";
defparam \IN_C[16]~I .oe_async_reset = "none";
defparam \IN_C[16]~I .oe_power_up = "low";
defparam \IN_C[16]~I .oe_register_mode = "none";
defparam \IN_C[16]~I .oe_sync_reset = "none";
defparam \IN_C[16]~I .operation_mode = "input";
defparam \IN_C[16]~I .output_async_reset = "none";
defparam \IN_C[16]~I .output_power_up = "low";
defparam \IN_C[16]~I .output_register_mode = "none";
defparam \IN_C[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[16]));
// synopsys translate_off
defparam \MDR_IN[16]~I .input_async_reset = "none";
defparam \MDR_IN[16]~I .input_power_up = "low";
defparam \MDR_IN[16]~I .input_register_mode = "none";
defparam \MDR_IN[16]~I .input_sync_reset = "none";
defparam \MDR_IN[16]~I .oe_async_reset = "none";
defparam \MDR_IN[16]~I .oe_power_up = "low";
defparam \MDR_IN[16]~I .oe_register_mode = "none";
defparam \MDR_IN[16]~I .oe_sync_reset = "none";
defparam \MDR_IN[16]~I .operation_mode = "input";
defparam \MDR_IN[16]~I .output_async_reset = "none";
defparam \MDR_IN[16]~I .output_power_up = "low";
defparam \MDR_IN[16]~I .output_register_mode = "none";
defparam \MDR_IN[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N10
cycloneii_lcell_comb \inst1|inst1|inst16[16]~15 (
// Equation(s):
// \inst1|inst1|inst16[16]~15_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [16]))) # (!\inst1|inst13~regout  & (\IN_C~combout [16]))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\IN_C~combout [16]),
	.datad(\MDR_IN~combout [16]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[16]~15 .lut_mask = 16'hFC30;
defparam \inst1|inst1|inst16[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N11
cycloneii_lcell_ff \inst1|inst1|inst22|inst28 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[16]~15_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst22|inst28~regout ));

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[15]));
// synopsys translate_off
defparam \MDR_IN[15]~I .input_async_reset = "none";
defparam \MDR_IN[15]~I .input_power_up = "low";
defparam \MDR_IN[15]~I .input_register_mode = "none";
defparam \MDR_IN[15]~I .input_sync_reset = "none";
defparam \MDR_IN[15]~I .oe_async_reset = "none";
defparam \MDR_IN[15]~I .oe_power_up = "low";
defparam \MDR_IN[15]~I .oe_register_mode = "none";
defparam \MDR_IN[15]~I .oe_sync_reset = "none";
defparam \MDR_IN[15]~I .operation_mode = "input";
defparam \MDR_IN[15]~I .output_async_reset = "none";
defparam \MDR_IN[15]~I .output_power_up = "low";
defparam \MDR_IN[15]~I .output_register_mode = "none";
defparam \MDR_IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[15]));
// synopsys translate_off
defparam \IN_C[15]~I .input_async_reset = "none";
defparam \IN_C[15]~I .input_power_up = "low";
defparam \IN_C[15]~I .input_register_mode = "none";
defparam \IN_C[15]~I .input_sync_reset = "none";
defparam \IN_C[15]~I .oe_async_reset = "none";
defparam \IN_C[15]~I .oe_power_up = "low";
defparam \IN_C[15]~I .oe_register_mode = "none";
defparam \IN_C[15]~I .oe_sync_reset = "none";
defparam \IN_C[15]~I .operation_mode = "input";
defparam \IN_C[15]~I .output_async_reset = "none";
defparam \IN_C[15]~I .output_power_up = "low";
defparam \IN_C[15]~I .output_register_mode = "none";
defparam \IN_C[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N8
cycloneii_lcell_comb \inst1|inst1|inst16[15]~16 (
// Equation(s):
// \inst1|inst1|inst16[15]~16_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [15])) # (!\inst1|inst13~regout  & ((\IN_C~combout [15])))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\MDR_IN~combout [15]),
	.datad(\IN_C~combout [15]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[15]~16 .lut_mask = 16'hF3C0;
defparam \inst1|inst1|inst16[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N9
cycloneii_lcell_ff \inst1|inst1|inst20|inst (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[15]~16_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst20|inst~regout ));

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[14]));
// synopsys translate_off
defparam \MDR_IN[14]~I .input_async_reset = "none";
defparam \MDR_IN[14]~I .input_power_up = "low";
defparam \MDR_IN[14]~I .input_register_mode = "none";
defparam \MDR_IN[14]~I .input_sync_reset = "none";
defparam \MDR_IN[14]~I .oe_async_reset = "none";
defparam \MDR_IN[14]~I .oe_power_up = "low";
defparam \MDR_IN[14]~I .oe_register_mode = "none";
defparam \MDR_IN[14]~I .oe_sync_reset = "none";
defparam \MDR_IN[14]~I .operation_mode = "input";
defparam \MDR_IN[14]~I .output_async_reset = "none";
defparam \MDR_IN[14]~I .output_power_up = "low";
defparam \MDR_IN[14]~I .output_register_mode = "none";
defparam \MDR_IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[14]));
// synopsys translate_off
defparam \IN_C[14]~I .input_async_reset = "none";
defparam \IN_C[14]~I .input_power_up = "low";
defparam \IN_C[14]~I .input_register_mode = "none";
defparam \IN_C[14]~I .input_sync_reset = "none";
defparam \IN_C[14]~I .oe_async_reset = "none";
defparam \IN_C[14]~I .oe_power_up = "low";
defparam \IN_C[14]~I .oe_register_mode = "none";
defparam \IN_C[14]~I .oe_sync_reset = "none";
defparam \IN_C[14]~I .operation_mode = "input";
defparam \IN_C[14]~I .output_async_reset = "none";
defparam \IN_C[14]~I .output_power_up = "low";
defparam \IN_C[14]~I .output_register_mode = "none";
defparam \IN_C[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N20
cycloneii_lcell_comb \inst1|inst1|inst16[14]~17 (
// Equation(s):
// \inst1|inst1|inst16[14]~17_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [14])) # (!\inst1|inst13~regout  & ((\IN_C~combout [14])))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\MDR_IN~combout [14]),
	.datad(\IN_C~combout [14]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[14]~17 .lut_mask = 16'hF3C0;
defparam \inst1|inst1|inst16[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N21
cycloneii_lcell_ff \inst1|inst1|inst20|inst5 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[14]~17_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst20|inst5~regout ));

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[13]));
// synopsys translate_off
defparam \MDR_IN[13]~I .input_async_reset = "none";
defparam \MDR_IN[13]~I .input_power_up = "low";
defparam \MDR_IN[13]~I .input_register_mode = "none";
defparam \MDR_IN[13]~I .input_sync_reset = "none";
defparam \MDR_IN[13]~I .oe_async_reset = "none";
defparam \MDR_IN[13]~I .oe_power_up = "low";
defparam \MDR_IN[13]~I .oe_register_mode = "none";
defparam \MDR_IN[13]~I .oe_sync_reset = "none";
defparam \MDR_IN[13]~I .operation_mode = "input";
defparam \MDR_IN[13]~I .output_async_reset = "none";
defparam \MDR_IN[13]~I .output_power_up = "low";
defparam \MDR_IN[13]~I .output_register_mode = "none";
defparam \MDR_IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N30
cycloneii_lcell_comb \inst1|inst1|inst16[13]~18 (
// Equation(s):
// \inst1|inst1|inst16[13]~18_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [13]))) # (!\inst1|inst13~regout  & (\IN_C~combout [13]))

	.dataa(\IN_C~combout [13]),
	.datab(\MDR_IN~combout [13]),
	.datac(\inst1|inst13~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[13]~18 .lut_mask = 16'hCACA;
defparam \inst1|inst1|inst16[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N31
cycloneii_lcell_ff \inst1|inst1|inst20|inst8 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[13]~18_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst20|inst8~regout ));

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[12]));
// synopsys translate_off
defparam \MDR_IN[12]~I .input_async_reset = "none";
defparam \MDR_IN[12]~I .input_power_up = "low";
defparam \MDR_IN[12]~I .input_register_mode = "none";
defparam \MDR_IN[12]~I .input_sync_reset = "none";
defparam \MDR_IN[12]~I .oe_async_reset = "none";
defparam \MDR_IN[12]~I .oe_power_up = "low";
defparam \MDR_IN[12]~I .oe_register_mode = "none";
defparam \MDR_IN[12]~I .oe_sync_reset = "none";
defparam \MDR_IN[12]~I .operation_mode = "input";
defparam \MDR_IN[12]~I .output_async_reset = "none";
defparam \MDR_IN[12]~I .output_power_up = "low";
defparam \MDR_IN[12]~I .output_register_mode = "none";
defparam \MDR_IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[12]));
// synopsys translate_off
defparam \IN_C[12]~I .input_async_reset = "none";
defparam \IN_C[12]~I .input_power_up = "low";
defparam \IN_C[12]~I .input_register_mode = "none";
defparam \IN_C[12]~I .input_sync_reset = "none";
defparam \IN_C[12]~I .oe_async_reset = "none";
defparam \IN_C[12]~I .oe_power_up = "low";
defparam \IN_C[12]~I .oe_register_mode = "none";
defparam \IN_C[12]~I .oe_sync_reset = "none";
defparam \IN_C[12]~I .operation_mode = "input";
defparam \IN_C[12]~I .output_async_reset = "none";
defparam \IN_C[12]~I .output_power_up = "low";
defparam \IN_C[12]~I .output_register_mode = "none";
defparam \IN_C[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N18
cycloneii_lcell_comb \inst1|inst1|inst16[12]~19 (
// Equation(s):
// \inst1|inst1|inst16[12]~19_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [12])) # (!\inst1|inst13~regout  & ((\IN_C~combout [12])))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\MDR_IN~combout [12]),
	.datad(\IN_C~combout [12]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[12]~19 .lut_mask = 16'hF3C0;
defparam \inst1|inst1|inst16[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N19
cycloneii_lcell_ff \inst1|inst1|inst20|inst12 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[12]~19_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst20|inst12~regout ));

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[11]));
// synopsys translate_off
defparam \IN_C[11]~I .input_async_reset = "none";
defparam \IN_C[11]~I .input_power_up = "low";
defparam \IN_C[11]~I .input_register_mode = "none";
defparam \IN_C[11]~I .input_sync_reset = "none";
defparam \IN_C[11]~I .oe_async_reset = "none";
defparam \IN_C[11]~I .oe_power_up = "low";
defparam \IN_C[11]~I .oe_register_mode = "none";
defparam \IN_C[11]~I .oe_sync_reset = "none";
defparam \IN_C[11]~I .operation_mode = "input";
defparam \IN_C[11]~I .output_async_reset = "none";
defparam \IN_C[11]~I .output_power_up = "low";
defparam \IN_C[11]~I .output_register_mode = "none";
defparam \IN_C[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N26
cycloneii_lcell_comb \inst1|inst1|inst16[11]~20 (
// Equation(s):
// \inst1|inst1|inst16[11]~20_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [11])) # (!\inst1|inst13~regout  & ((\IN_C~combout [11])))

	.dataa(\MDR_IN~combout [11]),
	.datab(vcc),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [11]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[11]~20 .lut_mask = 16'hAFA0;
defparam \inst1|inst1|inst16[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N27
cycloneii_lcell_ff \inst1|inst1|inst20|inst16 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[11]~20_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst20|inst16~regout ));

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[10]));
// synopsys translate_off
defparam \MDR_IN[10]~I .input_async_reset = "none";
defparam \MDR_IN[10]~I .input_power_up = "low";
defparam \MDR_IN[10]~I .input_register_mode = "none";
defparam \MDR_IN[10]~I .input_sync_reset = "none";
defparam \MDR_IN[10]~I .oe_async_reset = "none";
defparam \MDR_IN[10]~I .oe_power_up = "low";
defparam \MDR_IN[10]~I .oe_register_mode = "none";
defparam \MDR_IN[10]~I .oe_sync_reset = "none";
defparam \MDR_IN[10]~I .operation_mode = "input";
defparam \MDR_IN[10]~I .output_async_reset = "none";
defparam \MDR_IN[10]~I .output_power_up = "low";
defparam \MDR_IN[10]~I .output_register_mode = "none";
defparam \MDR_IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[10]));
// synopsys translate_off
defparam \IN_C[10]~I .input_async_reset = "none";
defparam \IN_C[10]~I .input_power_up = "low";
defparam \IN_C[10]~I .input_register_mode = "none";
defparam \IN_C[10]~I .input_sync_reset = "none";
defparam \IN_C[10]~I .oe_async_reset = "none";
defparam \IN_C[10]~I .oe_power_up = "low";
defparam \IN_C[10]~I .oe_register_mode = "none";
defparam \IN_C[10]~I .oe_sync_reset = "none";
defparam \IN_C[10]~I .operation_mode = "input";
defparam \IN_C[10]~I .output_async_reset = "none";
defparam \IN_C[10]~I .output_power_up = "low";
defparam \IN_C[10]~I .output_register_mode = "none";
defparam \IN_C[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N16
cycloneii_lcell_comb \inst1|inst1|inst16[10]~21 (
// Equation(s):
// \inst1|inst1|inst16[10]~21_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [10])) # (!\inst1|inst13~regout  & ((\IN_C~combout [10])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [10]),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [10]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[10]~21 .lut_mask = 16'hCFC0;
defparam \inst1|inst1|inst16[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N17
cycloneii_lcell_ff \inst1|inst1|inst20|inst20 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[10]~21_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst20|inst20~regout ));

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[9]));
// synopsys translate_off
defparam \IN_C[9]~I .input_async_reset = "none";
defparam \IN_C[9]~I .input_power_up = "low";
defparam \IN_C[9]~I .input_register_mode = "none";
defparam \IN_C[9]~I .input_sync_reset = "none";
defparam \IN_C[9]~I .oe_async_reset = "none";
defparam \IN_C[9]~I .oe_power_up = "low";
defparam \IN_C[9]~I .oe_register_mode = "none";
defparam \IN_C[9]~I .oe_sync_reset = "none";
defparam \IN_C[9]~I .operation_mode = "input";
defparam \IN_C[9]~I .output_async_reset = "none";
defparam \IN_C[9]~I .output_power_up = "low";
defparam \IN_C[9]~I .output_register_mode = "none";
defparam \IN_C[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N28
cycloneii_lcell_comb \inst1|inst1|inst16[9]~22 (
// Equation(s):
// \inst1|inst1|inst16[9]~22_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [9])) # (!\inst1|inst13~regout  & ((\IN_C~combout [9])))

	.dataa(\MDR_IN~combout [9]),
	.datab(vcc),
	.datac(\IN_C~combout [9]),
	.datad(\inst1|inst13~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[9]~22 .lut_mask = 16'hAAF0;
defparam \inst1|inst1|inst16[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N29
cycloneii_lcell_ff \inst1|inst1|inst20|inst24 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[9]~22_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst20|inst24~regout ));

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[8]));
// synopsys translate_off
defparam \IN_C[8]~I .input_async_reset = "none";
defparam \IN_C[8]~I .input_power_up = "low";
defparam \IN_C[8]~I .input_register_mode = "none";
defparam \IN_C[8]~I .input_sync_reset = "none";
defparam \IN_C[8]~I .oe_async_reset = "none";
defparam \IN_C[8]~I .oe_power_up = "low";
defparam \IN_C[8]~I .oe_register_mode = "none";
defparam \IN_C[8]~I .oe_sync_reset = "none";
defparam \IN_C[8]~I .operation_mode = "input";
defparam \IN_C[8]~I .output_async_reset = "none";
defparam \IN_C[8]~I .output_power_up = "low";
defparam \IN_C[8]~I .output_register_mode = "none";
defparam \IN_C[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[8]));
// synopsys translate_off
defparam \MDR_IN[8]~I .input_async_reset = "none";
defparam \MDR_IN[8]~I .input_power_up = "low";
defparam \MDR_IN[8]~I .input_register_mode = "none";
defparam \MDR_IN[8]~I .input_sync_reset = "none";
defparam \MDR_IN[8]~I .oe_async_reset = "none";
defparam \MDR_IN[8]~I .oe_power_up = "low";
defparam \MDR_IN[8]~I .oe_register_mode = "none";
defparam \MDR_IN[8]~I .oe_sync_reset = "none";
defparam \MDR_IN[8]~I .operation_mode = "input";
defparam \MDR_IN[8]~I .output_async_reset = "none";
defparam \MDR_IN[8]~I .output_power_up = "low";
defparam \MDR_IN[8]~I .output_register_mode = "none";
defparam \MDR_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N30
cycloneii_lcell_comb \inst1|inst1|inst16[8]~23 (
// Equation(s):
// \inst1|inst1|inst16[8]~23_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [8]))) # (!\inst1|inst13~regout  & (\IN_C~combout [8]))

	.dataa(\inst1|inst13~regout ),
	.datab(vcc),
	.datac(\IN_C~combout [8]),
	.datad(\MDR_IN~combout [8]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[8]~23 .lut_mask = 16'hFA50;
defparam \inst1|inst1|inst16[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y7_N31
cycloneii_lcell_ff \inst1|inst1|inst20|inst28 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[8]~23_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst20|inst28~regout ));

// Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[7]));
// synopsys translate_off
defparam \IN_C[7]~I .input_async_reset = "none";
defparam \IN_C[7]~I .input_power_up = "low";
defparam \IN_C[7]~I .input_register_mode = "none";
defparam \IN_C[7]~I .input_sync_reset = "none";
defparam \IN_C[7]~I .oe_async_reset = "none";
defparam \IN_C[7]~I .oe_power_up = "low";
defparam \IN_C[7]~I .oe_register_mode = "none";
defparam \IN_C[7]~I .oe_sync_reset = "none";
defparam \IN_C[7]~I .operation_mode = "input";
defparam \IN_C[7]~I .output_async_reset = "none";
defparam \IN_C[7]~I .output_power_up = "low";
defparam \IN_C[7]~I .output_register_mode = "none";
defparam \IN_C[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N0
cycloneii_lcell_comb \inst1|inst1|inst16[7]~24 (
// Equation(s):
// \inst1|inst1|inst16[7]~24_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [7])) # (!\inst1|inst13~regout  & ((\IN_C~combout [7])))

	.dataa(\MDR_IN~combout [7]),
	.datab(vcc),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [7]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[7]~24 .lut_mask = 16'hAFA0;
defparam \inst1|inst1|inst16[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N1
cycloneii_lcell_ff \inst1|inst1|inst|inst28 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[7]~24_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst|inst28~regout ));

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[6]));
// synopsys translate_off
defparam \MDR_IN[6]~I .input_async_reset = "none";
defparam \MDR_IN[6]~I .input_power_up = "low";
defparam \MDR_IN[6]~I .input_register_mode = "none";
defparam \MDR_IN[6]~I .input_sync_reset = "none";
defparam \MDR_IN[6]~I .oe_async_reset = "none";
defparam \MDR_IN[6]~I .oe_power_up = "low";
defparam \MDR_IN[6]~I .oe_register_mode = "none";
defparam \MDR_IN[6]~I .oe_sync_reset = "none";
defparam \MDR_IN[6]~I .operation_mode = "input";
defparam \MDR_IN[6]~I .output_async_reset = "none";
defparam \MDR_IN[6]~I .output_power_up = "low";
defparam \MDR_IN[6]~I .output_register_mode = "none";
defparam \MDR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[6]));
// synopsys translate_off
defparam \IN_C[6]~I .input_async_reset = "none";
defparam \IN_C[6]~I .input_power_up = "low";
defparam \IN_C[6]~I .input_register_mode = "none";
defparam \IN_C[6]~I .input_sync_reset = "none";
defparam \IN_C[6]~I .oe_async_reset = "none";
defparam \IN_C[6]~I .oe_power_up = "low";
defparam \IN_C[6]~I .oe_register_mode = "none";
defparam \IN_C[6]~I .oe_sync_reset = "none";
defparam \IN_C[6]~I .operation_mode = "input";
defparam \IN_C[6]~I .output_async_reset = "none";
defparam \IN_C[6]~I .output_power_up = "low";
defparam \IN_C[6]~I .output_register_mode = "none";
defparam \IN_C[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N28
cycloneii_lcell_comb \inst1|inst1|inst16[6]~25 (
// Equation(s):
// \inst1|inst1|inst16[6]~25_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [6])) # (!\inst1|inst13~regout  & ((\IN_C~combout [6])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [6]),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [6]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[6]~25 .lut_mask = 16'hCFC0;
defparam \inst1|inst1|inst16[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N29
cycloneii_lcell_ff \inst1|inst1|inst|inst24 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[6]~25_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst|inst24~regout ));

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[5]));
// synopsys translate_off
defparam \IN_C[5]~I .input_async_reset = "none";
defparam \IN_C[5]~I .input_power_up = "low";
defparam \IN_C[5]~I .input_register_mode = "none";
defparam \IN_C[5]~I .input_sync_reset = "none";
defparam \IN_C[5]~I .oe_async_reset = "none";
defparam \IN_C[5]~I .oe_power_up = "low";
defparam \IN_C[5]~I .oe_register_mode = "none";
defparam \IN_C[5]~I .oe_sync_reset = "none";
defparam \IN_C[5]~I .operation_mode = "input";
defparam \IN_C[5]~I .output_async_reset = "none";
defparam \IN_C[5]~I .output_power_up = "low";
defparam \IN_C[5]~I .output_register_mode = "none";
defparam \IN_C[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N14
cycloneii_lcell_comb \inst1|inst1|inst16[5]~26 (
// Equation(s):
// \inst1|inst1|inst16[5]~26_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [5])) # (!\inst1|inst13~regout  & ((\IN_C~combout [5])))

	.dataa(\MDR_IN~combout [5]),
	.datab(\inst1|inst13~regout ),
	.datac(vcc),
	.datad(\IN_C~combout [5]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[5]~26 .lut_mask = 16'hBB88;
defparam \inst1|inst1|inst16[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N15
cycloneii_lcell_ff \inst1|inst1|inst|inst20 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[5]~26_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst|inst20~regout ));

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[4]));
// synopsys translate_off
defparam \IN_C[4]~I .input_async_reset = "none";
defparam \IN_C[4]~I .input_power_up = "low";
defparam \IN_C[4]~I .input_register_mode = "none";
defparam \IN_C[4]~I .input_sync_reset = "none";
defparam \IN_C[4]~I .oe_async_reset = "none";
defparam \IN_C[4]~I .oe_power_up = "low";
defparam \IN_C[4]~I .oe_register_mode = "none";
defparam \IN_C[4]~I .oe_sync_reset = "none";
defparam \IN_C[4]~I .operation_mode = "input";
defparam \IN_C[4]~I .output_async_reset = "none";
defparam \IN_C[4]~I .output_power_up = "low";
defparam \IN_C[4]~I .output_register_mode = "none";
defparam \IN_C[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[4]));
// synopsys translate_off
defparam \MDR_IN[4]~I .input_async_reset = "none";
defparam \MDR_IN[4]~I .input_power_up = "low";
defparam \MDR_IN[4]~I .input_register_mode = "none";
defparam \MDR_IN[4]~I .input_sync_reset = "none";
defparam \MDR_IN[4]~I .oe_async_reset = "none";
defparam \MDR_IN[4]~I .oe_power_up = "low";
defparam \MDR_IN[4]~I .oe_register_mode = "none";
defparam \MDR_IN[4]~I .oe_sync_reset = "none";
defparam \MDR_IN[4]~I .operation_mode = "input";
defparam \MDR_IN[4]~I .output_async_reset = "none";
defparam \MDR_IN[4]~I .output_power_up = "low";
defparam \MDR_IN[4]~I .output_register_mode = "none";
defparam \MDR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N8
cycloneii_lcell_comb \inst1|inst1|inst16[4]~27 (
// Equation(s):
// \inst1|inst1|inst16[4]~27_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [4]))) # (!\inst1|inst13~regout  & (\IN_C~combout [4]))

	.dataa(vcc),
	.datab(\inst1|inst13~regout ),
	.datac(\IN_C~combout [4]),
	.datad(\MDR_IN~combout [4]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[4]~27 .lut_mask = 16'hFC30;
defparam \inst1|inst1|inst16[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N9
cycloneii_lcell_ff \inst1|inst1|inst|inst16 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[4]~27_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst|inst16~regout ));

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[3]));
// synopsys translate_off
defparam \IN_C[3]~I .input_async_reset = "none";
defparam \IN_C[3]~I .input_power_up = "low";
defparam \IN_C[3]~I .input_register_mode = "none";
defparam \IN_C[3]~I .input_sync_reset = "none";
defparam \IN_C[3]~I .oe_async_reset = "none";
defparam \IN_C[3]~I .oe_power_up = "low";
defparam \IN_C[3]~I .oe_register_mode = "none";
defparam \IN_C[3]~I .oe_sync_reset = "none";
defparam \IN_C[3]~I .operation_mode = "input";
defparam \IN_C[3]~I .output_async_reset = "none";
defparam \IN_C[3]~I .output_power_up = "low";
defparam \IN_C[3]~I .output_register_mode = "none";
defparam \IN_C[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[3]));
// synopsys translate_off
defparam \MDR_IN[3]~I .input_async_reset = "none";
defparam \MDR_IN[3]~I .input_power_up = "low";
defparam \MDR_IN[3]~I .input_register_mode = "none";
defparam \MDR_IN[3]~I .input_sync_reset = "none";
defparam \MDR_IN[3]~I .oe_async_reset = "none";
defparam \MDR_IN[3]~I .oe_power_up = "low";
defparam \MDR_IN[3]~I .oe_register_mode = "none";
defparam \MDR_IN[3]~I .oe_sync_reset = "none";
defparam \MDR_IN[3]~I .operation_mode = "input";
defparam \MDR_IN[3]~I .output_async_reset = "none";
defparam \MDR_IN[3]~I .output_power_up = "low";
defparam \MDR_IN[3]~I .output_register_mode = "none";
defparam \MDR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N26
cycloneii_lcell_comb \inst1|inst1|inst16[3]~28 (
// Equation(s):
// \inst1|inst1|inst16[3]~28_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [3]))) # (!\inst1|inst13~regout  & (\IN_C~combout [3]))

	.dataa(vcc),
	.datab(\IN_C~combout [3]),
	.datac(\inst1|inst13~regout ),
	.datad(\MDR_IN~combout [3]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[3]~28 .lut_mask = 16'hFC0C;
defparam \inst1|inst1|inst16[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N27
cycloneii_lcell_ff \inst1|inst1|inst|inst12 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[3]~28_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst|inst12~regout ));

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[2]));
// synopsys translate_off
defparam \IN_C[2]~I .input_async_reset = "none";
defparam \IN_C[2]~I .input_power_up = "low";
defparam \IN_C[2]~I .input_register_mode = "none";
defparam \IN_C[2]~I .input_sync_reset = "none";
defparam \IN_C[2]~I .oe_async_reset = "none";
defparam \IN_C[2]~I .oe_power_up = "low";
defparam \IN_C[2]~I .oe_register_mode = "none";
defparam \IN_C[2]~I .oe_sync_reset = "none";
defparam \IN_C[2]~I .operation_mode = "input";
defparam \IN_C[2]~I .output_async_reset = "none";
defparam \IN_C[2]~I .output_power_up = "low";
defparam \IN_C[2]~I .output_register_mode = "none";
defparam \IN_C[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[2]));
// synopsys translate_off
defparam \MDR_IN[2]~I .input_async_reset = "none";
defparam \MDR_IN[2]~I .input_power_up = "low";
defparam \MDR_IN[2]~I .input_register_mode = "none";
defparam \MDR_IN[2]~I .input_sync_reset = "none";
defparam \MDR_IN[2]~I .oe_async_reset = "none";
defparam \MDR_IN[2]~I .oe_power_up = "low";
defparam \MDR_IN[2]~I .oe_register_mode = "none";
defparam \MDR_IN[2]~I .oe_sync_reset = "none";
defparam \MDR_IN[2]~I .operation_mode = "input";
defparam \MDR_IN[2]~I .output_async_reset = "none";
defparam \MDR_IN[2]~I .output_power_up = "low";
defparam \MDR_IN[2]~I .output_register_mode = "none";
defparam \MDR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N4
cycloneii_lcell_comb \inst1|inst1|inst16[2]~29 (
// Equation(s):
// \inst1|inst1|inst16[2]~29_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [2]))) # (!\inst1|inst13~regout  & (\IN_C~combout [2]))

	.dataa(vcc),
	.datab(\IN_C~combout [2]),
	.datac(\inst1|inst13~regout ),
	.datad(\MDR_IN~combout [2]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[2]~29 .lut_mask = 16'hFC0C;
defparam \inst1|inst1|inst16[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N5
cycloneii_lcell_ff \inst1|inst1|inst|inst8 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[2]~29_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst|inst8~regout ));

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[1]));
// synopsys translate_off
defparam \MDR_IN[1]~I .input_async_reset = "none";
defparam \MDR_IN[1]~I .input_power_up = "low";
defparam \MDR_IN[1]~I .input_register_mode = "none";
defparam \MDR_IN[1]~I .input_sync_reset = "none";
defparam \MDR_IN[1]~I .oe_async_reset = "none";
defparam \MDR_IN[1]~I .oe_power_up = "low";
defparam \MDR_IN[1]~I .oe_register_mode = "none";
defparam \MDR_IN[1]~I .oe_sync_reset = "none";
defparam \MDR_IN[1]~I .operation_mode = "input";
defparam \MDR_IN[1]~I .output_async_reset = "none";
defparam \MDR_IN[1]~I .output_power_up = "low";
defparam \MDR_IN[1]~I .output_register_mode = "none";
defparam \MDR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[1]));
// synopsys translate_off
defparam \IN_C[1]~I .input_async_reset = "none";
defparam \IN_C[1]~I .input_power_up = "low";
defparam \IN_C[1]~I .input_register_mode = "none";
defparam \IN_C[1]~I .input_sync_reset = "none";
defparam \IN_C[1]~I .oe_async_reset = "none";
defparam \IN_C[1]~I .oe_power_up = "low";
defparam \IN_C[1]~I .oe_register_mode = "none";
defparam \IN_C[1]~I .oe_sync_reset = "none";
defparam \IN_C[1]~I .operation_mode = "input";
defparam \IN_C[1]~I .output_async_reset = "none";
defparam \IN_C[1]~I .output_power_up = "low";
defparam \IN_C[1]~I .output_register_mode = "none";
defparam \IN_C[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N24
cycloneii_lcell_comb \inst1|inst1|inst16[1]~30 (
// Equation(s):
// \inst1|inst1|inst16[1]~30_combout  = (\inst1|inst13~regout  & (\MDR_IN~combout [1])) # (!\inst1|inst13~regout  & ((\IN_C~combout [1])))

	.dataa(vcc),
	.datab(\MDR_IN~combout [1]),
	.datac(\inst1|inst13~regout ),
	.datad(\IN_C~combout [1]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[1]~30 .lut_mask = 16'hCFC0;
defparam \inst1|inst1|inst16[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N25
cycloneii_lcell_ff \inst1|inst1|inst|inst5 (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[1]~30_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst|inst5~regout ));

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_IN[0]));
// synopsys translate_off
defparam \MDR_IN[0]~I .input_async_reset = "none";
defparam \MDR_IN[0]~I .input_power_up = "low";
defparam \MDR_IN[0]~I .input_register_mode = "none";
defparam \MDR_IN[0]~I .input_sync_reset = "none";
defparam \MDR_IN[0]~I .oe_async_reset = "none";
defparam \MDR_IN[0]~I .oe_power_up = "low";
defparam \MDR_IN[0]~I .oe_register_mode = "none";
defparam \MDR_IN[0]~I .oe_sync_reset = "none";
defparam \MDR_IN[0]~I .operation_mode = "input";
defparam \MDR_IN[0]~I .output_async_reset = "none";
defparam \MDR_IN[0]~I .output_power_up = "low";
defparam \MDR_IN[0]~I .output_register_mode = "none";
defparam \MDR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y4_N4
cycloneii_lcell_comb \inst1|inst1|inst16[0]~31 (
// Equation(s):
// \inst1|inst1|inst16[0]~31_combout  = (\inst1|inst13~regout  & ((\MDR_IN~combout [0]))) # (!\inst1|inst13~regout  & (\IN_C~combout [0]))

	.dataa(\IN_C~combout [0]),
	.datab(vcc),
	.datac(\inst1|inst13~regout ),
	.datad(\MDR_IN~combout [0]),
	.cin(gnd),
	.combout(\inst1|inst1|inst16[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst16[0]~31 .lut_mask = 16'hFA0A;
defparam \inst1|inst1|inst16[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y4_N5
cycloneii_lcell_ff \inst1|inst1|inst|inst (
	.clk(\inst1|inst1|inst4~clkctrl_outclk ),
	.datain(\inst1|inst1|inst16[0]~31_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|inst1|inst|inst~regout ));

// Location: LCFF_X34_Y8_N19
cycloneii_lcell_ff \inst4|inst1|inst23|inst (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst23|inst~regout ));

// Location: LCFF_X34_Y8_N9
cycloneii_lcell_ff \inst3|inst1|inst23|inst (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst23|inst~regout ));

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "input";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "input";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "input";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N0
cycloneii_lcell_comb \inst10|inst3|inst2~0 (
// Equation(s):
// \inst10|inst3|inst2~0_combout  = (\MIR~combout [1] & (!\MIR~combout [2] & (!\MIR~combout [3] & !\MIR~combout [0])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst10|inst3|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst3|inst2~0 .lut_mask = 16'h0002;
defparam \inst10|inst3|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N8
cycloneii_lcell_comb \inst9|inst42|inst5[31]~25 (
// Equation(s):
// \inst9|inst42|inst5[31]~25_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst23|inst~regout  & ((\inst3|inst1|inst23|inst~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & (((\inst3|inst1|inst23|inst~regout 
// ) # (!\inst10|inst3|inst2~0_combout ))))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst4|inst1|inst23|inst~regout ),
	.datac(\inst3|inst1|inst23|inst~regout ),
	.datad(\inst10|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[31]~25 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N16
cycloneii_lcell_comb \inst10|inst3|inst6~0 (
// Equation(s):
// \inst10|inst3|inst6~0_combout  = (\MIR~combout [1] & (\MIR~combout [2] & (\MIR~combout [3] & !\MIR~combout [0])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst10|inst3|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst3|inst6~0 .lut_mask = 16'h0080;
defparam \inst10|inst3|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N25
cycloneii_lcell_ff \inst5|inst1|inst23|inst (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst23|inst~regout ));

// Location: LCCOMB_X35_Y6_N10
cycloneii_lcell_comb \inst10|inst3|inst5~0 (
// Equation(s):
// \inst10|inst3|inst5~0_combout  = (\MIR~combout [1] & (!\MIR~combout [2] & (\MIR~combout [3] & !\MIR~combout [0])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst10|inst3|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst3|inst5~0 .lut_mask = 16'h0020;
defparam \inst10|inst3|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneii_lcell_comb \inst9|inst42|inst5[31]~27 (
// Equation(s):
// \inst9|inst42|inst5[31]~27_combout  = (\inst6|inst1|inst23|inst~regout  & (((\inst5|inst1|inst23|inst~regout ) # (!\inst10|inst3|inst5~0_combout )))) # (!\inst6|inst1|inst23|inst~regout  & (!\inst10|inst3|inst6~0_combout  & 
// ((\inst5|inst1|inst23|inst~regout ) # (!\inst10|inst3|inst5~0_combout ))))

	.dataa(\inst6|inst1|inst23|inst~regout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst5|inst1|inst23|inst~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[31]~27 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[7]));
// synopsys translate_off
defparam \MBR_IN[7]~I .input_async_reset = "none";
defparam \MBR_IN[7]~I .input_power_up = "low";
defparam \MBR_IN[7]~I .input_register_mode = "none";
defparam \MBR_IN[7]~I .input_sync_reset = "none";
defparam \MBR_IN[7]~I .oe_async_reset = "none";
defparam \MBR_IN[7]~I .oe_power_up = "low";
defparam \MBR_IN[7]~I .oe_register_mode = "none";
defparam \MBR_IN[7]~I .oe_sync_reset = "none";
defparam \MBR_IN[7]~I .operation_mode = "input";
defparam \MBR_IN[7]~I .output_async_reset = "none";
defparam \MBR_IN[7]~I .output_power_up = "low";
defparam \MBR_IN[7]~I .output_register_mode = "none";
defparam \MBR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X35_Y6_N25
cycloneii_lcell_ff \inst9|inst1|inst|inst28 (
	.clk(\inst9|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [7]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst1|inst|inst28~regout ));

// Location: LCCOMB_X35_Y6_N18
cycloneii_lcell_comb \inst10|inst|inst6~0 (
// Equation(s):
// \inst10|inst|inst6~0_combout  = (!\MIR~combout [1] & (\MIR~combout [2] & (\MIR~combout [3] & !\MIR~combout [0])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst10|inst|inst6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst|inst6~0 .lut_mask = 16'h0040;
defparam \inst10|inst|inst6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N14
cycloneii_lcell_comb \inst9|inst42|inst5[31]~26 (
// Equation(s):
// \inst9|inst42|inst5[31]~26_combout  = (!\inst10|inst|inst5~0_combout  & ((\inst9|inst1|inst|inst28~regout ) # (!\inst10|inst|inst6~0_combout )))

	.dataa(\inst10|inst|inst5~0_combout ),
	.datab(\inst9|inst1|inst|inst28~regout ),
	.datac(vcc),
	.datad(\inst10|inst|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[31]~26 .lut_mask = 16'h4455;
defparam \inst9|inst42|inst5[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N0
cycloneii_lcell_comb \inst9|inst42|inst5[31]~28 (
// Equation(s):
// \inst9|inst42|inst5[31]~28_combout  = (\inst9|inst42|inst5[31]~24_combout  & (\inst9|inst42|inst5[31]~25_combout  & (\inst9|inst42|inst5[31]~27_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[31]~24_combout ),
	.datab(\inst9|inst42|inst5[31]~25_combout ),
	.datac(\inst9|inst42|inst5[31]~27_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[31]~28 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N5
cycloneii_lcell_ff \inst7|inst1|inst23|inst (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst23|inst~regout ));

// Location: LCCOMB_X35_Y6_N28
cycloneii_lcell_comb \inst10|inst4|inst2 (
// Equation(s):
// \inst10|inst4|inst2~combout  = (!\MIR~combout [1] & (!\MIR~combout [2] & (!\MIR~combout [3] & \MIR~combout [0])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst10|inst4|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst4|inst2 .lut_mask = 16'h0100;
defparam \inst10|inst4|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N4
cycloneii_lcell_comb \inst9|inst42|inst5[31]~29 (
// Equation(s):
// \inst9|inst42|inst5[31]~29_combout  = (\inst9|inst42|inst5[31]~28_combout  & ((\inst7|inst1|inst23|inst~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[31]~28_combout ),
	.datac(\inst7|inst1|inst23|inst~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[31]~29 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "input";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N22
cycloneii_lcell_comb \inst9|inst42|inst5[31]~30 (
// Equation(s):
// \inst9|inst42|inst5[31]~30_combout  = ((!\MIR~combout [1] & (!\MIR~combout [2] & !\MIR~combout [3]))) # (!\MIR~combout [0])

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[31]~30 .lut_mask = 16'h01FF;
defparam \inst9|inst42|inst5[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[30]));
// synopsys translate_off
defparam \IN_C[30]~I .input_async_reset = "none";
defparam \IN_C[30]~I .input_power_up = "low";
defparam \IN_C[30]~I .input_register_mode = "none";
defparam \IN_C[30]~I .input_sync_reset = "none";
defparam \IN_C[30]~I .oe_async_reset = "none";
defparam \IN_C[30]~I .oe_power_up = "low";
defparam \IN_C[30]~I .oe_register_mode = "none";
defparam \IN_C[30]~I .oe_sync_reset = "none";
defparam \IN_C[30]~I .operation_mode = "input";
defparam \IN_C[30]~I .output_async_reset = "none";
defparam \IN_C[30]~I .output_power_up = "low";
defparam \IN_C[30]~I .output_register_mode = "none";
defparam \IN_C[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X34_Y8_N31
cycloneii_lcell_ff \inst3|inst1|inst23|inst5 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst23|inst5~regout ));

// Location: LCFF_X34_Y8_N21
cycloneii_lcell_ff \inst4|inst1|inst23|inst5 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst23|inst5~regout ));

// Location: LCCOMB_X34_Y8_N20
cycloneii_lcell_comb \inst9|inst42|inst5[30]~32 (
// Equation(s):
// \inst9|inst42|inst5[30]~32_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst23|inst5~regout  & ((\inst3|inst1|inst23|inst5~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & 
// ((\inst3|inst1|inst23|inst5~regout ) # ((!\inst10|inst3|inst2~0_combout ))))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst3|inst1|inst23|inst5~regout ),
	.datac(\inst4|inst1|inst23|inst5~regout ),
	.datad(\inst10|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[30]~32 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y9_N19
cycloneii_lcell_ff \inst5|inst1|inst23|inst5 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst23|inst5~regout ));

// Location: LCFF_X33_Y9_N9
cycloneii_lcell_ff \inst6|inst1|inst23|inst5 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst23|inst5~regout ));

// Location: LCCOMB_X33_Y9_N8
cycloneii_lcell_comb \inst9|inst42|inst5[30]~33 (
// Equation(s):
// \inst9|inst42|inst5[30]~33_combout  = (\inst10|inst3|inst6~0_combout  & (\inst6|inst1|inst23|inst5~regout  & ((\inst5|inst1|inst23|inst5~regout ) # (!\inst10|inst3|inst5~0_combout )))) # (!\inst10|inst3|inst6~0_combout  & 
// ((\inst5|inst1|inst23|inst5~regout ) # ((!\inst10|inst3|inst5~0_combout ))))

	.dataa(\inst10|inst3|inst6~0_combout ),
	.datab(\inst5|inst1|inst23|inst5~regout ),
	.datac(\inst6|inst1|inst23|inst5~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[30]~33 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N2
cycloneii_lcell_comb \inst9|inst42|inst5[30]~34 (
// Equation(s):
// \inst9|inst42|inst5[30]~34_combout  = (\inst9|inst42|inst5[30]~31_combout  & (\inst9|inst42|inst5[30]~32_combout  & (\inst9|inst42|inst5[30]~33_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[30]~31_combout ),
	.datab(\inst9|inst42|inst5[30]~32_combout ),
	.datac(\inst9|inst42|inst5[30]~33_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[30]~34 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N23
cycloneii_lcell_ff \inst7|inst1|inst23|inst5 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst23|inst5~regout ));

// Location: LCCOMB_X32_Y8_N22
cycloneii_lcell_comb \inst9|inst42|inst5[30]~35 (
// Equation(s):
// \inst9|inst42|inst5[30]~35_combout  = (\inst9|inst42|inst5[30]~34_combout  & ((\inst7|inst1|inst23|inst5~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(\inst9|inst42|inst5[30]~34_combout ),
	.datab(vcc),
	.datac(\inst7|inst1|inst23|inst5~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[30]~35 .lut_mask = 16'hA0AA;
defparam \inst9|inst42|inst5[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N16
cycloneii_lcell_comb \inst5|inst1|inst23|inst8~feeder (
// Equation(s):
// \inst5|inst1|inst23|inst8~feeder_combout  = \IN_C~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [29]),
	.cin(gnd),
	.combout(\inst5|inst1|inst23|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst23|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst23|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y11_N17
cycloneii_lcell_ff \inst5|inst1|inst23|inst8 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst23|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst23|inst8~regout ));

// Location: LCFF_X33_Y9_N13
cycloneii_lcell_ff \inst6|inst1|inst23|inst8 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst23|inst8~regout ));

// Location: LCCOMB_X33_Y9_N12
cycloneii_lcell_comb \inst9|inst42|inst5[29]~38 (
// Equation(s):
// \inst9|inst42|inst5[29]~38_combout  = (\inst10|inst3|inst6~0_combout  & (\inst6|inst1|inst23|inst8~regout  & ((\inst5|inst1|inst23|inst8~regout ) # (!\inst10|inst3|inst5~0_combout )))) # (!\inst10|inst3|inst6~0_combout  & 
// ((\inst5|inst1|inst23|inst8~regout ) # ((!\inst10|inst3|inst5~0_combout ))))

	.dataa(\inst10|inst3|inst6~0_combout ),
	.datab(\inst5|inst1|inst23|inst8~regout ),
	.datac(\inst6|inst1|inst23|inst8~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[29]~38 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N4
cycloneii_lcell_comb \inst10|inst|inst3~0 (
// Equation(s):
// \inst10|inst|inst3~0_combout  = (!\MIR~combout [1] & (\MIR~combout [2] & (!\MIR~combout [3] & !\MIR~combout [0])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst10|inst|inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst|inst3~0 .lut_mask = 16'h0004;
defparam \inst10|inst|inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y7_N21
cycloneii_lcell_ff \inst2|inst1|inst23|inst8 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst23|inst8~regout ));

// Location: LCCOMB_X33_Y7_N20
cycloneii_lcell_comb \inst9|inst42|inst5[29]~36 (
// Equation(s):
// \inst9|inst42|inst5[29]~36_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst23|inst8~regout  & ((\inst2|inst1|inst23|inst8~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & (((\inst2|inst1|inst23|inst8~regout 
// )) # (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst23|inst8~regout ),
	.datad(\inst1|inst1|inst23|inst8~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[29]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[29]~36 .lut_mask = 16'hF351;
defparam \inst9|inst42|inst5[29]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N12
cycloneii_lcell_comb \inst9|inst42|inst5[29]~39 (
// Equation(s):
// \inst9|inst42|inst5[29]~39_combout  = (\inst9|inst42|inst5[29]~37_combout  & (\inst9|inst42|inst5[29]~38_combout  & (\inst9|inst42|inst5[29]~36_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[29]~37_combout ),
	.datab(\inst9|inst42|inst5[29]~38_combout ),
	.datac(\inst9|inst42|inst5[29]~36_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[29]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[29]~39 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[29]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N17
cycloneii_lcell_ff \inst7|inst1|inst23|inst8 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst23|inst8~regout ));

// Location: LCCOMB_X32_Y8_N16
cycloneii_lcell_comb \inst9|inst42|inst5[29]~40 (
// Equation(s):
// \inst9|inst42|inst5[29]~40_combout  = (\inst9|inst42|inst5[29]~39_combout  & ((\inst7|inst1|inst23|inst8~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[29]~39_combout ),
	.datac(\inst7|inst1|inst23|inst8~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[29]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[29]~40 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[29]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y7_N23
cycloneii_lcell_ff \inst2|inst1|inst23|inst12 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst23|inst12~regout ));

// Location: LCCOMB_X33_Y7_N22
cycloneii_lcell_comb \inst9|inst42|inst5[28]~41 (
// Equation(s):
// \inst9|inst42|inst5[28]~41_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst23|inst12~regout  & ((\inst2|inst1|inst23|inst12~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & 
// (((\inst2|inst1|inst23|inst12~regout )) # (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst23|inst12~regout ),
	.datad(\inst1|inst1|inst23|inst12~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[28]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[28]~41 .lut_mask = 16'hF351;
defparam \inst9|inst42|inst5[28]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y8_N7
cycloneii_lcell_ff \inst3|inst1|inst23|inst12 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst23|inst12~regout ));

// Location: LCFF_X34_Y8_N29
cycloneii_lcell_ff \inst4|inst1|inst23|inst12 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst23|inst12~regout ));

// Location: LCCOMB_X34_Y8_N28
cycloneii_lcell_comb \inst9|inst42|inst5[28]~42 (
// Equation(s):
// \inst9|inst42|inst5[28]~42_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst23|inst12~regout  & ((\inst3|inst1|inst23|inst12~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & 
// ((\inst3|inst1|inst23|inst12~regout ) # ((!\inst10|inst3|inst2~0_combout ))))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst3|inst1|inst23|inst12~regout ),
	.datac(\inst4|inst1|inst23|inst12~regout ),
	.datad(\inst10|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[28]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[28]~42 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[28]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N6
cycloneii_lcell_comb \inst9|inst42|inst5[28]~44 (
// Equation(s):
// \inst9|inst42|inst5[28]~44_combout  = (\inst9|inst42|inst5[28]~43_combout  & (\inst9|inst42|inst5[28]~41_combout  & (\inst9|inst42|inst5[28]~42_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[28]~43_combout ),
	.datab(\inst9|inst42|inst5[28]~41_combout ),
	.datac(\inst9|inst42|inst5[28]~42_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[28]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[28]~44 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[28]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N11
cycloneii_lcell_ff \inst7|inst1|inst23|inst12 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst23|inst12~regout ));

// Location: LCCOMB_X32_Y8_N10
cycloneii_lcell_comb \inst9|inst42|inst5[28]~45 (
// Equation(s):
// \inst9|inst42|inst5[28]~45_combout  = (\inst9|inst42|inst5[28]~44_combout  & ((\inst7|inst1|inst23|inst12~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[28]~44_combout ),
	.datac(\inst7|inst1|inst23|inst12~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[28]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[28]~45 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[28]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y8_N27
cycloneii_lcell_ff \inst3|inst1|inst23|inst16 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst23|inst16~regout ));

// Location: LCFF_X34_Y8_N17
cycloneii_lcell_ff \inst4|inst1|inst23|inst16 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst23|inst16~regout ));

// Location: LCCOMB_X34_Y8_N16
cycloneii_lcell_comb \inst9|inst42|inst5[27]~47 (
// Equation(s):
// \inst9|inst42|inst5[27]~47_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst23|inst16~regout  & ((\inst3|inst1|inst23|inst16~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & 
// ((\inst3|inst1|inst23|inst16~regout ) # ((!\inst10|inst3|inst2~0_combout ))))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst3|inst1|inst23|inst16~regout ),
	.datac(\inst4|inst1|inst23|inst16~regout ),
	.datad(\inst10|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[27]~47 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y7_N9
cycloneii_lcell_ff \inst2|inst1|inst23|inst16 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst23|inst16~regout ));

// Location: LCCOMB_X33_Y7_N8
cycloneii_lcell_comb \inst9|inst42|inst5[27]~46 (
// Equation(s):
// \inst9|inst42|inst5[27]~46_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst23|inst16~regout  & ((\inst2|inst1|inst23|inst16~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & 
// (((\inst2|inst1|inst23|inst16~regout )) # (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst23|inst16~regout ),
	.datad(\inst1|inst1|inst23|inst16~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[27]~46 .lut_mask = 16'hF351;
defparam \inst9|inst42|inst5[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N16
cycloneii_lcell_comb \inst9|inst42|inst5[27]~49 (
// Equation(s):
// \inst9|inst42|inst5[27]~49_combout  = (\inst9|inst42|inst5[27]~48_combout  & (\inst9|inst42|inst5[27]~47_combout  & (\inst9|inst42|inst5[27]~46_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[27]~48_combout ),
	.datab(\inst9|inst42|inst5[27]~47_combout ),
	.datac(\inst9|inst42|inst5[27]~46_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[27]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[27]~49 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[27]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N13
cycloneii_lcell_ff \inst7|inst1|inst23|inst16 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst23|inst16~regout ));

// Location: LCCOMB_X32_Y8_N12
cycloneii_lcell_comb \inst9|inst42|inst5[27]~50 (
// Equation(s):
// \inst9|inst42|inst5[27]~50_combout  = (\inst9|inst42|inst5[27]~49_combout  & ((\inst7|inst1|inst23|inst16~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[27]~49_combout ),
	.datac(\inst7|inst1|inst23|inst16~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[27]~50 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y7_N27
cycloneii_lcell_ff \inst2|inst1|inst23|inst20 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst23|inst20~regout ));

// Location: LCCOMB_X33_Y7_N26
cycloneii_lcell_comb \inst9|inst42|inst5[26]~51 (
// Equation(s):
// \inst9|inst42|inst5[26]~51_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst23|inst20~regout  & ((\inst2|inst1|inst23|inst20~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & 
// (((\inst2|inst1|inst23|inst20~regout )) # (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst23|inst20~regout ),
	.datad(\inst1|inst1|inst23|inst20~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[26]~51 .lut_mask = 16'hF351;
defparam \inst9|inst42|inst5[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N14
cycloneii_lcell_comb \inst3|inst1|inst23|inst20~feeder (
// Equation(s):
// \inst3|inst1|inst23|inst20~feeder_combout  = \IN_C~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [26]),
	.cin(gnd),
	.combout(\inst3|inst1|inst23|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst23|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst23|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y8_N15
cycloneii_lcell_ff \inst3|inst1|inst23|inst20 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst23|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst23|inst20~regout ));

// Location: LCFF_X34_Y8_N13
cycloneii_lcell_ff \inst4|inst1|inst23|inst20 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst23|inst20~regout ));

// Location: LCCOMB_X34_Y8_N12
cycloneii_lcell_comb \inst9|inst42|inst5[26]~52 (
// Equation(s):
// \inst9|inst42|inst5[26]~52_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst23|inst20~regout  & ((\inst3|inst1|inst23|inst20~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & 
// ((\inst3|inst1|inst23|inst20~regout ) # ((!\inst10|inst3|inst2~0_combout ))))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst3|inst1|inst23|inst20~regout ),
	.datac(\inst4|inst1|inst23|inst20~regout ),
	.datad(\inst10|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[26]~52 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y11_N13
cycloneii_lcell_ff \inst5|inst1|inst23|inst20 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst23|inst20~regout ));

// Location: LCFF_X33_Y10_N25
cycloneii_lcell_ff \inst6|inst1|inst23|inst20 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst23|inst20~regout ));

// Location: LCCOMB_X33_Y10_N24
cycloneii_lcell_comb \inst9|inst42|inst5[26]~53 (
// Equation(s):
// \inst9|inst42|inst5[26]~53_combout  = (\inst10|inst3|inst6~0_combout  & (\inst6|inst1|inst23|inst20~regout  & ((\inst5|inst1|inst23|inst20~regout ) # (!\inst10|inst3|inst5~0_combout )))) # (!\inst10|inst3|inst6~0_combout  & 
// ((\inst5|inst1|inst23|inst20~regout ) # ((!\inst10|inst3|inst5~0_combout ))))

	.dataa(\inst10|inst3|inst6~0_combout ),
	.datab(\inst5|inst1|inst23|inst20~regout ),
	.datac(\inst6|inst1|inst23|inst20~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[26]~53 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N26
cycloneii_lcell_comb \inst9|inst42|inst5[26]~54 (
// Equation(s):
// \inst9|inst42|inst5[26]~54_combout  = (\inst9|inst42|inst5[31]~26_combout  & (\inst9|inst42|inst5[26]~51_combout  & (\inst9|inst42|inst5[26]~52_combout  & \inst9|inst42|inst5[26]~53_combout )))

	.dataa(\inst9|inst42|inst5[31]~26_combout ),
	.datab(\inst9|inst42|inst5[26]~51_combout ),
	.datac(\inst9|inst42|inst5[26]~52_combout ),
	.datad(\inst9|inst42|inst5[26]~53_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[26]~54 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y10_N21
cycloneii_lcell_ff \inst7|inst1|inst23|inst20 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst23|inst20~regout ));

// Location: LCCOMB_X33_Y10_N20
cycloneii_lcell_comb \inst9|inst42|inst5[26]~55 (
// Equation(s):
// \inst9|inst42|inst5[26]~55_combout  = (\inst9|inst42|inst5[26]~54_combout  & ((\inst7|inst1|inst23|inst20~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[26]~54_combout ),
	.datac(\inst7|inst1|inst23|inst20~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[26]~55 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N1
cycloneii_lcell_ff \inst2|inst1|inst23|inst24 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst23|inst24~regout ));

// Location: LCCOMB_X35_Y6_N2
cycloneii_lcell_comb \inst10|inst|inst2~0 (
// Equation(s):
// \inst10|inst|inst2~0_combout  = (!\MIR~combout [1] & (!\MIR~combout [2] & (!\MIR~combout [3] & !\MIR~combout [0])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst10|inst|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst|inst2~0 .lut_mask = 16'h0001;
defparam \inst10|inst|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N0
cycloneii_lcell_comb \inst9|inst42|inst5[25]~56 (
// Equation(s):
// \inst9|inst42|inst5[25]~56_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst23|inst24~regout  & ((\inst1|inst1|inst23|inst24~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// ((\inst1|inst1|inst23|inst24~regout ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst23|inst24~regout ),
	.datac(\inst2|inst1|inst23|inst24~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[25]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[25]~56 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[25]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N9
cycloneii_lcell_ff \inst4|inst1|inst23|inst24 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst23|inst24~regout ));

// Location: LCCOMB_X35_Y6_N6
cycloneii_lcell_comb \inst10|inst3|inst3~0 (
// Equation(s):
// \inst10|inst3|inst3~0_combout  = (\MIR~combout [1] & (\MIR~combout [2] & (!\MIR~combout [3] & !\MIR~combout [0])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst10|inst3|inst3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst3|inst3~0 .lut_mask = 16'h0008;
defparam \inst10|inst3|inst3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneii_lcell_comb \inst9|inst42|inst5[25]~57 (
// Equation(s):
// \inst9|inst42|inst5[25]~57_combout  = (\inst3|inst1|inst23|inst24~regout  & (((\inst4|inst1|inst23|inst24~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst23|inst24~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst23|inst24~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst23|inst24~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst23|inst24~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[25]~57 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N0
cycloneii_lcell_comb \inst9|inst42|inst5[25]~59 (
// Equation(s):
// \inst9|inst42|inst5[25]~59_combout  = (\inst9|inst42|inst5[25]~58_combout  & (\inst9|inst42|inst5[25]~56_combout  & (\inst9|inst42|inst5[31]~26_combout  & \inst9|inst42|inst5[25]~57_combout )))

	.dataa(\inst9|inst42|inst5[25]~58_combout ),
	.datab(\inst9|inst42|inst5[25]~56_combout ),
	.datac(\inst9|inst42|inst5[31]~26_combout ),
	.datad(\inst9|inst42|inst5[25]~57_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[25]~59 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y10_N19
cycloneii_lcell_ff \inst7|inst1|inst23|inst24 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [25]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst23|inst24~regout ));

// Location: LCCOMB_X33_Y10_N18
cycloneii_lcell_comb \inst9|inst42|inst5[25]~60 (
// Equation(s):
// \inst9|inst42|inst5[25]~60_combout  = (\inst9|inst42|inst5[25]~59_combout  & ((\inst7|inst1|inst23|inst24~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[25]~59_combout ),
	.datac(\inst7|inst1|inst23|inst24~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[25]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[25]~60 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[25]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N24
cycloneii_lcell_comb \inst5|inst1|inst23|inst28~feeder (
// Equation(s):
// \inst5|inst1|inst23|inst28~feeder_combout  = \IN_C~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [24]),
	.cin(gnd),
	.combout(\inst5|inst1|inst23|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst23|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst23|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y11_N25
cycloneii_lcell_ff \inst5|inst1|inst23|inst28 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst23|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst23|inst28~regout ));

// Location: LCFF_X33_Y9_N29
cycloneii_lcell_ff \inst6|inst1|inst23|inst28 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [24]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst23|inst28~regout ));

// Location: LCCOMB_X33_Y9_N28
cycloneii_lcell_comb \inst9|inst42|inst5[24]~63 (
// Equation(s):
// \inst9|inst42|inst5[24]~63_combout  = (\inst10|inst3|inst6~0_combout  & (\inst6|inst1|inst23|inst28~regout  & ((\inst5|inst1|inst23|inst28~regout ) # (!\inst10|inst3|inst5~0_combout )))) # (!\inst10|inst3|inst6~0_combout  & 
// ((\inst5|inst1|inst23|inst28~regout ) # ((!\inst10|inst3|inst5~0_combout ))))

	.dataa(\inst10|inst3|inst6~0_combout ),
	.datab(\inst5|inst1|inst23|inst28~regout ),
	.datac(\inst6|inst1|inst23|inst28~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[24]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[24]~63 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[24]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N1
cycloneii_lcell_ff \inst2|inst1|inst23|inst28 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [24]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst23|inst28~regout ));

// Location: LCCOMB_X33_Y8_N0
cycloneii_lcell_comb \inst9|inst42|inst5[24]~61 (
// Equation(s):
// \inst9|inst42|inst5[24]~61_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst23|inst28~regout  & ((\inst1|inst1|inst23|inst28~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// (((\inst1|inst1|inst23|inst28~regout )) # (!\inst10|inst|inst2~0_combout )))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst10|inst|inst2~0_combout ),
	.datac(\inst2|inst1|inst23|inst28~regout ),
	.datad(\inst1|inst1|inst23|inst28~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[24]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[24]~61 .lut_mask = 16'hF531;
defparam \inst9|inst42|inst5[24]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N30
cycloneii_lcell_comb \inst9|inst42|inst5[24]~64 (
// Equation(s):
// \inst9|inst42|inst5[24]~64_combout  = (\inst9|inst42|inst5[24]~62_combout  & (\inst9|inst42|inst5[24]~63_combout  & (\inst9|inst42|inst5[31]~26_combout  & \inst9|inst42|inst5[24]~61_combout )))

	.dataa(\inst9|inst42|inst5[24]~62_combout ),
	.datab(\inst9|inst42|inst5[24]~63_combout ),
	.datac(\inst9|inst42|inst5[31]~26_combout ),
	.datad(\inst9|inst42|inst5[24]~61_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[24]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[24]~64 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[24]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N15
cycloneii_lcell_ff \inst7|inst1|inst23|inst28 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [24]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst23|inst28~regout ));

// Location: LCCOMB_X32_Y8_N14
cycloneii_lcell_comb \inst9|inst42|inst5[24]~65 (
// Equation(s):
// \inst9|inst42|inst5[24]~65_combout  = (\inst9|inst42|inst5[24]~64_combout  & ((\inst7|inst1|inst23|inst28~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[24]~64_combout ),
	.datac(\inst7|inst1|inst23|inst28~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[24]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[24]~65 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[24]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N9
cycloneii_lcell_ff \inst4|inst1|inst22|inst (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst22|inst~regout ));

// Location: LCCOMB_X33_Y8_N8
cycloneii_lcell_comb \inst9|inst42|inst5[23]~67 (
// Equation(s):
// \inst9|inst42|inst5[23]~67_combout  = (\inst3|inst1|inst22|inst~regout  & (((\inst4|inst1|inst22|inst~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst22|inst~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst22|inst~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst22|inst~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst22|inst~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[23]~67 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N11
cycloneii_lcell_ff \inst2|inst1|inst22|inst (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst22|inst~regout ));

// Location: LCCOMB_X33_Y8_N10
cycloneii_lcell_comb \inst9|inst42|inst5[23]~66 (
// Equation(s):
// \inst9|inst42|inst5[23]~66_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst22|inst~regout  & ((\inst1|inst1|inst22|inst~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & ((\inst1|inst1|inst22|inst~regout ) # 
// ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst22|inst~regout ),
	.datac(\inst2|inst1|inst22|inst~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[23]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[23]~66 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[23]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N18
cycloneii_lcell_comb \inst9|inst42|inst5[23]~69 (
// Equation(s):
// \inst9|inst42|inst5[23]~69_combout  = (\inst9|inst42|inst5[23]~68_combout  & (\inst9|inst42|inst5[23]~67_combout  & (\inst9|inst42|inst5[31]~26_combout  & \inst9|inst42|inst5[23]~66_combout )))

	.dataa(\inst9|inst42|inst5[23]~68_combout ),
	.datab(\inst9|inst42|inst5[23]~67_combout ),
	.datac(\inst9|inst42|inst5[31]~26_combout ),
	.datad(\inst9|inst42|inst5[23]~66_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[23]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[23]~69 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[23]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N9
cycloneii_lcell_ff \inst7|inst1|inst22|inst (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [23]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst22|inst~regout ));

// Location: LCCOMB_X32_Y8_N8
cycloneii_lcell_comb \inst9|inst42|inst5[23]~70 (
// Equation(s):
// \inst9|inst42|inst5[23]~70_combout  = (\inst9|inst42|inst5[23]~69_combout  & ((\inst7|inst1|inst22|inst~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[23]~69_combout ),
	.datac(\inst7|inst1|inst22|inst~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[23]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[23]~70 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[23]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
cycloneii_lcell_comb \inst5|inst1|inst22|inst5~feeder (
// Equation(s):
// \inst5|inst1|inst22|inst5~feeder_combout  = \IN_C~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [22]),
	.cin(gnd),
	.combout(\inst5|inst1|inst22|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst22|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst22|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N3
cycloneii_lcell_ff \inst5|inst1|inst22|inst5 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst22|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst22|inst5~regout ));

// Location: LCFF_X32_Y9_N1
cycloneii_lcell_ff \inst6|inst1|inst22|inst5 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst22|inst5~regout ));

// Location: LCCOMB_X32_Y9_N0
cycloneii_lcell_comb \inst9|inst42|inst5[22]~73 (
// Equation(s):
// \inst9|inst42|inst5[22]~73_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst22|inst5~regout  & ((\inst6|inst1|inst22|inst5~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst22|inst5~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst22|inst5~regout ),
	.datac(\inst6|inst1|inst22|inst5~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[22]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[22]~73 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[22]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N5
cycloneii_lcell_ff \inst2|inst1|inst22|inst5 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst22|inst5~regout ));

// Location: LCCOMB_X33_Y8_N4
cycloneii_lcell_comb \inst9|inst42|inst5[22]~71 (
// Equation(s):
// \inst9|inst42|inst5[22]~71_combout  = (\inst1|inst1|inst22|inst5~regout  & (((\inst2|inst1|inst22|inst5~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst1|inst1|inst22|inst5~regout  & (!\inst10|inst|inst2~0_combout  & 
// ((\inst2|inst1|inst22|inst5~regout ) # (!\inst10|inst|inst3~0_combout ))))

	.dataa(\inst1|inst1|inst22|inst5~regout ),
	.datab(\inst10|inst|inst2~0_combout ),
	.datac(\inst2|inst1|inst22|inst5~regout ),
	.datad(\inst10|inst|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[22]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[22]~71 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[22]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N29
cycloneii_lcell_ff \inst4|inst1|inst22|inst5 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst22|inst5~regout ));

// Location: LCCOMB_X33_Y8_N28
cycloneii_lcell_comb \inst9|inst42|inst5[22]~72 (
// Equation(s):
// \inst9|inst42|inst5[22]~72_combout  = (\inst3|inst1|inst22|inst5~regout  & (((\inst4|inst1|inst22|inst5~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst22|inst5~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst22|inst5~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst22|inst5~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst22|inst5~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[22]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[22]~72 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[22]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N6
cycloneii_lcell_comb \inst9|inst42|inst5[22]~74 (
// Equation(s):
// \inst9|inst42|inst5[22]~74_combout  = (\inst9|inst42|inst5[31]~26_combout  & (\inst9|inst42|inst5[22]~73_combout  & (\inst9|inst42|inst5[22]~71_combout  & \inst9|inst42|inst5[22]~72_combout )))

	.dataa(\inst9|inst42|inst5[31]~26_combout ),
	.datab(\inst9|inst42|inst5[22]~73_combout ),
	.datac(\inst9|inst42|inst5[22]~71_combout ),
	.datad(\inst9|inst42|inst5[22]~72_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[22]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[22]~74 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[22]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N3
cycloneii_lcell_ff \inst7|inst1|inst22|inst5 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [22]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst22|inst5~regout ));

// Location: LCCOMB_X32_Y8_N2
cycloneii_lcell_comb \inst9|inst42|inst5[22]~75 (
// Equation(s):
// \inst9|inst42|inst5[22]~75_combout  = (\inst9|inst42|inst5[22]~74_combout  & ((\inst7|inst1|inst22|inst5~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(\inst9|inst42|inst5[22]~74_combout ),
	.datab(vcc),
	.datac(\inst7|inst1|inst22|inst5~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[22]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[22]~75 .lut_mask = 16'hA0AA;
defparam \inst9|inst42|inst5[22]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N19
cycloneii_lcell_ff \inst4|inst1|inst22|inst8 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst22|inst8~regout ));

// Location: LCCOMB_X30_Y10_N18
cycloneii_lcell_comb \inst9|inst42|inst5[21]~77 (
// Equation(s):
// \inst9|inst42|inst5[21]~77_combout  = (\inst3|inst1|inst22|inst8~regout  & (((\inst4|inst1|inst22|inst8~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst22|inst8~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst22|inst8~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst22|inst8~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst22|inst8~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[21]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[21]~77 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[21]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y11_N19
cycloneii_lcell_ff \inst5|inst1|inst22|inst8 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst22|inst8~regout ));

// Location: LCFF_X33_Y10_N29
cycloneii_lcell_ff \inst6|inst1|inst22|inst8 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst22|inst8~regout ));

// Location: LCCOMB_X33_Y10_N28
cycloneii_lcell_comb \inst9|inst42|inst5[21]~78 (
// Equation(s):
// \inst9|inst42|inst5[21]~78_combout  = (\inst10|inst3|inst6~0_combout  & (\inst6|inst1|inst22|inst8~regout  & ((\inst5|inst1|inst22|inst8~regout ) # (!\inst10|inst3|inst5~0_combout )))) # (!\inst10|inst3|inst6~0_combout  & 
// ((\inst5|inst1|inst22|inst8~regout ) # ((!\inst10|inst3|inst5~0_combout ))))

	.dataa(\inst10|inst3|inst6~0_combout ),
	.datab(\inst5|inst1|inst22|inst8~regout ),
	.datac(\inst6|inst1|inst22|inst8~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[21]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[21]~78 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[21]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N30
cycloneii_lcell_comb \inst9|inst42|inst5[21]~79 (
// Equation(s):
// \inst9|inst42|inst5[21]~79_combout  = (\inst9|inst42|inst5[21]~76_combout  & (\inst9|inst42|inst5[21]~77_combout  & (\inst9|inst42|inst5[31]~26_combout  & \inst9|inst42|inst5[21]~78_combout )))

	.dataa(\inst9|inst42|inst5[21]~76_combout ),
	.datab(\inst9|inst42|inst5[21]~77_combout ),
	.datac(\inst9|inst42|inst5[31]~26_combout ),
	.datad(\inst9|inst42|inst5[21]~78_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[21]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[21]~79 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[21]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y10_N9
cycloneii_lcell_ff \inst7|inst1|inst22|inst8 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst22|inst8~regout ));

// Location: LCCOMB_X33_Y10_N8
cycloneii_lcell_comb \inst9|inst42|inst5[21]~80 (
// Equation(s):
// \inst9|inst42|inst5[21]~80_combout  = (\inst9|inst42|inst5[21]~79_combout  & ((\inst7|inst1|inst22|inst8~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[21]~79_combout ),
	.datac(\inst7|inst1|inst22|inst8~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[21]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[21]~80 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[21]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N23
cycloneii_lcell_ff \inst2|inst1|inst22|inst12 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst22|inst12~regout ));

// Location: LCCOMB_X33_Y8_N22
cycloneii_lcell_comb \inst9|inst42|inst5[20]~81 (
// Equation(s):
// \inst9|inst42|inst5[20]~81_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst22|inst12~regout  & ((\inst1|inst1|inst22|inst12~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// ((\inst1|inst1|inst22|inst12~regout ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst22|inst12~regout ),
	.datac(\inst2|inst1|inst22|inst12~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[20]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[20]~81 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[20]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N15
cycloneii_lcell_ff \inst5|inst1|inst22|inst12 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst22|inst12~regout ));

// Location: LCFF_X32_Y9_N5
cycloneii_lcell_ff \inst6|inst1|inst22|inst12 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst22|inst12~regout ));

// Location: LCCOMB_X32_Y9_N4
cycloneii_lcell_comb \inst9|inst42|inst5[20]~83 (
// Equation(s):
// \inst9|inst42|inst5[20]~83_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst22|inst12~regout  & ((\inst6|inst1|inst22|inst12~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst22|inst12~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst22|inst12~regout ),
	.datac(\inst6|inst1|inst22|inst12~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[20]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[20]~83 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[20]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N2
cycloneii_lcell_comb \inst9|inst42|inst5[20]~84 (
// Equation(s):
// \inst9|inst42|inst5[20]~84_combout  = (\inst9|inst42|inst5[20]~82_combout  & (\inst9|inst42|inst5[20]~81_combout  & (\inst9|inst42|inst5[31]~26_combout  & \inst9|inst42|inst5[20]~83_combout )))

	.dataa(\inst9|inst42|inst5[20]~82_combout ),
	.datab(\inst9|inst42|inst5[20]~81_combout ),
	.datac(\inst9|inst42|inst5[31]~26_combout ),
	.datad(\inst9|inst42|inst5[20]~83_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[20]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[20]~84 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[20]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N21
cycloneii_lcell_ff \inst7|inst1|inst22|inst12 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst22|inst12~regout ));

// Location: LCCOMB_X32_Y8_N20
cycloneii_lcell_comb \inst9|inst42|inst5[20]~85 (
// Equation(s):
// \inst9|inst42|inst5[20]~85_combout  = (\inst9|inst42|inst5[20]~84_combout  & ((\inst7|inst1|inst22|inst12~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(\inst9|inst42|inst5[20]~84_combout ),
	.datab(vcc),
	.datac(\inst7|inst1|inst22|inst12~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[20]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[20]~85 .lut_mask = 16'hA0AA;
defparam \inst9|inst42|inst5[20]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N13
cycloneii_lcell_ff \inst2|inst1|inst22|inst16 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst22|inst16~regout ));

// Location: LCCOMB_X32_Y10_N12
cycloneii_lcell_comb \inst9|inst42|inst5[19]~86 (
// Equation(s):
// \inst9|inst42|inst5[19]~86_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst22|inst16~regout  & ((\inst1|inst1|inst22|inst16~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// ((\inst1|inst1|inst22|inst16~regout ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst22|inst16~regout ),
	.datac(\inst2|inst1|inst22|inst16~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[19]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[19]~86 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[19]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N21
cycloneii_lcell_ff \inst4|inst1|inst22|inst16 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst22|inst16~regout ));

// Location: LCCOMB_X30_Y8_N2
cycloneii_lcell_comb \inst3|inst1|inst22|inst16~feeder (
// Equation(s):
// \inst3|inst1|inst22|inst16~feeder_combout  = \IN_C~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [19]),
	.cin(gnd),
	.combout(\inst3|inst1|inst22|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst22|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst3|inst1|inst22|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y8_N3
cycloneii_lcell_ff \inst3|inst1|inst22|inst16 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst22|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst22|inst16~regout ));

// Location: LCCOMB_X30_Y10_N20
cycloneii_lcell_comb \inst9|inst42|inst5[19]~87 (
// Equation(s):
// \inst9|inst42|inst5[19]~87_combout  = (\inst10|inst3|inst3~0_combout  & (\inst4|inst1|inst22|inst16~regout  & ((\inst3|inst1|inst22|inst16~regout ) # (!\inst10|inst3|inst2~0_combout )))) # (!\inst10|inst3|inst3~0_combout  & 
// (((\inst3|inst1|inst22|inst16~regout )) # (!\inst10|inst3|inst2~0_combout )))

	.dataa(\inst10|inst3|inst3~0_combout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst22|inst16~regout ),
	.datad(\inst3|inst1|inst22|inst16~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[19]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[19]~87 .lut_mask = 16'hF531;
defparam \inst9|inst42|inst5[19]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N30
cycloneii_lcell_comb \inst9|inst42|inst5[19]~89 (
// Equation(s):
// \inst9|inst42|inst5[19]~89_combout  = (\inst9|inst42|inst5[19]~88_combout  & (\inst9|inst42|inst5[19]~86_combout  & (\inst9|inst42|inst5[19]~87_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[19]~88_combout ),
	.datab(\inst9|inst42|inst5[19]~86_combout ),
	.datac(\inst9|inst42|inst5[19]~87_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[19]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[19]~89 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[19]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N1
cycloneii_lcell_ff \inst7|inst1|inst22|inst16 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst22|inst16~regout ));

// Location: LCCOMB_X32_Y8_N0
cycloneii_lcell_comb \inst9|inst42|inst5[19]~90 (
// Equation(s):
// \inst9|inst42|inst5[19]~90_combout  = (\inst9|inst42|inst5[19]~89_combout  & ((\inst7|inst1|inst22|inst16~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[19]~89_combout ),
	.datac(\inst7|inst1|inst22|inst16~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[19]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[19]~90 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[19]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N23
cycloneii_lcell_ff \inst5|inst1|inst22|inst20 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst22|inst20~regout ));

// Location: LCFF_X32_Y9_N29
cycloneii_lcell_ff \inst6|inst1|inst22|inst20 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst22|inst20~regout ));

// Location: LCCOMB_X32_Y9_N28
cycloneii_lcell_comb \inst9|inst42|inst5[18]~93 (
// Equation(s):
// \inst9|inst42|inst5[18]~93_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst22|inst20~regout  & ((\inst6|inst1|inst22|inst20~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst22|inst20~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst22|inst20~regout ),
	.datac(\inst6|inst1|inst22|inst20~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[18]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[18]~93 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[18]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N7
cycloneii_lcell_ff \inst2|inst1|inst22|inst20 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst22|inst20~regout ));

// Location: LCCOMB_X32_Y10_N6
cycloneii_lcell_comb \inst9|inst42|inst5[18]~91 (
// Equation(s):
// \inst9|inst42|inst5[18]~91_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst22|inst20~regout  & ((\inst1|inst1|inst22|inst20~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// ((\inst1|inst1|inst22|inst20~regout ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst22|inst20~regout ),
	.datac(\inst2|inst1|inst22|inst20~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[18]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[18]~91 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[18]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y8_N26
cycloneii_lcell_comb \inst9|inst42|inst5[18]~94 (
// Equation(s):
// \inst9|inst42|inst5[18]~94_combout  = (\inst9|inst42|inst5[18]~92_combout  & (\inst9|inst42|inst5[18]~93_combout  & (\inst9|inst42|inst5[18]~91_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[18]~92_combout ),
	.datab(\inst9|inst42|inst5[18]~93_combout ),
	.datac(\inst9|inst42|inst5[18]~91_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[18]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[18]~94 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[18]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N29
cycloneii_lcell_ff \inst7|inst1|inst22|inst20 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst22|inst20~regout ));

// Location: LCCOMB_X32_Y8_N28
cycloneii_lcell_comb \inst9|inst42|inst5[18]~95 (
// Equation(s):
// \inst9|inst42|inst5[18]~95_combout  = (\inst9|inst42|inst5[18]~94_combout  & ((\inst7|inst1|inst22|inst20~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[18]~94_combout ),
	.datac(\inst7|inst1|inst22|inst20~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[18]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[18]~95 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[18]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N21
cycloneii_lcell_ff \inst4|inst1|inst22|inst24 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst22|inst24~regout ));

// Location: LCCOMB_X33_Y8_N20
cycloneii_lcell_comb \inst9|inst42|inst5[17]~97 (
// Equation(s):
// \inst9|inst42|inst5[17]~97_combout  = (\inst3|inst1|inst22|inst24~regout  & (((\inst4|inst1|inst22|inst24~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst22|inst24~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst22|inst24~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst22|inst24~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst22|inst24~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[17]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[17]~97 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[17]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N25
cycloneii_lcell_ff \inst2|inst1|inst22|inst24 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst22|inst24~regout ));

// Location: LCCOMB_X33_Y8_N24
cycloneii_lcell_comb \inst9|inst42|inst5[17]~96 (
// Equation(s):
// \inst9|inst42|inst5[17]~96_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst22|inst24~regout  & ((\inst1|inst1|inst22|inst24~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// (((\inst1|inst1|inst22|inst24~regout )) # (!\inst10|inst|inst2~0_combout )))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst10|inst|inst2~0_combout ),
	.datac(\inst2|inst1|inst22|inst24~regout ),
	.datad(\inst1|inst1|inst22|inst24~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[17]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[17]~96 .lut_mask = 16'hF531;
defparam \inst9|inst42|inst5[17]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneii_lcell_comb \inst5|inst1|inst22|inst24~feeder (
// Equation(s):
// \inst5|inst1|inst22|inst24~feeder_combout  = \IN_C~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [17]),
	.cin(gnd),
	.combout(\inst5|inst1|inst22|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst22|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst22|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N19
cycloneii_lcell_ff \inst5|inst1|inst22|inst24 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst22|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst22|inst24~regout ));

// Location: LCFF_X32_Y9_N9
cycloneii_lcell_ff \inst6|inst1|inst22|inst24 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst22|inst24~regout ));

// Location: LCCOMB_X32_Y9_N8
cycloneii_lcell_comb \inst9|inst42|inst5[17]~98 (
// Equation(s):
// \inst9|inst42|inst5[17]~98_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst22|inst24~regout  & ((\inst6|inst1|inst22|inst24~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst22|inst24~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst22|inst24~regout ),
	.datac(\inst6|inst1|inst22|inst24~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[17]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[17]~98 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[17]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N14
cycloneii_lcell_comb \inst9|inst42|inst5[17]~99 (
// Equation(s):
// \inst9|inst42|inst5[17]~99_combout  = (\inst9|inst42|inst5[31]~26_combout  & (\inst9|inst42|inst5[17]~97_combout  & (\inst9|inst42|inst5[17]~96_combout  & \inst9|inst42|inst5[17]~98_combout )))

	.dataa(\inst9|inst42|inst5[31]~26_combout ),
	.datab(\inst9|inst42|inst5[17]~97_combout ),
	.datac(\inst9|inst42|inst5[17]~96_combout ),
	.datad(\inst9|inst42|inst5[17]~98_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[17]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[17]~99 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[17]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y8_N7
cycloneii_lcell_ff \inst7|inst1|inst22|inst24 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst22|inst24~regout ));

// Location: LCCOMB_X32_Y8_N6
cycloneii_lcell_comb \inst9|inst42|inst5[17]~100 (
// Equation(s):
// \inst9|inst42|inst5[17]~100_combout  = (\inst9|inst42|inst5[17]~99_combout  & ((\inst7|inst1|inst22|inst24~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[17]~99_combout ),
	.datac(\inst7|inst1|inst22|inst24~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[17]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[17]~100 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[17]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N9
cycloneii_lcell_ff \inst2|inst1|inst22|inst28 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst22|inst28~regout ));

// Location: LCCOMB_X32_Y10_N8
cycloneii_lcell_comb \inst9|inst42|inst5[16]~101 (
// Equation(s):
// \inst9|inst42|inst5[16]~101_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst22|inst28~regout  & ((\inst1|inst1|inst22|inst28~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// ((\inst1|inst1|inst22|inst28~regout ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst22|inst28~regout ),
	.datac(\inst2|inst1|inst22|inst28~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[16]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[16]~101 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[16]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneii_lcell_comb \inst5|inst1|inst22|inst28~feeder (
// Equation(s):
// \inst5|inst1|inst22|inst28~feeder_combout  = \IN_C~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [16]),
	.cin(gnd),
	.combout(\inst5|inst1|inst22|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst22|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst22|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y9_N31
cycloneii_lcell_ff \inst5|inst1|inst22|inst28 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst22|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst22|inst28~regout ));

// Location: LCFF_X32_Y9_N13
cycloneii_lcell_ff \inst6|inst1|inst22|inst28 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst22|inst28~regout ));

// Location: LCCOMB_X32_Y9_N12
cycloneii_lcell_comb \inst9|inst42|inst5[16]~103 (
// Equation(s):
// \inst9|inst42|inst5[16]~103_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst22|inst28~regout  & ((\inst6|inst1|inst22|inst28~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst22|inst28~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst22|inst28~regout ),
	.datac(\inst6|inst1|inst22|inst28~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[16]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[16]~103 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[16]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N20
cycloneii_lcell_comb \inst9|inst42|inst5[16]~104 (
// Equation(s):
// \inst9|inst42|inst5[16]~104_combout  = (\inst9|inst42|inst5[16]~102_combout  & (\inst9|inst42|inst5[16]~101_combout  & (\inst9|inst42|inst5[16]~103_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[16]~102_combout ),
	.datab(\inst9|inst42|inst5[16]~101_combout ),
	.datac(\inst9|inst42|inst5[16]~103_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[16]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[16]~104 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[16]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N7
cycloneii_lcell_ff \inst7|inst1|inst22|inst28 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst22|inst28~regout ));

// Location: LCCOMB_X31_Y10_N6
cycloneii_lcell_comb \inst9|inst42|inst5[16]~105 (
// Equation(s):
// \inst9|inst42|inst5[16]~105_combout  = (\inst9|inst42|inst5[16]~104_combout  & ((\inst7|inst1|inst22|inst28~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(\inst9|inst42|inst5[16]~104_combout ),
	.datab(vcc),
	.datac(\inst7|inst1|inst22|inst28~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[16]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[16]~105 .lut_mask = 16'hA0AA;
defparam \inst9|inst42|inst5[16]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneii_lcell_comb \inst5|inst1|inst20|inst~feeder (
// Equation(s):
// \inst5|inst1|inst20|inst~feeder_combout  = \IN_C~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [15]),
	.cin(gnd),
	.combout(\inst5|inst1|inst20|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst20|inst~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst20|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N27
cycloneii_lcell_ff \inst5|inst1|inst20|inst (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst20|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst20|inst~regout ));

// Location: LCFF_X31_Y9_N1
cycloneii_lcell_ff \inst6|inst1|inst20|inst (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [15]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst20|inst~regout ));

// Location: LCCOMB_X31_Y9_N0
cycloneii_lcell_comb \inst9|inst42|inst5[15]~108 (
// Equation(s):
// \inst9|inst42|inst5[15]~108_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst20|inst~regout  & ((\inst6|inst1|inst20|inst~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & (((\inst6|inst1|inst20|inst~regout 
// ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst20|inst~regout ),
	.datac(\inst6|inst1|inst20|inst~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[15]~108 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N11
cycloneii_lcell_ff \inst2|inst1|inst20|inst (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [15]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst20|inst~regout ));

// Location: LCCOMB_X32_Y10_N10
cycloneii_lcell_comb \inst9|inst42|inst5[15]~106 (
// Equation(s):
// \inst9|inst42|inst5[15]~106_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst20|inst~regout  & ((\inst1|inst1|inst20|inst~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & ((\inst1|inst1|inst20|inst~regout ) # 
// ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst20|inst~regout ),
	.datac(\inst2|inst1|inst20|inst~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[15]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[15]~106 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[15]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N16
cycloneii_lcell_comb \inst9|inst42|inst5[15]~109 (
// Equation(s):
// \inst9|inst42|inst5[15]~109_combout  = (\inst9|inst42|inst5[15]~107_combout  & (\inst9|inst42|inst5[15]~108_combout  & (\inst9|inst42|inst5[15]~106_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[15]~107_combout ),
	.datab(\inst9|inst42|inst5[15]~108_combout ),
	.datac(\inst9|inst42|inst5[15]~106_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[15]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[15]~109 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[15]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N27
cycloneii_lcell_ff \inst7|inst1|inst20|inst (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [15]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst20|inst~regout ));

// Location: LCCOMB_X31_Y10_N26
cycloneii_lcell_comb \inst9|inst42|inst5[15]~110 (
// Equation(s):
// \inst9|inst42|inst5[15]~110_combout  = (\inst9|inst42|inst5[15]~109_combout  & ((\inst7|inst1|inst20|inst~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(\inst9|inst42|inst5[15]~109_combout ),
	.datab(vcc),
	.datac(\inst7|inst1|inst20|inst~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[15]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[15]~110 .lut_mask = 16'hA0AA;
defparam \inst9|inst42|inst5[15]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneii_lcell_comb \inst5|inst1|inst20|inst5~feeder (
// Equation(s):
// \inst5|inst1|inst20|inst5~feeder_combout  = \IN_C~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [14]),
	.cin(gnd),
	.combout(\inst5|inst1|inst20|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst20|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst20|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N31
cycloneii_lcell_ff \inst5|inst1|inst20|inst5 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst20|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst20|inst5~regout ));

// Location: LCFF_X31_Y9_N21
cycloneii_lcell_ff \inst6|inst1|inst20|inst5 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst20|inst5~regout ));

// Location: LCCOMB_X31_Y9_N20
cycloneii_lcell_comb \inst9|inst42|inst5[14]~113 (
// Equation(s):
// \inst9|inst42|inst5[14]~113_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst20|inst5~regout  & ((\inst6|inst1|inst20|inst5~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst20|inst5~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst20|inst5~regout ),
	.datac(\inst6|inst1|inst20|inst5~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[14]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[14]~113 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[14]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N1
cycloneii_lcell_ff \inst4|inst1|inst20|inst5 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst20|inst5~regout ));

// Location: LCCOMB_X30_Y10_N0
cycloneii_lcell_comb \inst9|inst42|inst5[14]~112 (
// Equation(s):
// \inst9|inst42|inst5[14]~112_combout  = (\inst3|inst1|inst20|inst5~regout  & (((\inst4|inst1|inst20|inst5~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst20|inst5~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst20|inst5~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst20|inst5~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst20|inst5~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[14]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[14]~112 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[14]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N4
cycloneii_lcell_comb \inst9|inst42|inst5[14]~114 (
// Equation(s):
// \inst9|inst42|inst5[14]~114_combout  = (\inst9|inst42|inst5[14]~111_combout  & (\inst9|inst42|inst5[14]~113_combout  & (\inst9|inst42|inst5[14]~112_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[14]~111_combout ),
	.datab(\inst9|inst42|inst5[14]~113_combout ),
	.datac(\inst9|inst42|inst5[14]~112_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[14]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[14]~114 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[14]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N23
cycloneii_lcell_ff \inst7|inst1|inst20|inst5 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst20|inst5~regout ));

// Location: LCCOMB_X31_Y10_N22
cycloneii_lcell_comb \inst9|inst42|inst5[14]~115 (
// Equation(s):
// \inst9|inst42|inst5[14]~115_combout  = (\inst9|inst42|inst5[14]~114_combout  & ((\inst7|inst1|inst20|inst5~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[14]~114_combout ),
	.datac(\inst7|inst1|inst20|inst5~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[14]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[14]~115 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[14]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[13]));
// synopsys translate_off
defparam \IN_C[13]~I .input_async_reset = "none";
defparam \IN_C[13]~I .input_power_up = "low";
defparam \IN_C[13]~I .input_register_mode = "none";
defparam \IN_C[13]~I .input_sync_reset = "none";
defparam \IN_C[13]~I .oe_async_reset = "none";
defparam \IN_C[13]~I .oe_power_up = "low";
defparam \IN_C[13]~I .oe_register_mode = "none";
defparam \IN_C[13]~I .oe_sync_reset = "none";
defparam \IN_C[13]~I .operation_mode = "input";
defparam \IN_C[13]~I .output_async_reset = "none";
defparam \IN_C[13]~I .output_power_up = "low";
defparam \IN_C[13]~I .output_register_mode = "none";
defparam \IN_C[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X32_Y10_N31
cycloneii_lcell_ff \inst2|inst1|inst20|inst8 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [13]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst20|inst8~regout ));

// Location: LCCOMB_X32_Y10_N30
cycloneii_lcell_comb \inst9|inst42|inst5[13]~116 (
// Equation(s):
// \inst9|inst42|inst5[13]~116_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst20|inst8~regout  & ((\inst1|inst1|inst20|inst8~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & ((\inst1|inst1|inst20|inst8~regout 
// ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst20|inst8~regout ),
	.datac(\inst2|inst1|inst20|inst8~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[13]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[13]~116 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[13]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N17
cycloneii_lcell_ff \inst6|inst1|inst20|inst8 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [13]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst20|inst8~regout ));

// Location: LCCOMB_X31_Y9_N16
cycloneii_lcell_comb \inst9|inst42|inst5[13]~118 (
// Equation(s):
// \inst9|inst42|inst5[13]~118_combout  = (\inst5|inst1|inst20|inst8~regout  & (((\inst6|inst1|inst20|inst8~regout )) # (!\inst10|inst3|inst6~0_combout ))) # (!\inst5|inst1|inst20|inst8~regout  & (!\inst10|inst3|inst5~0_combout  & 
// ((\inst6|inst1|inst20|inst8~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst5|inst1|inst20|inst8~regout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst20|inst8~regout ),
	.datad(\inst10|inst3|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[13]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[13]~118 .lut_mask = 16'hA2F3;
defparam \inst9|inst42|inst5[13]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N24
cycloneii_lcell_comb \inst9|inst42|inst5[13]~119 (
// Equation(s):
// \inst9|inst42|inst5[13]~119_combout  = (\inst9|inst42|inst5[13]~117_combout  & (\inst9|inst42|inst5[13]~116_combout  & (\inst9|inst42|inst5[13]~118_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[13]~117_combout ),
	.datab(\inst9|inst42|inst5[13]~116_combout ),
	.datac(\inst9|inst42|inst5[13]~118_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[13]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[13]~119 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[13]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N19
cycloneii_lcell_ff \inst7|inst1|inst20|inst8 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [13]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst20|inst8~regout ));

// Location: LCCOMB_X31_Y10_N18
cycloneii_lcell_comb \inst9|inst42|inst5[13]~120 (
// Equation(s):
// \inst9|inst42|inst5[13]~120_combout  = (\inst9|inst42|inst5[13]~119_combout  & ((\inst7|inst1|inst20|inst8~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(\inst9|inst42|inst5[13]~119_combout ),
	.datab(vcc),
	.datac(\inst7|inst1|inst20|inst8~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[13]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[13]~120 .lut_mask = 16'hA0AA;
defparam \inst9|inst42|inst5[13]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N25
cycloneii_lcell_ff \inst2|inst1|inst20|inst12 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst20|inst12~regout ));

// Location: LCCOMB_X32_Y10_N24
cycloneii_lcell_comb \inst9|inst42|inst5[12]~121 (
// Equation(s):
// \inst9|inst42|inst5[12]~121_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst20|inst12~regout  & ((\inst1|inst1|inst20|inst12~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// ((\inst1|inst1|inst20|inst12~regout ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst20|inst12~regout ),
	.datac(\inst2|inst1|inst20|inst12~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[12]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[12]~121 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[12]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
cycloneii_lcell_comb \inst5|inst1|inst20|inst12~feeder (
// Equation(s):
// \inst5|inst1|inst20|inst12~feeder_combout  = \IN_C~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [12]),
	.cin(gnd),
	.combout(\inst5|inst1|inst20|inst12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst20|inst12~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst20|inst12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N23
cycloneii_lcell_ff \inst5|inst1|inst20|inst12 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst20|inst12~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst20|inst12~regout ));

// Location: LCFF_X31_Y9_N13
cycloneii_lcell_ff \inst6|inst1|inst20|inst12 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst20|inst12~regout ));

// Location: LCCOMB_X31_Y9_N12
cycloneii_lcell_comb \inst9|inst42|inst5[12]~123 (
// Equation(s):
// \inst9|inst42|inst5[12]~123_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst20|inst12~regout  & ((\inst6|inst1|inst20|inst12~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst20|inst12~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst20|inst12~regout ),
	.datac(\inst6|inst1|inst20|inst12~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[12]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[12]~123 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[12]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N28
cycloneii_lcell_comb \inst9|inst42|inst5[12]~124 (
// Equation(s):
// \inst9|inst42|inst5[12]~124_combout  = (\inst9|inst42|inst5[12]~122_combout  & (\inst9|inst42|inst5[12]~121_combout  & (\inst9|inst42|inst5[12]~123_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[12]~122_combout ),
	.datab(\inst9|inst42|inst5[12]~121_combout ),
	.datac(\inst9|inst42|inst5[12]~123_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[12]~124 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N15
cycloneii_lcell_ff \inst7|inst1|inst20|inst12 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst20|inst12~regout ));

// Location: LCCOMB_X31_Y10_N14
cycloneii_lcell_comb \inst9|inst42|inst5[12]~125 (
// Equation(s):
// \inst9|inst42|inst5[12]~125_combout  = (\inst9|inst42|inst5[12]~124_combout  & ((\inst7|inst1|inst20|inst12~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[12]~124_combout ),
	.datac(\inst7|inst1|inst20|inst12~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[12]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[12]~125 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[12]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N19
cycloneii_lcell_ff \inst2|inst1|inst20|inst16 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst20|inst16~regout ));

// Location: LCCOMB_X32_Y10_N18
cycloneii_lcell_comb \inst9|inst42|inst5[11]~126 (
// Equation(s):
// \inst9|inst42|inst5[11]~126_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst20|inst16~regout  & ((\inst1|inst1|inst20|inst16~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// ((\inst1|inst1|inst20|inst16~regout ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst20|inst16~regout ),
	.datac(\inst2|inst1|inst20|inst16~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[11]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[11]~126 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[11]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N31
cycloneii_lcell_ff \inst4|inst1|inst20|inst16 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst20|inst16~regout ));

// Location: LCCOMB_X30_Y10_N30
cycloneii_lcell_comb \inst9|inst42|inst5[11]~127 (
// Equation(s):
// \inst9|inst42|inst5[11]~127_combout  = (\inst3|inst1|inst20|inst16~regout  & (((\inst4|inst1|inst20|inst16~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst20|inst16~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst20|inst16~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst20|inst16~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst20|inst16~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[11]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[11]~127 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[11]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N8
cycloneii_lcell_comb \inst9|inst42|inst5[11]~129 (
// Equation(s):
// \inst9|inst42|inst5[11]~129_combout  = (\inst9|inst42|inst5[11]~128_combout  & (\inst9|inst42|inst5[11]~126_combout  & (\inst9|inst42|inst5[11]~127_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[11]~128_combout ),
	.datab(\inst9|inst42|inst5[11]~126_combout ),
	.datac(\inst9|inst42|inst5[11]~127_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[11]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[11]~129 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[11]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N11
cycloneii_lcell_ff \inst7|inst1|inst20|inst16 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst20|inst16~regout ));

// Location: LCCOMB_X31_Y10_N10
cycloneii_lcell_comb \inst9|inst42|inst5[11]~130 (
// Equation(s):
// \inst9|inst42|inst5[11]~130_combout  = (\inst9|inst42|inst5[11]~129_combout  & ((\inst7|inst1|inst20|inst16~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[11]~129_combout ),
	.datac(\inst7|inst1|inst20|inst16~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[11]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[11]~130 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[11]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N29
cycloneii_lcell_ff \inst2|inst1|inst20|inst20 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst20|inst20~regout ));

// Location: LCCOMB_X32_Y10_N28
cycloneii_lcell_comb \inst9|inst42|inst5[10]~131 (
// Equation(s):
// \inst9|inst42|inst5[10]~131_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst20|inst20~regout  & ((\inst1|inst1|inst20|inst20~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & 
// ((\inst1|inst1|inst20|inst20~regout ) # ((!\inst10|inst|inst2~0_combout ))))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst1|inst1|inst20|inst20~regout ),
	.datac(\inst2|inst1|inst20|inst20~regout ),
	.datad(\inst10|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[10]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[10]~131 .lut_mask = 16'hC4F5;
defparam \inst9|inst42|inst5[10]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N25
cycloneii_lcell_ff \inst4|inst1|inst20|inst20 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst20|inst20~regout ));

// Location: LCCOMB_X30_Y10_N24
cycloneii_lcell_comb \inst9|inst42|inst5[10]~132 (
// Equation(s):
// \inst9|inst42|inst5[10]~132_combout  = (\inst3|inst1|inst20|inst20~regout  & (((\inst4|inst1|inst20|inst20~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst20|inst20~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst20|inst20~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst20|inst20~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst20|inst20~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[10]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[10]~132 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[10]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y10_N12
cycloneii_lcell_comb \inst9|inst42|inst5[10]~134 (
// Equation(s):
// \inst9|inst42|inst5[10]~134_combout  = (\inst9|inst42|inst5[10]~133_combout  & (\inst9|inst42|inst5[10]~131_combout  & (\inst9|inst42|inst5[10]~132_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[10]~133_combout ),
	.datab(\inst9|inst42|inst5[10]~131_combout ),
	.datac(\inst9|inst42|inst5[10]~132_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[10]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[10]~134 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[10]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y10_N31
cycloneii_lcell_ff \inst7|inst1|inst20|inst20 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst20|inst20~regout ));

// Location: LCCOMB_X31_Y10_N30
cycloneii_lcell_comb \inst9|inst42|inst5[10]~135 (
// Equation(s):
// \inst9|inst42|inst5[10]~135_combout  = (\inst9|inst42|inst5[10]~134_combout  & ((\inst7|inst1|inst20|inst20~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(\inst9|inst42|inst5[10]~134_combout ),
	.datab(vcc),
	.datac(\inst7|inst1|inst20|inst20~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[10]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[10]~135 .lut_mask = 16'hA0AA;
defparam \inst9|inst42|inst5[10]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N3
cycloneii_lcell_ff \inst4|inst1|inst20|inst24 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst20|inst24~regout ));

// Location: LCCOMB_X30_Y10_N2
cycloneii_lcell_comb \inst9|inst42|inst5[9]~137 (
// Equation(s):
// \inst9|inst42|inst5[9]~137_combout  = (\inst3|inst1|inst20|inst24~regout  & (((\inst4|inst1|inst20|inst24~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst3|inst1|inst20|inst24~regout  & (!\inst10|inst3|inst2~0_combout  & 
// ((\inst4|inst1|inst20|inst24~regout ) # (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst3|inst1|inst20|inst24~regout ),
	.datab(\inst10|inst3|inst2~0_combout ),
	.datac(\inst4|inst1|inst20|inst24~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[9]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[9]~137 .lut_mask = 16'hB0BB;
defparam \inst9|inst42|inst5[9]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N3
cycloneii_lcell_ff \inst5|inst1|inst20|inst24 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst20|inst24~regout ));

// Location: LCFF_X31_Y9_N9
cycloneii_lcell_ff \inst6|inst1|inst20|inst24 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst20|inst24~regout ));

// Location: LCCOMB_X31_Y9_N8
cycloneii_lcell_comb \inst9|inst42|inst5[9]~138 (
// Equation(s):
// \inst9|inst42|inst5[9]~138_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst20|inst24~regout  & ((\inst6|inst1|inst20|inst24~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst20|inst24~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst20|inst24~regout ),
	.datac(\inst6|inst1|inst20|inst24~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[9]~138 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneii_lcell_comb \inst9|inst42|inst5[9]~139 (
// Equation(s):
// \inst9|inst42|inst5[9]~139_combout  = (\inst9|inst42|inst5[9]~136_combout  & (\inst9|inst42|inst5[9]~137_combout  & (\inst9|inst42|inst5[9]~138_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[9]~136_combout ),
	.datab(\inst9|inst42|inst5[9]~137_combout ),
	.datac(\inst9|inst42|inst5[9]~138_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[9]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[9]~139 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[9]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N23
cycloneii_lcell_ff \inst7|inst1|inst20|inst24 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst20|inst24~regout ));

// Location: LCCOMB_X30_Y10_N22
cycloneii_lcell_comb \inst9|inst42|inst5[9]~140 (
// Equation(s):
// \inst9|inst42|inst5[9]~140_combout  = (\inst9|inst42|inst5[9]~139_combout  & ((\inst7|inst1|inst20|inst24~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(\inst9|inst42|inst5[9]~139_combout ),
	.datab(vcc),
	.datac(\inst7|inst1|inst20|inst24~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[9]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[9]~140 .lut_mask = 16'hA0AA;
defparam \inst9|inst42|inst5[9]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y7_N29
cycloneii_lcell_ff \inst2|inst1|inst20|inst28 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst20|inst28~regout ));

// Location: LCCOMB_X33_Y7_N28
cycloneii_lcell_comb \inst9|inst42|inst5[8]~141 (
// Equation(s):
// \inst9|inst42|inst5[8]~141_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst20|inst28~regout  & ((\inst2|inst1|inst20|inst28~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & 
// (((\inst2|inst1|inst20|inst28~regout )) # (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst20|inst28~regout ),
	.datad(\inst1|inst1|inst20|inst28~regout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[8]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[8]~141 .lut_mask = 16'hF351;
defparam \inst9|inst42|inst5[8]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneii_lcell_comb \inst5|inst1|inst20|inst28~feeder (
// Equation(s):
// \inst5|inst1|inst20|inst28~feeder_combout  = \IN_C~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [8]),
	.cin(gnd),
	.combout(\inst5|inst1|inst20|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst20|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst20|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y9_N15
cycloneii_lcell_ff \inst5|inst1|inst20|inst28 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst20|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst20|inst28~regout ));

// Location: LCFF_X31_Y9_N5
cycloneii_lcell_ff \inst6|inst1|inst20|inst28 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst20|inst28~regout ));

// Location: LCCOMB_X31_Y9_N4
cycloneii_lcell_comb \inst9|inst42|inst5[8]~143 (
// Equation(s):
// \inst9|inst42|inst5[8]~143_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst20|inst28~regout  & ((\inst6|inst1|inst20|inst28~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & 
// (((\inst6|inst1|inst20|inst28~regout ) # (!\inst10|inst3|inst6~0_combout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst20|inst28~regout ),
	.datac(\inst6|inst1|inst20|inst28~regout ),
	.datad(\inst10|inst3|inst6~0_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[8]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[8]~143 .lut_mask = 16'hD0DD;
defparam \inst9|inst42|inst5[8]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N10
cycloneii_lcell_comb \inst9|inst42|inst5[8]~144 (
// Equation(s):
// \inst9|inst42|inst5[8]~144_combout  = (\inst9|inst42|inst5[8]~142_combout  & (\inst9|inst42|inst5[8]~141_combout  & (\inst9|inst42|inst5[8]~143_combout  & \inst9|inst42|inst5[31]~26_combout )))

	.dataa(\inst9|inst42|inst5[8]~142_combout ),
	.datab(\inst9|inst42|inst5[8]~141_combout ),
	.datac(\inst9|inst42|inst5[8]~143_combout ),
	.datad(\inst9|inst42|inst5[31]~26_combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[8]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[8]~144 .lut_mask = 16'h8000;
defparam \inst9|inst42|inst5[8]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y10_N27
cycloneii_lcell_ff \inst7|inst1|inst20|inst28 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst20|inst28~regout ));

// Location: LCCOMB_X30_Y10_N26
cycloneii_lcell_comb \inst9|inst42|inst5[8]~145 (
// Equation(s):
// \inst9|inst42|inst5[8]~145_combout  = (\inst9|inst42|inst5[8]~144_combout  & ((\inst7|inst1|inst20|inst28~regout ) # (!\inst10|inst4|inst2~combout )))

	.dataa(vcc),
	.datab(\inst9|inst42|inst5[8]~144_combout ),
	.datac(\inst7|inst1|inst20|inst28~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst9|inst42|inst5[8]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst9|inst42|inst5[8]~145 .lut_mask = 16'hC0CC;
defparam \inst9|inst42|inst5[8]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N10
cycloneii_lcell_comb \inst5|inst1|inst|inst28~0 (
// Equation(s):
// \inst5|inst1|inst|inst28~0_combout  = !\IN_C~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [7]),
	.cin(gnd),
	.combout(\inst5|inst1|inst|inst28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst|inst28~0 .lut_mask = 16'h00FF;
defparam \inst5|inst1|inst|inst28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y9_N11
cycloneii_lcell_ff \inst5|inst1|inst|inst28 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst|inst28~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst|inst28~regout ));

// Location: LCCOMB_X35_Y6_N8
cycloneii_lcell_comb \inst4|inst1|inst|inst28~0 (
// Equation(s):
// \inst4|inst1|inst|inst28~0_combout  = !\IN_C~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [7]),
	.cin(gnd),
	.combout(\inst4|inst1|inst|inst28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|inst|inst28~0 .lut_mask = 16'h00FF;
defparam \inst4|inst1|inst|inst28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N9
cycloneii_lcell_ff \inst4|inst1|inst|inst28 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(\inst4|inst1|inst|inst28~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst|inst28~regout ));

// Location: LCCOMB_X35_Y6_N26
cycloneii_lcell_comb \inst1|inst1|inst5[7]~10 (
// Equation(s):
// \inst1|inst1|inst5[7]~10_combout  = (\inst10|inst3|inst5~0_combout  & (!\inst5|inst1|inst|inst28~regout  & ((!\inst10|inst3|inst3~0_combout ) # (!\inst4|inst1|inst|inst28~regout )))) # (!\inst10|inst3|inst5~0_combout  & (((!\inst10|inst3|inst3~0_combout ) 
// # (!\inst4|inst1|inst|inst28~regout ))))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst5|inst1|inst|inst28~regout ),
	.datac(\inst4|inst1|inst|inst28~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[7]~10 .lut_mask = 16'h0777;
defparam \inst1|inst1|inst5[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y10_N3
cycloneii_lcell_ff \inst6|inst1|inst|inst28 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [7]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst|inst28~regout ));

// Location: LCCOMB_X33_Y10_N12
cycloneii_lcell_comb \inst7|inst1|inst|inst28~feeder (
// Equation(s):
// \inst7|inst1|inst|inst28~feeder_combout  = \IN_C~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [7]),
	.cin(gnd),
	.combout(\inst7|inst1|inst|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|inst|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst1|inst|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y10_N13
cycloneii_lcell_ff \inst7|inst1|inst|inst28 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(\inst7|inst1|inst|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst|inst28~regout ));

// Location: LCCOMB_X33_Y10_N2
cycloneii_lcell_comb \inst1|inst1|inst5[7]~11 (
// Equation(s):
// \inst1|inst1|inst5[7]~11_combout  = (\inst10|inst3|inst6~0_combout  & (\inst6|inst1|inst|inst28~regout  & ((\inst7|inst1|inst|inst28~regout ) # (!\inst10|inst4|inst2~combout )))) # (!\inst10|inst3|inst6~0_combout  & (((\inst7|inst1|inst|inst28~regout )) # 
// (!\inst10|inst4|inst2~combout )))

	.dataa(\inst10|inst3|inst6~0_combout ),
	.datab(\inst10|inst4|inst2~combout ),
	.datac(\inst6|inst1|inst|inst28~regout ),
	.datad(\inst7|inst1|inst|inst28~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[7]~11 .lut_mask = 16'hF531;
defparam \inst1|inst1|inst5[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y8_N1
cycloneii_lcell_ff \inst2|inst1|inst|inst28 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [7]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst|inst28~regout ));

// Location: LCCOMB_X37_Y8_N2
cycloneii_lcell_comb \inst3|inst1|inst|inst28~0 (
// Equation(s):
// \inst3|inst1|inst|inst28~0_combout  = !\IN_C~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(\IN_C~combout [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|inst1|inst|inst28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst|inst28~0 .lut_mask = 16'h0F0F;
defparam \inst3|inst1|inst|inst28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y8_N3
cycloneii_lcell_ff \inst3|inst1|inst|inst28 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst|inst28~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst|inst28~regout ));

// Location: LCCOMB_X37_Y8_N0
cycloneii_lcell_comb \inst1|inst1|inst5[7]~9 (
// Equation(s):
// \inst1|inst1|inst5[7]~9_combout  = (\inst10|inst3|inst2~0_combout  & (!\inst3|inst1|inst|inst28~regout  & ((\inst2|inst1|inst|inst28~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst3|inst2~0_combout  & (((\inst2|inst1|inst|inst28~regout )) 
// # (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst3|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst|inst28~regout ),
	.datad(\inst3|inst1|inst|inst28~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[7]~9 .lut_mask = 16'h51F3;
defparam \inst1|inst1|inst5[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N20
cycloneii_lcell_comb \inst1|inst1|inst5[7]~12 (
// Equation(s):
// \inst1|inst1|inst5[7]~12_combout  = (\inst1|inst1|inst5[7]~8_combout  & (\inst1|inst1|inst5[7]~10_combout  & (\inst1|inst1|inst5[7]~11_combout  & \inst1|inst1|inst5[7]~9_combout )))

	.dataa(\inst1|inst1|inst5[7]~8_combout ),
	.datab(\inst1|inst1|inst5[7]~10_combout ),
	.datac(\inst1|inst1|inst5[7]~11_combout ),
	.datad(\inst1|inst1|inst5[7]~9_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[7]~12 .lut_mask = 16'h8000;
defparam \inst1|inst1|inst5[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N25
cycloneii_lcell_ff \inst9|inst42|inst|inst28 (
	.clk(\inst9|inst42|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [7]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst42|inst|inst28~regout ));

// Location: LCCOMB_X35_Y6_N12
cycloneii_lcell_comb \inst10|inst|inst5~0 (
// Equation(s):
// \inst10|inst|inst5~0_combout  = (!\MIR~combout [1] & (!\MIR~combout [2] & (\MIR~combout [3] & !\MIR~combout [0])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [2]),
	.datac(\MIR~combout [3]),
	.datad(\MIR~combout [0]),
	.cin(gnd),
	.combout(\inst10|inst|inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst10|inst|inst5~0 .lut_mask = 16'h0010;
defparam \inst10|inst|inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N24
cycloneii_lcell_comb \inst1|inst1|inst5[7]~13 (
// Equation(s):
// \inst1|inst1|inst5[7]~13_combout  = (\inst1|inst1|inst5[7]~12_combout  & ((\inst9|inst42|inst|inst28~regout ) # (!\inst10|inst|inst5~0_combout )))

	.dataa(\inst1|inst1|inst5[7]~12_combout ),
	.datab(vcc),
	.datac(\inst9|inst42|inst|inst28~regout ),
	.datad(\inst10|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[7]~13 .lut_mask = 16'hA0AA;
defparam \inst1|inst1|inst5[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[6]));
// synopsys translate_off
defparam \MBR_IN[6]~I .input_async_reset = "none";
defparam \MBR_IN[6]~I .input_power_up = "low";
defparam \MBR_IN[6]~I .input_register_mode = "none";
defparam \MBR_IN[6]~I .input_sync_reset = "none";
defparam \MBR_IN[6]~I .oe_async_reset = "none";
defparam \MBR_IN[6]~I .oe_power_up = "low";
defparam \MBR_IN[6]~I .oe_register_mode = "none";
defparam \MBR_IN[6]~I .oe_sync_reset = "none";
defparam \MBR_IN[6]~I .operation_mode = "input";
defparam \MBR_IN[6]~I .output_async_reset = "none";
defparam \MBR_IN[6]~I .output_power_up = "low";
defparam \MBR_IN[6]~I .output_register_mode = "none";
defparam \MBR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y6_N17
cycloneii_lcell_ff \inst9|inst1|inst|inst24 (
	.clk(\inst9|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst1|inst|inst24~regout ));

// Location: LCFF_X35_Y9_N17
cycloneii_lcell_ff \inst6|inst1|inst|inst24 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst|inst24~regout ));

// Location: LCFF_X35_Y9_N19
cycloneii_lcell_ff \inst5|inst1|inst|inst24 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst|inst24~regout ));

// Location: LCCOMB_X35_Y9_N16
cycloneii_lcell_comb \inst1|inst1|inst5[6]~16 (
// Equation(s):
// \inst1|inst1|inst5[6]~16_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst|inst24~regout  & ((\inst6|inst1|inst|inst24~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & (((\inst6|inst1|inst|inst24~regout )) 
// # (!\inst10|inst3|inst6~0_combout )))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst|inst24~regout ),
	.datad(\inst5|inst1|inst|inst24~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[6]~16 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N25
cycloneii_lcell_ff \inst2|inst1|inst|inst24 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst|inst24~regout ));

// Location: LCCOMB_X36_Y7_N24
cycloneii_lcell_comb \inst1|inst1|inst5[6]~14 (
// Equation(s):
// \inst1|inst1|inst5[6]~14_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst|inst24~regout  & ((\inst2|inst1|inst|inst24~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & (((\inst2|inst1|inst|inst24~regout )) # 
// (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst|inst24~regout ),
	.datad(\inst1|inst1|inst|inst24~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[6]~14 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N11
cycloneii_lcell_ff \inst9|inst42|inst|inst24 (
	.clk(\inst9|inst42|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [6]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst42|inst|inst24~regout ));

// Location: LCCOMB_X36_Y6_N28
cycloneii_lcell_comb \inst7|inst1|inst|inst24~feeder (
// Equation(s):
// \inst7|inst1|inst|inst24~feeder_combout  = \IN_C~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [6]),
	.cin(gnd),
	.combout(\inst7|inst1|inst|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|inst|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst1|inst|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N29
cycloneii_lcell_ff \inst7|inst1|inst|inst24 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(\inst7|inst1|inst|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst|inst24~regout ));

// Location: LCCOMB_X36_Y6_N10
cycloneii_lcell_comb \inst1|inst1|inst5[6]~17 (
// Equation(s):
// \inst1|inst1|inst5[6]~17_combout  = (\inst10|inst|inst5~0_combout  & (\inst9|inst42|inst|inst24~regout  & ((\inst7|inst1|inst|inst24~regout ) # (!\inst10|inst4|inst2~combout )))) # (!\inst10|inst|inst5~0_combout  & (((\inst7|inst1|inst|inst24~regout )) # 
// (!\inst10|inst4|inst2~combout )))

	.dataa(\inst10|inst|inst5~0_combout ),
	.datab(\inst10|inst4|inst2~combout ),
	.datac(\inst9|inst42|inst|inst24~regout ),
	.datad(\inst7|inst1|inst|inst24~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[6]~17 .lut_mask = 16'hF531;
defparam \inst1|inst1|inst5[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N6
cycloneii_lcell_comb \inst1|inst1|inst5[6]~18 (
// Equation(s):
// \inst1|inst1|inst5[6]~18_combout  = (\inst1|inst1|inst5[6]~15_combout  & (\inst1|inst1|inst5[6]~16_combout  & (\inst1|inst1|inst5[6]~14_combout  & \inst1|inst1|inst5[6]~17_combout )))

	.dataa(\inst1|inst1|inst5[6]~15_combout ),
	.datab(\inst1|inst1|inst5[6]~16_combout ),
	.datac(\inst1|inst1|inst5[6]~14_combout ),
	.datad(\inst1|inst1|inst5[6]~17_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[6]~18 .lut_mask = 16'h8000;
defparam \inst1|inst1|inst5[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N16
cycloneii_lcell_comb \inst1|inst1|inst5[6]~19 (
// Equation(s):
// \inst1|inst1|inst5[6]~19_combout  = (\inst1|inst1|inst5[6]~18_combout  & ((\inst9|inst1|inst|inst24~regout ) # (!\inst10|inst|inst6~0_combout )))

	.dataa(vcc),
	.datab(\inst10|inst|inst6~0_combout ),
	.datac(\inst9|inst1|inst|inst24~regout ),
	.datad(\inst1|inst1|inst5[6]~18_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[6]~19 .lut_mask = 16'hF300;
defparam \inst1|inst1|inst5[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N5
cycloneii_lcell_ff \inst6|inst1|inst|inst20 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst|inst20~regout ));

// Location: LCFF_X35_Y9_N23
cycloneii_lcell_ff \inst5|inst1|inst|inst20 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst|inst20~regout ));

// Location: LCCOMB_X35_Y9_N4
cycloneii_lcell_comb \inst1|inst1|inst5[5]~22 (
// Equation(s):
// \inst1|inst1|inst5[5]~22_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst|inst20~regout  & ((\inst6|inst1|inst|inst20~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & (((\inst6|inst1|inst|inst20~regout )) 
// # (!\inst10|inst3|inst6~0_combout )))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst|inst20~regout ),
	.datad(\inst5|inst1|inst|inst20~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[5]~22 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y8_N29
cycloneii_lcell_ff \inst4|inst1|inst|inst20 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst|inst20~regout ));

// Location: LCFF_X35_Y8_N31
cycloneii_lcell_ff \inst3|inst1|inst|inst20 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst|inst20~regout ));

// Location: LCCOMB_X35_Y8_N28
cycloneii_lcell_comb \inst1|inst1|inst5[5]~21 (
// Equation(s):
// \inst1|inst1|inst5[5]~21_combout  = (\inst10|inst3|inst2~0_combout  & (\inst3|inst1|inst|inst20~regout  & ((\inst4|inst1|inst|inst20~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst10|inst3|inst2~0_combout  & (((\inst4|inst1|inst|inst20~regout )) 
// # (!\inst10|inst3|inst3~0_combout )))

	.dataa(\inst10|inst3|inst2~0_combout ),
	.datab(\inst10|inst3|inst3~0_combout ),
	.datac(\inst4|inst1|inst|inst20~regout ),
	.datad(\inst3|inst1|inst|inst20~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[5]~21 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[5]));
// synopsys translate_off
defparam \MBR_IN[5]~I .input_async_reset = "none";
defparam \MBR_IN[5]~I .input_power_up = "low";
defparam \MBR_IN[5]~I .input_register_mode = "none";
defparam \MBR_IN[5]~I .input_sync_reset = "none";
defparam \MBR_IN[5]~I .oe_async_reset = "none";
defparam \MBR_IN[5]~I .oe_power_up = "low";
defparam \MBR_IN[5]~I .oe_register_mode = "none";
defparam \MBR_IN[5]~I .oe_sync_reset = "none";
defparam \MBR_IN[5]~I .operation_mode = "input";
defparam \MBR_IN[5]~I .output_async_reset = "none";
defparam \MBR_IN[5]~I .output_power_up = "low";
defparam \MBR_IN[5]~I .output_register_mode = "none";
defparam \MBR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X36_Y6_N7
cycloneii_lcell_ff \inst9|inst42|inst|inst20 (
	.clk(\inst9|inst42|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst42|inst|inst20~regout ));

// Location: LCCOMB_X36_Y6_N6
cycloneii_lcell_comb \inst1|inst1|inst5[5]~23 (
// Equation(s):
// \inst1|inst1|inst5[5]~23_combout  = (\inst7|inst1|inst|inst20~regout  & (((\inst9|inst42|inst|inst20~regout ) # (!\inst10|inst|inst5~0_combout )))) # (!\inst7|inst1|inst|inst20~regout  & (!\inst10|inst4|inst2~combout  & ((\inst9|inst42|inst|inst20~regout 
// ) # (!\inst10|inst|inst5~0_combout ))))

	.dataa(\inst7|inst1|inst|inst20~regout ),
	.datab(\inst10|inst4|inst2~combout ),
	.datac(\inst9|inst42|inst|inst20~regout ),
	.datad(\inst10|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[5]~23 .lut_mask = 16'hB0BB;
defparam \inst1|inst1|inst5[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N16
cycloneii_lcell_comb \inst1|inst1|inst5[5]~24 (
// Equation(s):
// \inst1|inst1|inst5[5]~24_combout  = (\inst1|inst1|inst5[5]~20_combout  & (\inst1|inst1|inst5[5]~22_combout  & (\inst1|inst1|inst5[5]~21_combout  & \inst1|inst1|inst5[5]~23_combout )))

	.dataa(\inst1|inst1|inst5[5]~20_combout ),
	.datab(\inst1|inst1|inst5[5]~22_combout ),
	.datac(\inst1|inst1|inst5[5]~21_combout ),
	.datad(\inst1|inst1|inst5[5]~23_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[5]~24 .lut_mask = 16'h8000;
defparam \inst1|inst1|inst5[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y6_N19
cycloneii_lcell_ff \inst9|inst1|inst|inst20 (
	.clk(\inst9|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst1|inst|inst20~regout ));

// Location: LCCOMB_X43_Y6_N18
cycloneii_lcell_comb \inst1|inst1|inst5[5]~25 (
// Equation(s):
// \inst1|inst1|inst5[5]~25_combout  = (\inst1|inst1|inst5[5]~24_combout  & ((\inst9|inst1|inst|inst20~regout ) # (!\inst10|inst|inst6~0_combout )))

	.dataa(\inst1|inst1|inst5[5]~24_combout ),
	.datab(\inst10|inst|inst6~0_combout ),
	.datac(\inst9|inst1|inst|inst20~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[5]~25 .lut_mask = 16'hA2A2;
defparam \inst1|inst1|inst5[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[4]));
// synopsys translate_off
defparam \MBR_IN[4]~I .input_async_reset = "none";
defparam \MBR_IN[4]~I .input_power_up = "low";
defparam \MBR_IN[4]~I .input_register_mode = "none";
defparam \MBR_IN[4]~I .input_sync_reset = "none";
defparam \MBR_IN[4]~I .oe_async_reset = "none";
defparam \MBR_IN[4]~I .oe_power_up = "low";
defparam \MBR_IN[4]~I .oe_register_mode = "none";
defparam \MBR_IN[4]~I .oe_sync_reset = "none";
defparam \MBR_IN[4]~I .operation_mode = "input";
defparam \MBR_IN[4]~I .output_async_reset = "none";
defparam \MBR_IN[4]~I .output_power_up = "low";
defparam \MBR_IN[4]~I .output_register_mode = "none";
defparam \MBR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y6_N21
cycloneii_lcell_ff \inst9|inst1|inst|inst16 (
	.clk(\inst9|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [4]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst1|inst|inst16~regout ));

// Location: LCCOMB_X36_Y8_N10
cycloneii_lcell_comb \inst3|inst1|inst|inst16~0 (
// Equation(s):
// \inst3|inst1|inst|inst16~0_combout  = !\IN_C~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [4]),
	.cin(gnd),
	.combout(\inst3|inst1|inst|inst16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|inst1|inst|inst16~0 .lut_mask = 16'h00FF;
defparam \inst3|inst1|inst|inst16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y8_N11
cycloneii_lcell_ff \inst3|inst1|inst|inst16 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(\inst3|inst1|inst|inst16~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst|inst16~regout ));

// Location: LCCOMB_X43_Y8_N10
cycloneii_lcell_comb \inst4|inst1|inst|inst16~0 (
// Equation(s):
// \inst4|inst1|inst|inst16~0_combout  = !\IN_C~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [4]),
	.cin(gnd),
	.combout(\inst4|inst1|inst|inst16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst1|inst|inst16~0 .lut_mask = 16'h00FF;
defparam \inst4|inst1|inst|inst16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y8_N11
cycloneii_lcell_ff \inst4|inst1|inst|inst16 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(\inst4|inst1|inst|inst16~0_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst|inst16~regout ));

// Location: LCCOMB_X36_Y7_N18
cycloneii_lcell_comb \inst1|inst1|inst5[4]~27 (
// Equation(s):
// \inst1|inst1|inst5[4]~27_combout  = (\inst10|inst3|inst2~0_combout  & (!\inst3|inst1|inst|inst16~regout  & ((!\inst10|inst3|inst3~0_combout ) # (!\inst4|inst1|inst|inst16~regout )))) # (!\inst10|inst3|inst2~0_combout  & (((!\inst10|inst3|inst3~0_combout ) 
// # (!\inst4|inst1|inst|inst16~regout ))))

	.dataa(\inst10|inst3|inst2~0_combout ),
	.datab(\inst3|inst1|inst|inst16~regout ),
	.datac(\inst4|inst1|inst|inst16~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[4]~27 .lut_mask = 16'h0777;
defparam \inst1|inst1|inst5[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N9
cycloneii_lcell_ff \inst6|inst1|inst|inst16 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [4]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst|inst16~regout ));

// Location: LCCOMB_X35_Y9_N10
cycloneii_lcell_comb \inst5|inst1|inst|inst16~feeder (
// Equation(s):
// \inst5|inst1|inst|inst16~feeder_combout  = \IN_C~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [4]),
	.cin(gnd),
	.combout(\inst5|inst1|inst|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N11
cycloneii_lcell_ff \inst5|inst1|inst|inst16 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst|inst16~regout ));

// Location: LCCOMB_X35_Y9_N8
cycloneii_lcell_comb \inst1|inst1|inst5[4]~28 (
// Equation(s):
// \inst1|inst1|inst5[4]~28_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst|inst16~regout  & ((\inst6|inst1|inst|inst16~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & (((\inst6|inst1|inst|inst16~regout )) 
// # (!\inst10|inst3|inst6~0_combout )))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst|inst16~regout ),
	.datad(\inst5|inst1|inst|inst16~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[4]~28 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N13
cycloneii_lcell_ff \inst2|inst1|inst|inst16 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [4]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst|inst16~regout ));

// Location: LCCOMB_X36_Y7_N12
cycloneii_lcell_comb \inst1|inst1|inst5[4]~26 (
// Equation(s):
// \inst1|inst1|inst5[4]~26_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst|inst16~regout  & ((\inst2|inst1|inst|inst16~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & (((\inst2|inst1|inst|inst16~regout ) # 
// (!\inst10|inst|inst3~0_combout ))))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst1|inst1|inst|inst16~regout ),
	.datac(\inst2|inst1|inst|inst16~regout ),
	.datad(\inst10|inst|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[4]~26 .lut_mask = 16'hD0DD;
defparam \inst1|inst1|inst5[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N20
cycloneii_lcell_comb \inst1|inst1|inst5[4]~30 (
// Equation(s):
// \inst1|inst1|inst5[4]~30_combout  = (\inst1|inst1|inst5[4]~29_combout  & (\inst1|inst1|inst5[4]~27_combout  & (\inst1|inst1|inst5[4]~28_combout  & \inst1|inst1|inst5[4]~26_combout )))

	.dataa(\inst1|inst1|inst5[4]~29_combout ),
	.datab(\inst1|inst1|inst5[4]~27_combout ),
	.datac(\inst1|inst1|inst5[4]~28_combout ),
	.datad(\inst1|inst1|inst5[4]~26_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[4]~30 .lut_mask = 16'h8000;
defparam \inst1|inst1|inst5[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N20
cycloneii_lcell_comb \inst1|inst1|inst5[4]~31 (
// Equation(s):
// \inst1|inst1|inst5[4]~31_combout  = (\inst1|inst1|inst5[4]~30_combout  & ((\inst9|inst1|inst|inst16~regout ) # (!\inst10|inst|inst6~0_combout )))

	.dataa(vcc),
	.datab(\inst10|inst|inst6~0_combout ),
	.datac(\inst9|inst1|inst|inst16~regout ),
	.datad(\inst1|inst1|inst5[4]~30_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[4]~31 .lut_mask = 16'hF300;
defparam \inst1|inst1|inst5[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[3]));
// synopsys translate_off
defparam \MBR_IN[3]~I .input_async_reset = "none";
defparam \MBR_IN[3]~I .input_power_up = "low";
defparam \MBR_IN[3]~I .input_register_mode = "none";
defparam \MBR_IN[3]~I .input_sync_reset = "none";
defparam \MBR_IN[3]~I .oe_async_reset = "none";
defparam \MBR_IN[3]~I .oe_power_up = "low";
defparam \MBR_IN[3]~I .oe_register_mode = "none";
defparam \MBR_IN[3]~I .oe_sync_reset = "none";
defparam \MBR_IN[3]~I .operation_mode = "input";
defparam \MBR_IN[3]~I .output_async_reset = "none";
defparam \MBR_IN[3]~I .output_power_up = "low";
defparam \MBR_IN[3]~I .output_register_mode = "none";
defparam \MBR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y6_N15
cycloneii_lcell_ff \inst9|inst1|inst|inst12 (
	.clk(\inst9|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst1|inst|inst12~regout ));

// Location: LCFF_X35_Y9_N29
cycloneii_lcell_ff \inst6|inst1|inst|inst12 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst|inst12~regout ));

// Location: LCCOMB_X35_Y9_N30
cycloneii_lcell_comb \inst5|inst1|inst|inst12~feeder (
// Equation(s):
// \inst5|inst1|inst|inst12~feeder_combout  = \IN_C~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [3]),
	.cin(gnd),
	.combout(\inst5|inst1|inst|inst12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst1|inst|inst12~feeder .lut_mask = 16'hFF00;
defparam \inst5|inst1|inst|inst12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y9_N31
cycloneii_lcell_ff \inst5|inst1|inst|inst12 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(\inst5|inst1|inst|inst12~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst|inst12~regout ));

// Location: LCCOMB_X35_Y9_N28
cycloneii_lcell_comb \inst1|inst1|inst5[3]~34 (
// Equation(s):
// \inst1|inst1|inst5[3]~34_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst|inst12~regout  & ((\inst6|inst1|inst|inst12~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & (((\inst6|inst1|inst|inst12~regout )) 
// # (!\inst10|inst3|inst6~0_combout )))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst|inst12~regout ),
	.datad(\inst5|inst1|inst|inst12~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[3]~34 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N8
cycloneii_lcell_comb \inst7|inst1|inst|inst12~feeder (
// Equation(s):
// \inst7|inst1|inst|inst12~feeder_combout  = \IN_C~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [3]),
	.cin(gnd),
	.combout(\inst7|inst1|inst|inst12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|inst|inst12~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst1|inst|inst12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N9
cycloneii_lcell_ff \inst7|inst1|inst|inst12 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(\inst7|inst1|inst|inst12~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst|inst12~regout ));

// Location: LCFF_X36_Y6_N23
cycloneii_lcell_ff \inst9|inst42|inst|inst12 (
	.clk(\inst9|inst42|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst42|inst|inst12~regout ));

// Location: LCCOMB_X36_Y6_N22
cycloneii_lcell_comb \inst1|inst1|inst5[3]~35 (
// Equation(s):
// \inst1|inst1|inst5[3]~35_combout  = (\inst10|inst|inst5~0_combout  & (\inst9|inst42|inst|inst12~regout  & ((\inst7|inst1|inst|inst12~regout ) # (!\inst10|inst4|inst2~combout )))) # (!\inst10|inst|inst5~0_combout  & ((\inst7|inst1|inst|inst12~regout ) # 
// ((!\inst10|inst4|inst2~combout ))))

	.dataa(\inst10|inst|inst5~0_combout ),
	.datab(\inst7|inst1|inst|inst12~regout ),
	.datac(\inst9|inst42|inst|inst12~regout ),
	.datad(\inst10|inst4|inst2~combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[3]~35 .lut_mask = 16'hC4F5;
defparam \inst1|inst1|inst5[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N31
cycloneii_lcell_ff \inst2|inst1|inst|inst12 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [3]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst|inst12~regout ));

// Location: LCCOMB_X36_Y7_N30
cycloneii_lcell_comb \inst1|inst1|inst5[3]~32 (
// Equation(s):
// \inst1|inst1|inst5[3]~32_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst|inst12~regout  & ((\inst2|inst1|inst|inst12~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & (((\inst2|inst1|inst|inst12~regout )) # 
// (!\inst10|inst|inst3~0_combout )))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst10|inst|inst3~0_combout ),
	.datac(\inst2|inst1|inst|inst12~regout ),
	.datad(\inst1|inst1|inst|inst12~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[3]~32 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N22
cycloneii_lcell_comb \inst1|inst1|inst5[3]~36 (
// Equation(s):
// \inst1|inst1|inst5[3]~36_combout  = (\inst1|inst1|inst5[3]~33_combout  & (\inst1|inst1|inst5[3]~34_combout  & (\inst1|inst1|inst5[3]~35_combout  & \inst1|inst1|inst5[3]~32_combout )))

	.dataa(\inst1|inst1|inst5[3]~33_combout ),
	.datab(\inst1|inst1|inst5[3]~34_combout ),
	.datac(\inst1|inst1|inst5[3]~35_combout ),
	.datad(\inst1|inst1|inst5[3]~32_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[3]~36 .lut_mask = 16'h8000;
defparam \inst1|inst1|inst5[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N14
cycloneii_lcell_comb \inst1|inst1|inst5[3]~37 (
// Equation(s):
// \inst1|inst1|inst5[3]~37_combout  = (\inst1|inst1|inst5[3]~36_combout  & ((\inst9|inst1|inst|inst12~regout ) # (!\inst10|inst|inst6~0_combout )))

	.dataa(vcc),
	.datab(\inst10|inst|inst6~0_combout ),
	.datac(\inst9|inst1|inst|inst12~regout ),
	.datad(\inst1|inst1|inst5[3]~36_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[3]~37 .lut_mask = 16'hF300;
defparam \inst1|inst1|inst5[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[2]));
// synopsys translate_off
defparam \MBR_IN[2]~I .input_async_reset = "none";
defparam \MBR_IN[2]~I .input_power_up = "low";
defparam \MBR_IN[2]~I .input_register_mode = "none";
defparam \MBR_IN[2]~I .input_sync_reset = "none";
defparam \MBR_IN[2]~I .oe_async_reset = "none";
defparam \MBR_IN[2]~I .oe_power_up = "low";
defparam \MBR_IN[2]~I .oe_register_mode = "none";
defparam \MBR_IN[2]~I .oe_sync_reset = "none";
defparam \MBR_IN[2]~I .operation_mode = "input";
defparam \MBR_IN[2]~I .output_async_reset = "none";
defparam \MBR_IN[2]~I .output_power_up = "low";
defparam \MBR_IN[2]~I .output_register_mode = "none";
defparam \MBR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y6_N25
cycloneii_lcell_ff \inst9|inst1|inst|inst8 (
	.clk(\inst9|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst1|inst|inst8~regout ));

// Location: LCFF_X35_Y9_N1
cycloneii_lcell_ff \inst6|inst1|inst|inst8 (
	.clk(\inst6|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst1|inst|inst8~regout ));

// Location: LCFF_X35_Y9_N3
cycloneii_lcell_ff \inst5|inst1|inst|inst8 (
	.clk(\inst5|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst1|inst|inst8~regout ));

// Location: LCCOMB_X35_Y9_N0
cycloneii_lcell_comb \inst1|inst1|inst5[2]~40 (
// Equation(s):
// \inst1|inst1|inst5[2]~40_combout  = (\inst10|inst3|inst5~0_combout  & (\inst5|inst1|inst|inst8~regout  & ((\inst6|inst1|inst|inst8~regout ) # (!\inst10|inst3|inst6~0_combout )))) # (!\inst10|inst3|inst5~0_combout  & (((\inst6|inst1|inst|inst8~regout )) # 
// (!\inst10|inst3|inst6~0_combout )))

	.dataa(\inst10|inst3|inst5~0_combout ),
	.datab(\inst10|inst3|inst6~0_combout ),
	.datac(\inst6|inst1|inst|inst8~regout ),
	.datad(\inst5|inst1|inst|inst8~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[2]~40 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N27
cycloneii_lcell_ff \inst9|inst42|inst|inst8 (
	.clk(\inst9|inst42|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst42|inst|inst8~regout ));

// Location: LCCOMB_X36_Y6_N12
cycloneii_lcell_comb \inst7|inst1|inst|inst8~feeder (
// Equation(s):
// \inst7|inst1|inst|inst8~feeder_combout  = \IN_C~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [2]),
	.cin(gnd),
	.combout(\inst7|inst1|inst|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|inst|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst1|inst|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N13
cycloneii_lcell_ff \inst7|inst1|inst|inst8 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(\inst7|inst1|inst|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst|inst8~regout ));

// Location: LCCOMB_X36_Y6_N26
cycloneii_lcell_comb \inst1|inst1|inst5[2]~41 (
// Equation(s):
// \inst1|inst1|inst5[2]~41_combout  = (\inst10|inst|inst5~0_combout  & (\inst9|inst42|inst|inst8~regout  & ((\inst7|inst1|inst|inst8~regout ) # (!\inst10|inst4|inst2~combout )))) # (!\inst10|inst|inst5~0_combout  & (((\inst7|inst1|inst|inst8~regout )) # 
// (!\inst10|inst4|inst2~combout )))

	.dataa(\inst10|inst|inst5~0_combout ),
	.datab(\inst10|inst4|inst2~combout ),
	.datac(\inst9|inst42|inst|inst8~regout ),
	.datad(\inst7|inst1|inst|inst8~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[2]~41 .lut_mask = 16'hF531;
defparam \inst1|inst1|inst5[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N1
cycloneii_lcell_ff \inst2|inst1|inst|inst8 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [2]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst|inst8~regout ));

// Location: LCCOMB_X36_Y7_N0
cycloneii_lcell_comb \inst1|inst1|inst5[2]~38 (
// Equation(s):
// \inst1|inst1|inst5[2]~38_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst|inst8~regout  & ((\inst2|inst1|inst|inst8~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & (((\inst2|inst1|inst|inst8~regout ) # 
// (!\inst10|inst|inst3~0_combout ))))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst1|inst1|inst|inst8~regout ),
	.datac(\inst2|inst1|inst|inst8~regout ),
	.datad(\inst10|inst|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[2]~38 .lut_mask = 16'hD0DD;
defparam \inst1|inst1|inst5[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N0
cycloneii_lcell_comb \inst1|inst1|inst5[2]~42 (
// Equation(s):
// \inst1|inst1|inst5[2]~42_combout  = (\inst1|inst1|inst5[2]~39_combout  & (\inst1|inst1|inst5[2]~40_combout  & (\inst1|inst1|inst5[2]~41_combout  & \inst1|inst1|inst5[2]~38_combout )))

	.dataa(\inst1|inst1|inst5[2]~39_combout ),
	.datab(\inst1|inst1|inst5[2]~40_combout ),
	.datac(\inst1|inst1|inst5[2]~41_combout ),
	.datad(\inst1|inst1|inst5[2]~38_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[2]~42 .lut_mask = 16'h8000;
defparam \inst1|inst1|inst5[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N24
cycloneii_lcell_comb \inst1|inst1|inst5[2]~43 (
// Equation(s):
// \inst1|inst1|inst5[2]~43_combout  = (\inst1|inst1|inst5[2]~42_combout  & ((\inst9|inst1|inst|inst8~regout ) # (!\inst10|inst|inst6~0_combout )))

	.dataa(vcc),
	.datab(\inst10|inst|inst6~0_combout ),
	.datac(\inst9|inst1|inst|inst8~regout ),
	.datad(\inst1|inst1|inst5[2]~42_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[2]~43 .lut_mask = 16'hF300;
defparam \inst1|inst1|inst5[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[1]));
// synopsys translate_off
defparam \MBR_IN[1]~I .input_async_reset = "none";
defparam \MBR_IN[1]~I .input_power_up = "low";
defparam \MBR_IN[1]~I .input_register_mode = "none";
defparam \MBR_IN[1]~I .input_sync_reset = "none";
defparam \MBR_IN[1]~I .oe_async_reset = "none";
defparam \MBR_IN[1]~I .oe_power_up = "low";
defparam \MBR_IN[1]~I .oe_register_mode = "none";
defparam \MBR_IN[1]~I .oe_sync_reset = "none";
defparam \MBR_IN[1]~I .operation_mode = "input";
defparam \MBR_IN[1]~I .output_async_reset = "none";
defparam \MBR_IN[1]~I .output_power_up = "low";
defparam \MBR_IN[1]~I .output_register_mode = "none";
defparam \MBR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y6_N27
cycloneii_lcell_ff \inst9|inst1|inst|inst5 (
	.clk(\inst9|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst1|inst|inst5~regout ));

// Location: LCFF_X35_Y8_N5
cycloneii_lcell_ff \inst3|inst1|inst|inst5 (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst|inst5~regout ));

// Location: LCFF_X35_Y8_N27
cycloneii_lcell_ff \inst4|inst1|inst|inst5 (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst|inst5~regout ));

// Location: LCCOMB_X35_Y8_N26
cycloneii_lcell_comb \inst1|inst1|inst5[1]~45 (
// Equation(s):
// \inst1|inst1|inst5[1]~45_combout  = (\inst10|inst3|inst2~0_combout  & (\inst3|inst1|inst|inst5~regout  & ((\inst4|inst1|inst|inst5~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst10|inst3|inst2~0_combout  & (((\inst4|inst1|inst|inst5~regout ) # 
// (!\inst10|inst3|inst3~0_combout ))))

	.dataa(\inst10|inst3|inst2~0_combout ),
	.datab(\inst3|inst1|inst|inst5~regout ),
	.datac(\inst4|inst1|inst|inst5~regout ),
	.datad(\inst10|inst3|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[1]~45 .lut_mask = 16'hD0DD;
defparam \inst1|inst1|inst5[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N31
cycloneii_lcell_ff \inst9|inst42|inst|inst5 (
	.clk(\inst9|inst42|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst42|inst|inst5~regout ));

// Location: LCCOMB_X36_Y6_N0
cycloneii_lcell_comb \inst7|inst1|inst|inst5~feeder (
// Equation(s):
// \inst7|inst1|inst|inst5~feeder_combout  = \IN_C~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [1]),
	.cin(gnd),
	.combout(\inst7|inst1|inst|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|inst1|inst|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst7|inst1|inst|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N1
cycloneii_lcell_ff \inst7|inst1|inst|inst5 (
	.clk(\inst7|inst1|inst4~clkctrl_outclk ),
	.datain(\inst7|inst1|inst|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst7|inst1|inst|inst5~regout ));

// Location: LCCOMB_X36_Y6_N30
cycloneii_lcell_comb \inst1|inst1|inst5[1]~47 (
// Equation(s):
// \inst1|inst1|inst5[1]~47_combout  = (\inst10|inst|inst5~0_combout  & (\inst9|inst42|inst|inst5~regout  & ((\inst7|inst1|inst|inst5~regout ) # (!\inst10|inst4|inst2~combout )))) # (!\inst10|inst|inst5~0_combout  & (((\inst7|inst1|inst|inst5~regout )) # 
// (!\inst10|inst4|inst2~combout )))

	.dataa(\inst10|inst|inst5~0_combout ),
	.datab(\inst10|inst4|inst2~combout ),
	.datac(\inst9|inst42|inst|inst5~regout ),
	.datad(\inst7|inst1|inst|inst5~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[1]~47 .lut_mask = 16'hF531;
defparam \inst1|inst1|inst5[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y7_N3
cycloneii_lcell_ff \inst2|inst1|inst|inst5 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst|inst5~regout ));

// Location: LCCOMB_X36_Y7_N2
cycloneii_lcell_comb \inst1|inst1|inst5[1]~44 (
// Equation(s):
// \inst1|inst1|inst5[1]~44_combout  = (\inst10|inst|inst2~0_combout  & (\inst1|inst1|inst|inst5~regout  & ((\inst2|inst1|inst|inst5~regout ) # (!\inst10|inst|inst3~0_combout )))) # (!\inst10|inst|inst2~0_combout  & (((\inst2|inst1|inst|inst5~regout ) # 
// (!\inst10|inst|inst3~0_combout ))))

	.dataa(\inst10|inst|inst2~0_combout ),
	.datab(\inst1|inst1|inst|inst5~regout ),
	.datac(\inst2|inst1|inst|inst5~regout ),
	.datad(\inst10|inst|inst3~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[1]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[1]~44 .lut_mask = 16'hD0DD;
defparam \inst1|inst1|inst5[1]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N22
cycloneii_lcell_comb \inst1|inst1|inst5[1]~48 (
// Equation(s):
// \inst1|inst1|inst5[1]~48_combout  = (\inst1|inst1|inst5[1]~46_combout  & (\inst1|inst1|inst5[1]~45_combout  & (\inst1|inst1|inst5[1]~47_combout  & \inst1|inst1|inst5[1]~44_combout )))

	.dataa(\inst1|inst1|inst5[1]~46_combout ),
	.datab(\inst1|inst1|inst5[1]~45_combout ),
	.datac(\inst1|inst1|inst5[1]~47_combout ),
	.datad(\inst1|inst1|inst5[1]~44_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[1]~48 .lut_mask = 16'h8000;
defparam \inst1|inst1|inst5[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N26
cycloneii_lcell_comb \inst1|inst1|inst5[1]~49 (
// Equation(s):
// \inst1|inst1|inst5[1]~49_combout  = (\inst1|inst1|inst5[1]~48_combout  & ((\inst9|inst1|inst|inst5~regout ) # (!\inst10|inst|inst6~0_combout )))

	.dataa(vcc),
	.datab(\inst10|inst|inst6~0_combout ),
	.datac(\inst9|inst1|inst|inst5~regout ),
	.datad(\inst1|inst1|inst5[1]~48_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[1]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[1]~49 .lut_mask = 16'hF300;
defparam \inst1|inst1|inst5[1]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[0]));
// synopsys translate_off
defparam \MBR_IN[0]~I .input_async_reset = "none";
defparam \MBR_IN[0]~I .input_power_up = "low";
defparam \MBR_IN[0]~I .input_register_mode = "none";
defparam \MBR_IN[0]~I .input_sync_reset = "none";
defparam \MBR_IN[0]~I .oe_async_reset = "none";
defparam \MBR_IN[0]~I .oe_power_up = "low";
defparam \MBR_IN[0]~I .oe_register_mode = "none";
defparam \MBR_IN[0]~I .oe_sync_reset = "none";
defparam \MBR_IN[0]~I .operation_mode = "input";
defparam \MBR_IN[0]~I .output_async_reset = "none";
defparam \MBR_IN[0]~I .output_power_up = "low";
defparam \MBR_IN[0]~I .output_register_mode = "none";
defparam \MBR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y6_N29
cycloneii_lcell_ff \inst9|inst1|inst|inst (
	.clk(\inst9|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst1|inst|inst~regout ));

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[0]));
// synopsys translate_off
defparam \IN_C[0]~I .input_async_reset = "none";
defparam \IN_C[0]~I .input_power_up = "low";
defparam \IN_C[0]~I .input_register_mode = "none";
defparam \IN_C[0]~I .input_sync_reset = "none";
defparam \IN_C[0]~I .oe_async_reset = "none";
defparam \IN_C[0]~I .oe_power_up = "low";
defparam \IN_C[0]~I .oe_register_mode = "none";
defparam \IN_C[0]~I .oe_sync_reset = "none";
defparam \IN_C[0]~I .operation_mode = "input";
defparam \IN_C[0]~I .output_async_reset = "none";
defparam \IN_C[0]~I .output_power_up = "low";
defparam \IN_C[0]~I .output_register_mode = "none";
defparam \IN_C[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X33_Y8_N27
cycloneii_lcell_ff \inst2|inst1|inst|inst (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst|inst~regout ));

// Location: LCCOMB_X33_Y8_N26
cycloneii_lcell_comb \inst1|inst1|inst5[0]~50 (
// Equation(s):
// \inst1|inst1|inst5[0]~50_combout  = (\inst10|inst|inst3~0_combout  & (\inst2|inst1|inst|inst~regout  & ((\inst1|inst1|inst|inst~regout ) # (!\inst10|inst|inst2~0_combout )))) # (!\inst10|inst|inst3~0_combout  & (((\inst1|inst1|inst|inst~regout )) # 
// (!\inst10|inst|inst2~0_combout )))

	.dataa(\inst10|inst|inst3~0_combout ),
	.datab(\inst10|inst|inst2~0_combout ),
	.datac(\inst2|inst1|inst|inst~regout ),
	.datad(\inst1|inst1|inst|inst~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[0]~50 .lut_mask = 16'hF531;
defparam \inst1|inst1|inst5[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y8_N25
cycloneii_lcell_ff \inst4|inst1|inst|inst (
	.clk(\inst4|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst1|inst|inst~regout ));

// Location: LCFF_X35_Y8_N11
cycloneii_lcell_ff \inst3|inst1|inst|inst (
	.clk(\inst3|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|inst1|inst|inst~regout ));

// Location: LCCOMB_X35_Y8_N24
cycloneii_lcell_comb \inst1|inst1|inst5[0]~51 (
// Equation(s):
// \inst1|inst1|inst5[0]~51_combout  = (\inst10|inst3|inst2~0_combout  & (\inst3|inst1|inst|inst~regout  & ((\inst4|inst1|inst|inst~regout ) # (!\inst10|inst3|inst3~0_combout )))) # (!\inst10|inst3|inst2~0_combout  & (((\inst4|inst1|inst|inst~regout )) # 
// (!\inst10|inst3|inst3~0_combout )))

	.dataa(\inst10|inst3|inst2~0_combout ),
	.datab(\inst10|inst3|inst3~0_combout ),
	.datac(\inst4|inst1|inst|inst~regout ),
	.datad(\inst3|inst1|inst|inst~regout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[0]~51 .lut_mask = 16'hF351;
defparam \inst1|inst1|inst5[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N19
cycloneii_lcell_ff \inst9|inst42|inst|inst (
	.clk(\inst9|inst42|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MBR_IN~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst9|inst42|inst|inst~regout ));

// Location: LCCOMB_X36_Y6_N18
cycloneii_lcell_comb \inst1|inst1|inst5[0]~53 (
// Equation(s):
// \inst1|inst1|inst5[0]~53_combout  = (\inst7|inst1|inst|inst~regout  & (((\inst9|inst42|inst|inst~regout ) # (!\inst10|inst|inst5~0_combout )))) # (!\inst7|inst1|inst|inst~regout  & (!\inst10|inst4|inst2~combout  & ((\inst9|inst42|inst|inst~regout ) # 
// (!\inst10|inst|inst5~0_combout ))))

	.dataa(\inst7|inst1|inst|inst~regout ),
	.datab(\inst10|inst4|inst2~combout ),
	.datac(\inst9|inst42|inst|inst~regout ),
	.datad(\inst10|inst|inst5~0_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[0]~53 .lut_mask = 16'hB0BB;
defparam \inst1|inst1|inst5[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N20
cycloneii_lcell_comb \inst1|inst1|inst5[0]~54 (
// Equation(s):
// \inst1|inst1|inst5[0]~54_combout  = (\inst1|inst1|inst5[0]~52_combout  & (\inst1|inst1|inst5[0]~50_combout  & (\inst1|inst1|inst5[0]~51_combout  & \inst1|inst1|inst5[0]~53_combout )))

	.dataa(\inst1|inst1|inst5[0]~52_combout ),
	.datab(\inst1|inst1|inst5[0]~50_combout ),
	.datac(\inst1|inst1|inst5[0]~51_combout ),
	.datad(\inst1|inst1|inst5[0]~53_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[0]~54 .lut_mask = 16'h8000;
defparam \inst1|inst1|inst5[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y6_N28
cycloneii_lcell_comb \inst1|inst1|inst5[0]~55 (
// Equation(s):
// \inst1|inst1|inst5[0]~55_combout  = (\inst1|inst1|inst5[0]~54_combout  & ((\inst9|inst1|inst|inst~regout ) # (!\inst10|inst|inst6~0_combout )))

	.dataa(vcc),
	.datab(\inst10|inst|inst6~0_combout ),
	.datac(\inst9|inst1|inst|inst~regout ),
	.datad(\inst1|inst1|inst5[0]~54_combout ),
	.cin(gnd),
	.combout(\inst1|inst1|inst5[0]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|inst5[0]~55 .lut_mask = 16'hF300;
defparam \inst1|inst1|inst5[0]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "input";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneii_lcell_comb \inst|inst1|inst4 (
// Equation(s):
// \inst|inst1|inst4~combout  = LCELL((\MIR~combout [7] & \CLOCK~combout ))

	.dataa(vcc),
	.datab(\MIR~combout [7]),
	.datac(\CLOCK~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst4 .lut_mask = 16'hC0C0;
defparam \inst|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \inst|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X61_Y19_N9
cycloneii_lcell_ff \inst|inst1|inst23|inst (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst23|inst~regout ));

// Location: LCFF_X2_Y28_N17
cycloneii_lcell_ff \inst|inst1|inst23|inst5 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst23|inst5~regout ));

// Location: LCCOMB_X33_Y11_N8
cycloneii_lcell_comb \inst|inst1|inst23|inst8~feeder (
// Equation(s):
// \inst|inst1|inst23|inst8~feeder_combout  = \IN_C~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [29]),
	.cin(gnd),
	.combout(\inst|inst1|inst23|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst23|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst23|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y11_N9
cycloneii_lcell_ff \inst|inst1|inst23|inst8 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst23|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst23|inst8~regout ));

// Location: LCFF_X63_Y19_N25
cycloneii_lcell_ff \inst|inst1|inst23|inst12 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst23|inst12~regout ));

// Location: LCFF_X64_Y14_N1
cycloneii_lcell_ff \inst|inst1|inst23|inst16 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst23|inst16~regout ));

// Location: LCFF_X33_Y11_N11
cycloneii_lcell_ff \inst|inst1|inst23|inst20 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst23|inst20~regout ));

// Location: LCCOMB_X33_Y11_N28
cycloneii_lcell_comb \inst|inst1|inst23|inst24~feeder (
// Equation(s):
// \inst|inst1|inst23|inst24~feeder_combout  = \IN_C~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [25]),
	.cin(gnd),
	.combout(\inst|inst1|inst23|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst23|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst23|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y11_N29
cycloneii_lcell_ff \inst|inst1|inst23|inst24 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst23|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst23|inst24~regout ));

// Location: LCCOMB_X33_Y11_N22
cycloneii_lcell_comb \inst|inst1|inst23|inst28~feeder (
// Equation(s):
// \inst|inst1|inst23|inst28~feeder_combout  = \IN_C~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [24]),
	.cin(gnd),
	.combout(\inst|inst1|inst23|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst23|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst23|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y11_N23
cycloneii_lcell_ff \inst|inst1|inst23|inst28 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst23|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst23|inst28~regout ));

// Location: LCCOMB_X34_Y9_N16
cycloneii_lcell_comb \inst|inst1|inst22|inst~feeder (
// Equation(s):
// \inst|inst1|inst22|inst~feeder_combout  = \IN_C~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [23]),
	.cin(gnd),
	.combout(\inst|inst1|inst22|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst22|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst22|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N17
cycloneii_lcell_ff \inst|inst1|inst22|inst (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst22|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst22|inst~regout ));

// Location: LCCOMB_X34_Y9_N18
cycloneii_lcell_comb \inst|inst1|inst22|inst5~feeder (
// Equation(s):
// \inst|inst1|inst22|inst5~feeder_combout  = \IN_C~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [22]),
	.cin(gnd),
	.combout(\inst|inst1|inst22|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst22|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst22|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N19
cycloneii_lcell_ff \inst|inst1|inst22|inst5 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst22|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst22|inst5~regout ));

// Location: LCFF_X34_Y9_N13
cycloneii_lcell_ff \inst|inst1|inst22|inst8 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst22|inst8~regout ));

// Location: LCCOMB_X34_Y9_N6
cycloneii_lcell_comb \inst|inst1|inst22|inst12~feeder (
// Equation(s):
// \inst|inst1|inst22|inst12~feeder_combout  = \IN_C~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [20]),
	.cin(gnd),
	.combout(\inst|inst1|inst22|inst12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst22|inst12~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst22|inst12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N7
cycloneii_lcell_ff \inst|inst1|inst22|inst12 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst22|inst12~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst22|inst12~regout ));

// Location: LCCOMB_X30_Y8_N16
cycloneii_lcell_comb \inst|inst1|inst22|inst16~feeder (
// Equation(s):
// \inst|inst1|inst22|inst16~feeder_combout  = \IN_C~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [19]),
	.cin(gnd),
	.combout(\inst|inst1|inst22|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst22|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst22|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y8_N17
cycloneii_lcell_ff \inst|inst1|inst22|inst16 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst22|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst22|inst16~regout ));

// Location: LCFF_X3_Y33_N25
cycloneii_lcell_ff \inst|inst1|inst22|inst20 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst22|inst20~regout ));

// Location: LCFF_X64_Y21_N1
cycloneii_lcell_ff \inst|inst1|inst22|inst24 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst22|inst24~regout ));

// Location: LCFF_X64_Y12_N17
cycloneii_lcell_ff \inst|inst1|inst22|inst28 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst22|inst28~regout ));

// Location: LCCOMB_X64_Y19_N0
cycloneii_lcell_comb \inst|inst1|inst20|inst~feeder (
// Equation(s):
// \inst|inst1|inst20|inst~feeder_combout  = \IN_C~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [15]),
	.cin(gnd),
	.combout(\inst|inst1|inst20|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst20|inst~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst20|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y19_N1
cycloneii_lcell_ff \inst|inst1|inst20|inst (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst20|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst20|inst~regout ));

// Location: LCCOMB_X63_Y14_N24
cycloneii_lcell_comb \inst|inst1|inst20|inst5~feeder (
// Equation(s):
// \inst|inst1|inst20|inst5~feeder_combout  = \IN_C~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [14]),
	.cin(gnd),
	.combout(\inst|inst1|inst20|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst20|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst20|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y14_N25
cycloneii_lcell_ff \inst|inst1|inst20|inst5 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst20|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst20|inst5~regout ));

// Location: LCCOMB_X1_Y33_N0
cycloneii_lcell_comb \inst|inst1|inst20|inst8~feeder (
// Equation(s):
// \inst|inst1|inst20|inst8~feeder_combout  = \IN_C~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [13]),
	.cin(gnd),
	.combout(\inst|inst1|inst20|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst20|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst20|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N1
cycloneii_lcell_ff \inst|inst1|inst20|inst8 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst20|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst20|inst8~regout ));

// Location: LCFF_X30_Y9_N25
cycloneii_lcell_ff \inst|inst1|inst20|inst12 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst20|inst12~regout ));

// Location: LCFF_X30_Y9_N11
cycloneii_lcell_ff \inst|inst1|inst20|inst16 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [11]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst20|inst16~regout ));

// Location: LCFF_X30_Y9_N13
cycloneii_lcell_ff \inst|inst1|inst20|inst20 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst20|inst20~regout ));

// Location: LCCOMB_X30_Y9_N22
cycloneii_lcell_comb \inst|inst1|inst20|inst24~feeder (
// Equation(s):
// \inst|inst1|inst20|inst24~feeder_combout  = \IN_C~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [9]),
	.cin(gnd),
	.combout(\inst|inst1|inst20|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst20|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst20|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y9_N23
cycloneii_lcell_ff \inst|inst1|inst20|inst24 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst20|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst20|inst24~regout ));

// Location: LCFF_X2_Y10_N25
cycloneii_lcell_ff \inst|inst1|inst20|inst28 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst20|inst28~regout ));

// Location: LCCOMB_X38_Y9_N24
cycloneii_lcell_comb \inst|inst1|inst|inst28~feeder (
// Equation(s):
// \inst|inst1|inst|inst28~feeder_combout  = \IN_C~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [7]),
	.cin(gnd),
	.combout(\inst|inst1|inst|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y9_N25
cycloneii_lcell_ff \inst|inst1|inst|inst28 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|inst28~regout ));

// Location: LCCOMB_X62_Y19_N24
cycloneii_lcell_comb \inst|inst1|inst|inst24~feeder (
// Equation(s):
// \inst|inst1|inst|inst24~feeder_combout  = \IN_C~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [6]),
	.cin(gnd),
	.combout(\inst|inst1|inst|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y19_N25
cycloneii_lcell_ff \inst|inst1|inst|inst24 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|inst24~regout ));

// Location: LCCOMB_X1_Y10_N8
cycloneii_lcell_comb \inst|inst1|inst|inst20~feeder (
// Equation(s):
// \inst|inst1|inst|inst20~feeder_combout  = \IN_C~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [5]),
	.cin(gnd),
	.combout(\inst|inst1|inst|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y10_N9
cycloneii_lcell_ff \inst|inst1|inst|inst20 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|inst20~regout ));

// Location: LCCOMB_X43_Y8_N8
cycloneii_lcell_comb \inst|inst1|inst|inst16~feeder (
// Equation(s):
// \inst|inst1|inst|inst16~feeder_combout  = \IN_C~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [4]),
	.cin(gnd),
	.combout(\inst|inst1|inst|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y8_N9
cycloneii_lcell_ff \inst|inst1|inst|inst16 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|inst16~regout ));

// Location: LCCOMB_X1_Y28_N16
cycloneii_lcell_comb \inst|inst1|inst|inst12~feeder (
// Equation(s):
// \inst|inst1|inst|inst12~feeder_combout  = \IN_C~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [3]),
	.cin(gnd),
	.combout(\inst|inst1|inst|inst12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst|inst12~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst|inst12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N17
cycloneii_lcell_ff \inst|inst1|inst|inst12 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst|inst12~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|inst12~regout ));

// Location: LCCOMB_X2_Y33_N0
cycloneii_lcell_comb \inst|inst1|inst|inst8~feeder (
// Equation(s):
// \inst|inst1|inst|inst8~feeder_combout  = \IN_C~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [2]),
	.cin(gnd),
	.combout(\inst|inst1|inst|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst1|inst|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst|inst1|inst|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y33_N1
cycloneii_lcell_ff \inst|inst1|inst|inst8 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(\inst|inst1|inst|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|inst8~regout ));

// Location: LCFF_X64_Y21_N19
cycloneii_lcell_ff \inst|inst1|inst|inst5 (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|inst5~regout ));

// Location: LCFF_X1_Y6_N1
cycloneii_lcell_ff \inst|inst1|inst|inst (
	.clk(\inst|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|inst~regout ));

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "input";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneii_lcell_comb \inst8|inst1|inst4 (
// Equation(s):
// \inst8|inst1|inst4~combout  = LCELL((\CLOCK~combout  & \MIR~combout [15]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK~combout ),
	.datad(\MIR~combout [15]),
	.cin(gnd),
	.combout(\inst8|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst4 .lut_mask = 16'hF000;
defparam \inst8|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \inst8|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst8|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst8|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst8|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst8|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X32_Y8_N25
cycloneii_lcell_ff \inst8|inst1|inst23|inst (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst23|inst~regout ));

// Location: LCFF_X2_Y28_N19
cycloneii_lcell_ff \inst8|inst1|inst23|inst5 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst23|inst5~regout ));

// Location: LCFF_X29_Y7_N17
cycloneii_lcell_ff \inst8|inst1|inst23|inst8 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [29]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst23|inst8~regout ));

// Location: LCFF_X63_Y19_N19
cycloneii_lcell_ff \inst8|inst1|inst23|inst12 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [28]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst23|inst12~regout ));

// Location: LCFF_X64_Y14_N3
cycloneii_lcell_ff \inst8|inst1|inst23|inst16 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [27]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst23|inst16~regout ));

// Location: LCFF_X29_Y7_N19
cycloneii_lcell_ff \inst8|inst1|inst23|inst20 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [26]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst23|inst20~regout ));

// Location: LCCOMB_X29_Y8_N16
cycloneii_lcell_comb \inst8|inst1|inst23|inst24~feeder (
// Equation(s):
// \inst8|inst1|inst23|inst24~feeder_combout  = \IN_C~combout [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [25]),
	.cin(gnd),
	.combout(\inst8|inst1|inst23|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst23|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst23|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y8_N17
cycloneii_lcell_ff \inst8|inst1|inst23|inst24 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst23|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst23|inst24~regout ));

// Location: LCCOMB_X29_Y8_N10
cycloneii_lcell_comb \inst8|inst1|inst23|inst28~feeder (
// Equation(s):
// \inst8|inst1|inst23|inst28~feeder_combout  = \IN_C~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [24]),
	.cin(gnd),
	.combout(\inst8|inst1|inst23|inst28~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst23|inst28~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst23|inst28~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y8_N11
cycloneii_lcell_ff \inst8|inst1|inst23|inst28 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst23|inst28~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst23|inst28~regout ));

// Location: LCCOMB_X50_Y1_N0
cycloneii_lcell_comb \inst8|inst1|inst22|inst~feeder (
// Equation(s):
// \inst8|inst1|inst22|inst~feeder_combout  = \IN_C~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [23]),
	.cin(gnd),
	.combout(\inst8|inst1|inst22|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst22|inst~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst22|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y1_N1
cycloneii_lcell_ff \inst8|inst1|inst22|inst (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst22|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst22|inst~regout ));

// Location: LCCOMB_X29_Y7_N28
cycloneii_lcell_comb \inst8|inst1|inst22|inst5~feeder (
// Equation(s):
// \inst8|inst1|inst22|inst5~feeder_combout  = \IN_C~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [22]),
	.cin(gnd),
	.combout(\inst8|inst1|inst22|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst22|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst22|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y7_N29
cycloneii_lcell_ff \inst8|inst1|inst22|inst5 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst22|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst22|inst5~regout ));

// Location: LCFF_X34_Y11_N1
cycloneii_lcell_ff \inst8|inst1|inst22|inst8 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst22|inst8~regout ));

// Location: LCFF_X32_Y8_N19
cycloneii_lcell_ff \inst8|inst1|inst22|inst12 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [20]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst22|inst12~regout ));

// Location: LCFF_X32_Y10_N17
cycloneii_lcell_ff \inst8|inst1|inst22|inst16 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [19]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst22|inst16~regout ));

// Location: LCFF_X3_Y33_N11
cycloneii_lcell_ff \inst8|inst1|inst22|inst20 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [18]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst22|inst20~regout ));

// Location: LCFF_X64_Y21_N5
cycloneii_lcell_ff \inst8|inst1|inst22|inst24 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [17]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst22|inst24~regout ));

// Location: LCFF_X31_Y10_N1
cycloneii_lcell_ff \inst8|inst1|inst22|inst28 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [16]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst22|inst28~regout ));

// Location: LCCOMB_X64_Y19_N2
cycloneii_lcell_comb \inst8|inst1|inst20|inst~feeder (
// Equation(s):
// \inst8|inst1|inst20|inst~feeder_combout  = \IN_C~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [15]),
	.cin(gnd),
	.combout(\inst8|inst1|inst20|inst~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst20|inst~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst20|inst~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y19_N3
cycloneii_lcell_ff \inst8|inst1|inst20|inst (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst20|inst~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst20|inst~regout ));

// Location: LCCOMB_X63_Y14_N26
cycloneii_lcell_comb \inst8|inst1|inst20|inst5~feeder (
// Equation(s):
// \inst8|inst1|inst20|inst5~feeder_combout  = \IN_C~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [14]),
	.cin(gnd),
	.combout(\inst8|inst1|inst20|inst5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst20|inst5~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst20|inst5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y14_N27
cycloneii_lcell_ff \inst8|inst1|inst20|inst5 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst20|inst5~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst20|inst5~regout ));

// Location: LCCOMB_X1_Y33_N2
cycloneii_lcell_comb \inst8|inst1|inst20|inst8~feeder (
// Equation(s):
// \inst8|inst1|inst20|inst8~feeder_combout  = \IN_C~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [13]),
	.cin(gnd),
	.combout(\inst8|inst1|inst20|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst20|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst20|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y33_N3
cycloneii_lcell_ff \inst8|inst1|inst20|inst8 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst20|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst20|inst8~regout ));

// Location: LCFF_X31_Y10_N3
cycloneii_lcell_ff \inst8|inst1|inst20|inst12 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [12]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst20|inst12~regout ));

// Location: LCCOMB_X32_Y10_N26
cycloneii_lcell_comb \inst8|inst1|inst20|inst16~feeder (
// Equation(s):
// \inst8|inst1|inst20|inst16~feeder_combout  = \IN_C~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [11]),
	.cin(gnd),
	.combout(\inst8|inst1|inst20|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst20|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst20|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N27
cycloneii_lcell_ff \inst8|inst1|inst20|inst16 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst20|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst20|inst16~regout ));

// Location: LCFF_X32_Y10_N21
cycloneii_lcell_ff \inst8|inst1|inst20|inst20 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [10]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst20|inst20~regout ));

// Location: LCCOMB_X32_Y10_N22
cycloneii_lcell_comb \inst8|inst1|inst20|inst24~feeder (
// Equation(s):
// \inst8|inst1|inst20|inst24~feeder_combout  = \IN_C~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [9]),
	.cin(gnd),
	.combout(\inst8|inst1|inst20|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst20|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst20|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y10_N23
cycloneii_lcell_ff \inst8|inst1|inst20|inst24 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst20|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst20|inst24~regout ));

// Location: LCFF_X2_Y10_N27
cycloneii_lcell_ff \inst8|inst1|inst20|inst28 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [8]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst20|inst28~regout ));

// Location: LCFF_X61_Y1_N17
cycloneii_lcell_ff \inst8|inst1|inst|inst28 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [7]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst|inst28~regout ));

// Location: LCCOMB_X62_Y19_N18
cycloneii_lcell_comb \inst8|inst1|inst|inst24~feeder (
// Equation(s):
// \inst8|inst1|inst|inst24~feeder_combout  = \IN_C~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [6]),
	.cin(gnd),
	.combout(\inst8|inst1|inst|inst24~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst|inst24~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst|inst24~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y19_N19
cycloneii_lcell_ff \inst8|inst1|inst|inst24 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst|inst24~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst|inst24~regout ));

// Location: LCCOMB_X1_Y10_N10
cycloneii_lcell_comb \inst8|inst1|inst|inst20~feeder (
// Equation(s):
// \inst8|inst1|inst|inst20~feeder_combout  = \IN_C~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [5]),
	.cin(gnd),
	.combout(\inst8|inst1|inst|inst20~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst|inst20~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst|inst20~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y10_N11
cycloneii_lcell_ff \inst8|inst1|inst|inst20 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst|inst20~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst|inst20~regout ));

// Location: LCCOMB_X36_Y8_N8
cycloneii_lcell_comb \inst8|inst1|inst|inst16~feeder (
// Equation(s):
// \inst8|inst1|inst|inst16~feeder_combout  = \IN_C~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [4]),
	.cin(gnd),
	.combout(\inst8|inst1|inst|inst16~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst|inst16~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst|inst16~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y8_N9
cycloneii_lcell_ff \inst8|inst1|inst|inst16 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst|inst16~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst|inst16~regout ));

// Location: LCCOMB_X1_Y28_N2
cycloneii_lcell_comb \inst8|inst1|inst|inst12~feeder (
// Equation(s):
// \inst8|inst1|inst|inst12~feeder_combout  = \IN_C~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [3]),
	.cin(gnd),
	.combout(\inst8|inst1|inst|inst12~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst|inst12~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst|inst12~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y28_N3
cycloneii_lcell_ff \inst8|inst1|inst|inst12 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst|inst12~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst|inst12~regout ));

// Location: LCCOMB_X2_Y33_N18
cycloneii_lcell_comb \inst8|inst1|inst|inst8~feeder (
// Equation(s):
// \inst8|inst1|inst|inst8~feeder_combout  = \IN_C~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IN_C~combout [2]),
	.cin(gnd),
	.combout(\inst8|inst1|inst|inst8~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst8|inst1|inst|inst8~feeder .lut_mask = 16'hFF00;
defparam \inst8|inst1|inst|inst8~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y33_N19
cycloneii_lcell_ff \inst8|inst1|inst|inst8 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(\inst8|inst1|inst|inst8~feeder_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst|inst8~regout ));

// Location: LCFF_X64_Y21_N23
cycloneii_lcell_ff \inst8|inst1|inst|inst5 (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [1]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst|inst5~regout ));

// Location: LCFF_X1_Y6_N3
cycloneii_lcell_ff \inst8|inst1|inst|inst (
	.clk(\inst8|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [0]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst8|inst1|inst|inst~regout ));

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "input";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneii_lcell_comb \inst2|inst1|inst4 (
// Equation(s):
// \inst2|inst1|inst4~combout  = LCELL((\CLOCK~combout  & \MIR~combout [9]))

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK~combout ),
	.datad(\MIR~combout [9]),
	.cin(gnd),
	.combout(\inst2|inst1|inst4~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst1|inst4 .lut_mask = 16'hF000;
defparam \inst2|inst1|inst4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \inst2|inst1|inst4~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst2|inst1|inst4~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|inst1|inst4~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|inst1|inst4~clkctrl .clock_type = "global clock";
defparam \inst2|inst1|inst4~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X33_Y7_N25
cycloneii_lcell_ff \inst2|inst1|inst23|inst (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [31]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst23|inst~regout ));

// Location: LCFF_X33_Y7_N19
cycloneii_lcell_ff \inst2|inst1|inst23|inst5 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [30]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst23|inst5~regout ));

// Location: LCFF_X32_Y10_N3
cycloneii_lcell_ff \inst2|inst1|inst22|inst8 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [21]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst22|inst8~regout ));

// Location: LCFF_X32_Y10_N5
cycloneii_lcell_ff \inst2|inst1|inst20|inst5 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [14]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst20|inst5~regout ));

// Location: LCFF_X32_Y10_N15
cycloneii_lcell_ff \inst2|inst1|inst20|inst24 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [9]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst20|inst24~regout ));

// Location: LCFF_X36_Y7_N11
cycloneii_lcell_ff \inst2|inst1|inst|inst20 (
	.clk(\inst2|inst1|inst4~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IN_C~combout [5]),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst1|inst|inst20~regout ));

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[31]~I (
	.datain(\inst1|inst1|inst23|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[31]));
// synopsys translate_off
defparam \MDR_OUT[31]~I .input_async_reset = "none";
defparam \MDR_OUT[31]~I .input_power_up = "low";
defparam \MDR_OUT[31]~I .input_register_mode = "none";
defparam \MDR_OUT[31]~I .input_sync_reset = "none";
defparam \MDR_OUT[31]~I .oe_async_reset = "none";
defparam \MDR_OUT[31]~I .oe_power_up = "low";
defparam \MDR_OUT[31]~I .oe_register_mode = "none";
defparam \MDR_OUT[31]~I .oe_sync_reset = "none";
defparam \MDR_OUT[31]~I .operation_mode = "output";
defparam \MDR_OUT[31]~I .output_async_reset = "none";
defparam \MDR_OUT[31]~I .output_power_up = "low";
defparam \MDR_OUT[31]~I .output_register_mode = "none";
defparam \MDR_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[30]~I (
	.datain(\inst1|inst1|inst23|inst5~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[30]));
// synopsys translate_off
defparam \MDR_OUT[30]~I .input_async_reset = "none";
defparam \MDR_OUT[30]~I .input_power_up = "low";
defparam \MDR_OUT[30]~I .input_register_mode = "none";
defparam \MDR_OUT[30]~I .input_sync_reset = "none";
defparam \MDR_OUT[30]~I .oe_async_reset = "none";
defparam \MDR_OUT[30]~I .oe_power_up = "low";
defparam \MDR_OUT[30]~I .oe_register_mode = "none";
defparam \MDR_OUT[30]~I .oe_sync_reset = "none";
defparam \MDR_OUT[30]~I .operation_mode = "output";
defparam \MDR_OUT[30]~I .output_async_reset = "none";
defparam \MDR_OUT[30]~I .output_power_up = "low";
defparam \MDR_OUT[30]~I .output_register_mode = "none";
defparam \MDR_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[29]~I (
	.datain(\inst1|inst1|inst23|inst8~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[29]));
// synopsys translate_off
defparam \MDR_OUT[29]~I .input_async_reset = "none";
defparam \MDR_OUT[29]~I .input_power_up = "low";
defparam \MDR_OUT[29]~I .input_register_mode = "none";
defparam \MDR_OUT[29]~I .input_sync_reset = "none";
defparam \MDR_OUT[29]~I .oe_async_reset = "none";
defparam \MDR_OUT[29]~I .oe_power_up = "low";
defparam \MDR_OUT[29]~I .oe_register_mode = "none";
defparam \MDR_OUT[29]~I .oe_sync_reset = "none";
defparam \MDR_OUT[29]~I .operation_mode = "output";
defparam \MDR_OUT[29]~I .output_async_reset = "none";
defparam \MDR_OUT[29]~I .output_power_up = "low";
defparam \MDR_OUT[29]~I .output_register_mode = "none";
defparam \MDR_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[28]~I (
	.datain(\inst1|inst1|inst23|inst12~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[28]));
// synopsys translate_off
defparam \MDR_OUT[28]~I .input_async_reset = "none";
defparam \MDR_OUT[28]~I .input_power_up = "low";
defparam \MDR_OUT[28]~I .input_register_mode = "none";
defparam \MDR_OUT[28]~I .input_sync_reset = "none";
defparam \MDR_OUT[28]~I .oe_async_reset = "none";
defparam \MDR_OUT[28]~I .oe_power_up = "low";
defparam \MDR_OUT[28]~I .oe_register_mode = "none";
defparam \MDR_OUT[28]~I .oe_sync_reset = "none";
defparam \MDR_OUT[28]~I .operation_mode = "output";
defparam \MDR_OUT[28]~I .output_async_reset = "none";
defparam \MDR_OUT[28]~I .output_power_up = "low";
defparam \MDR_OUT[28]~I .output_register_mode = "none";
defparam \MDR_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[27]~I (
	.datain(\inst1|inst1|inst23|inst16~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[27]));
// synopsys translate_off
defparam \MDR_OUT[27]~I .input_async_reset = "none";
defparam \MDR_OUT[27]~I .input_power_up = "low";
defparam \MDR_OUT[27]~I .input_register_mode = "none";
defparam \MDR_OUT[27]~I .input_sync_reset = "none";
defparam \MDR_OUT[27]~I .oe_async_reset = "none";
defparam \MDR_OUT[27]~I .oe_power_up = "low";
defparam \MDR_OUT[27]~I .oe_register_mode = "none";
defparam \MDR_OUT[27]~I .oe_sync_reset = "none";
defparam \MDR_OUT[27]~I .operation_mode = "output";
defparam \MDR_OUT[27]~I .output_async_reset = "none";
defparam \MDR_OUT[27]~I .output_power_up = "low";
defparam \MDR_OUT[27]~I .output_register_mode = "none";
defparam \MDR_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[26]~I (
	.datain(\inst1|inst1|inst23|inst20~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[26]));
// synopsys translate_off
defparam \MDR_OUT[26]~I .input_async_reset = "none";
defparam \MDR_OUT[26]~I .input_power_up = "low";
defparam \MDR_OUT[26]~I .input_register_mode = "none";
defparam \MDR_OUT[26]~I .input_sync_reset = "none";
defparam \MDR_OUT[26]~I .oe_async_reset = "none";
defparam \MDR_OUT[26]~I .oe_power_up = "low";
defparam \MDR_OUT[26]~I .oe_register_mode = "none";
defparam \MDR_OUT[26]~I .oe_sync_reset = "none";
defparam \MDR_OUT[26]~I .operation_mode = "output";
defparam \MDR_OUT[26]~I .output_async_reset = "none";
defparam \MDR_OUT[26]~I .output_power_up = "low";
defparam \MDR_OUT[26]~I .output_register_mode = "none";
defparam \MDR_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[25]~I (
	.datain(\inst1|inst1|inst23|inst24~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[25]));
// synopsys translate_off
defparam \MDR_OUT[25]~I .input_async_reset = "none";
defparam \MDR_OUT[25]~I .input_power_up = "low";
defparam \MDR_OUT[25]~I .input_register_mode = "none";
defparam \MDR_OUT[25]~I .input_sync_reset = "none";
defparam \MDR_OUT[25]~I .oe_async_reset = "none";
defparam \MDR_OUT[25]~I .oe_power_up = "low";
defparam \MDR_OUT[25]~I .oe_register_mode = "none";
defparam \MDR_OUT[25]~I .oe_sync_reset = "none";
defparam \MDR_OUT[25]~I .operation_mode = "output";
defparam \MDR_OUT[25]~I .output_async_reset = "none";
defparam \MDR_OUT[25]~I .output_power_up = "low";
defparam \MDR_OUT[25]~I .output_register_mode = "none";
defparam \MDR_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[24]~I (
	.datain(\inst1|inst1|inst23|inst28~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[24]));
// synopsys translate_off
defparam \MDR_OUT[24]~I .input_async_reset = "none";
defparam \MDR_OUT[24]~I .input_power_up = "low";
defparam \MDR_OUT[24]~I .input_register_mode = "none";
defparam \MDR_OUT[24]~I .input_sync_reset = "none";
defparam \MDR_OUT[24]~I .oe_async_reset = "none";
defparam \MDR_OUT[24]~I .oe_power_up = "low";
defparam \MDR_OUT[24]~I .oe_register_mode = "none";
defparam \MDR_OUT[24]~I .oe_sync_reset = "none";
defparam \MDR_OUT[24]~I .operation_mode = "output";
defparam \MDR_OUT[24]~I .output_async_reset = "none";
defparam \MDR_OUT[24]~I .output_power_up = "low";
defparam \MDR_OUT[24]~I .output_register_mode = "none";
defparam \MDR_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[23]~I (
	.datain(\inst1|inst1|inst22|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[23]));
// synopsys translate_off
defparam \MDR_OUT[23]~I .input_async_reset = "none";
defparam \MDR_OUT[23]~I .input_power_up = "low";
defparam \MDR_OUT[23]~I .input_register_mode = "none";
defparam \MDR_OUT[23]~I .input_sync_reset = "none";
defparam \MDR_OUT[23]~I .oe_async_reset = "none";
defparam \MDR_OUT[23]~I .oe_power_up = "low";
defparam \MDR_OUT[23]~I .oe_register_mode = "none";
defparam \MDR_OUT[23]~I .oe_sync_reset = "none";
defparam \MDR_OUT[23]~I .operation_mode = "output";
defparam \MDR_OUT[23]~I .output_async_reset = "none";
defparam \MDR_OUT[23]~I .output_power_up = "low";
defparam \MDR_OUT[23]~I .output_register_mode = "none";
defparam \MDR_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[22]~I (
	.datain(\inst1|inst1|inst22|inst5~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[22]));
// synopsys translate_off
defparam \MDR_OUT[22]~I .input_async_reset = "none";
defparam \MDR_OUT[22]~I .input_power_up = "low";
defparam \MDR_OUT[22]~I .input_register_mode = "none";
defparam \MDR_OUT[22]~I .input_sync_reset = "none";
defparam \MDR_OUT[22]~I .oe_async_reset = "none";
defparam \MDR_OUT[22]~I .oe_power_up = "low";
defparam \MDR_OUT[22]~I .oe_register_mode = "none";
defparam \MDR_OUT[22]~I .oe_sync_reset = "none";
defparam \MDR_OUT[22]~I .operation_mode = "output";
defparam \MDR_OUT[22]~I .output_async_reset = "none";
defparam \MDR_OUT[22]~I .output_power_up = "low";
defparam \MDR_OUT[22]~I .output_register_mode = "none";
defparam \MDR_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[21]~I (
	.datain(\inst1|inst1|inst22|inst8~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[21]));
// synopsys translate_off
defparam \MDR_OUT[21]~I .input_async_reset = "none";
defparam \MDR_OUT[21]~I .input_power_up = "low";
defparam \MDR_OUT[21]~I .input_register_mode = "none";
defparam \MDR_OUT[21]~I .input_sync_reset = "none";
defparam \MDR_OUT[21]~I .oe_async_reset = "none";
defparam \MDR_OUT[21]~I .oe_power_up = "low";
defparam \MDR_OUT[21]~I .oe_register_mode = "none";
defparam \MDR_OUT[21]~I .oe_sync_reset = "none";
defparam \MDR_OUT[21]~I .operation_mode = "output";
defparam \MDR_OUT[21]~I .output_async_reset = "none";
defparam \MDR_OUT[21]~I .output_power_up = "low";
defparam \MDR_OUT[21]~I .output_register_mode = "none";
defparam \MDR_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[20]~I (
	.datain(\inst1|inst1|inst22|inst12~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[20]));
// synopsys translate_off
defparam \MDR_OUT[20]~I .input_async_reset = "none";
defparam \MDR_OUT[20]~I .input_power_up = "low";
defparam \MDR_OUT[20]~I .input_register_mode = "none";
defparam \MDR_OUT[20]~I .input_sync_reset = "none";
defparam \MDR_OUT[20]~I .oe_async_reset = "none";
defparam \MDR_OUT[20]~I .oe_power_up = "low";
defparam \MDR_OUT[20]~I .oe_register_mode = "none";
defparam \MDR_OUT[20]~I .oe_sync_reset = "none";
defparam \MDR_OUT[20]~I .operation_mode = "output";
defparam \MDR_OUT[20]~I .output_async_reset = "none";
defparam \MDR_OUT[20]~I .output_power_up = "low";
defparam \MDR_OUT[20]~I .output_register_mode = "none";
defparam \MDR_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[19]~I (
	.datain(\inst1|inst1|inst22|inst16~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[19]));
// synopsys translate_off
defparam \MDR_OUT[19]~I .input_async_reset = "none";
defparam \MDR_OUT[19]~I .input_power_up = "low";
defparam \MDR_OUT[19]~I .input_register_mode = "none";
defparam \MDR_OUT[19]~I .input_sync_reset = "none";
defparam \MDR_OUT[19]~I .oe_async_reset = "none";
defparam \MDR_OUT[19]~I .oe_power_up = "low";
defparam \MDR_OUT[19]~I .oe_register_mode = "none";
defparam \MDR_OUT[19]~I .oe_sync_reset = "none";
defparam \MDR_OUT[19]~I .operation_mode = "output";
defparam \MDR_OUT[19]~I .output_async_reset = "none";
defparam \MDR_OUT[19]~I .output_power_up = "low";
defparam \MDR_OUT[19]~I .output_register_mode = "none";
defparam \MDR_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[18]~I (
	.datain(\inst1|inst1|inst22|inst20~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[18]));
// synopsys translate_off
defparam \MDR_OUT[18]~I .input_async_reset = "none";
defparam \MDR_OUT[18]~I .input_power_up = "low";
defparam \MDR_OUT[18]~I .input_register_mode = "none";
defparam \MDR_OUT[18]~I .input_sync_reset = "none";
defparam \MDR_OUT[18]~I .oe_async_reset = "none";
defparam \MDR_OUT[18]~I .oe_power_up = "low";
defparam \MDR_OUT[18]~I .oe_register_mode = "none";
defparam \MDR_OUT[18]~I .oe_sync_reset = "none";
defparam \MDR_OUT[18]~I .operation_mode = "output";
defparam \MDR_OUT[18]~I .output_async_reset = "none";
defparam \MDR_OUT[18]~I .output_power_up = "low";
defparam \MDR_OUT[18]~I .output_register_mode = "none";
defparam \MDR_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[17]~I (
	.datain(\inst1|inst1|inst22|inst24~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[17]));
// synopsys translate_off
defparam \MDR_OUT[17]~I .input_async_reset = "none";
defparam \MDR_OUT[17]~I .input_power_up = "low";
defparam \MDR_OUT[17]~I .input_register_mode = "none";
defparam \MDR_OUT[17]~I .input_sync_reset = "none";
defparam \MDR_OUT[17]~I .oe_async_reset = "none";
defparam \MDR_OUT[17]~I .oe_power_up = "low";
defparam \MDR_OUT[17]~I .oe_register_mode = "none";
defparam \MDR_OUT[17]~I .oe_sync_reset = "none";
defparam \MDR_OUT[17]~I .operation_mode = "output";
defparam \MDR_OUT[17]~I .output_async_reset = "none";
defparam \MDR_OUT[17]~I .output_power_up = "low";
defparam \MDR_OUT[17]~I .output_register_mode = "none";
defparam \MDR_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[16]~I (
	.datain(\inst1|inst1|inst22|inst28~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[16]));
// synopsys translate_off
defparam \MDR_OUT[16]~I .input_async_reset = "none";
defparam \MDR_OUT[16]~I .input_power_up = "low";
defparam \MDR_OUT[16]~I .input_register_mode = "none";
defparam \MDR_OUT[16]~I .input_sync_reset = "none";
defparam \MDR_OUT[16]~I .oe_async_reset = "none";
defparam \MDR_OUT[16]~I .oe_power_up = "low";
defparam \MDR_OUT[16]~I .oe_register_mode = "none";
defparam \MDR_OUT[16]~I .oe_sync_reset = "none";
defparam \MDR_OUT[16]~I .operation_mode = "output";
defparam \MDR_OUT[16]~I .output_async_reset = "none";
defparam \MDR_OUT[16]~I .output_power_up = "low";
defparam \MDR_OUT[16]~I .output_register_mode = "none";
defparam \MDR_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[15]~I (
	.datain(\inst1|inst1|inst20|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[15]));
// synopsys translate_off
defparam \MDR_OUT[15]~I .input_async_reset = "none";
defparam \MDR_OUT[15]~I .input_power_up = "low";
defparam \MDR_OUT[15]~I .input_register_mode = "none";
defparam \MDR_OUT[15]~I .input_sync_reset = "none";
defparam \MDR_OUT[15]~I .oe_async_reset = "none";
defparam \MDR_OUT[15]~I .oe_power_up = "low";
defparam \MDR_OUT[15]~I .oe_register_mode = "none";
defparam \MDR_OUT[15]~I .oe_sync_reset = "none";
defparam \MDR_OUT[15]~I .operation_mode = "output";
defparam \MDR_OUT[15]~I .output_async_reset = "none";
defparam \MDR_OUT[15]~I .output_power_up = "low";
defparam \MDR_OUT[15]~I .output_register_mode = "none";
defparam \MDR_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[14]~I (
	.datain(\inst1|inst1|inst20|inst5~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[14]));
// synopsys translate_off
defparam \MDR_OUT[14]~I .input_async_reset = "none";
defparam \MDR_OUT[14]~I .input_power_up = "low";
defparam \MDR_OUT[14]~I .input_register_mode = "none";
defparam \MDR_OUT[14]~I .input_sync_reset = "none";
defparam \MDR_OUT[14]~I .oe_async_reset = "none";
defparam \MDR_OUT[14]~I .oe_power_up = "low";
defparam \MDR_OUT[14]~I .oe_register_mode = "none";
defparam \MDR_OUT[14]~I .oe_sync_reset = "none";
defparam \MDR_OUT[14]~I .operation_mode = "output";
defparam \MDR_OUT[14]~I .output_async_reset = "none";
defparam \MDR_OUT[14]~I .output_power_up = "low";
defparam \MDR_OUT[14]~I .output_register_mode = "none";
defparam \MDR_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[13]~I (
	.datain(\inst1|inst1|inst20|inst8~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[13]));
// synopsys translate_off
defparam \MDR_OUT[13]~I .input_async_reset = "none";
defparam \MDR_OUT[13]~I .input_power_up = "low";
defparam \MDR_OUT[13]~I .input_register_mode = "none";
defparam \MDR_OUT[13]~I .input_sync_reset = "none";
defparam \MDR_OUT[13]~I .oe_async_reset = "none";
defparam \MDR_OUT[13]~I .oe_power_up = "low";
defparam \MDR_OUT[13]~I .oe_register_mode = "none";
defparam \MDR_OUT[13]~I .oe_sync_reset = "none";
defparam \MDR_OUT[13]~I .operation_mode = "output";
defparam \MDR_OUT[13]~I .output_async_reset = "none";
defparam \MDR_OUT[13]~I .output_power_up = "low";
defparam \MDR_OUT[13]~I .output_register_mode = "none";
defparam \MDR_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[12]~I (
	.datain(\inst1|inst1|inst20|inst12~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[12]));
// synopsys translate_off
defparam \MDR_OUT[12]~I .input_async_reset = "none";
defparam \MDR_OUT[12]~I .input_power_up = "low";
defparam \MDR_OUT[12]~I .input_register_mode = "none";
defparam \MDR_OUT[12]~I .input_sync_reset = "none";
defparam \MDR_OUT[12]~I .oe_async_reset = "none";
defparam \MDR_OUT[12]~I .oe_power_up = "low";
defparam \MDR_OUT[12]~I .oe_register_mode = "none";
defparam \MDR_OUT[12]~I .oe_sync_reset = "none";
defparam \MDR_OUT[12]~I .operation_mode = "output";
defparam \MDR_OUT[12]~I .output_async_reset = "none";
defparam \MDR_OUT[12]~I .output_power_up = "low";
defparam \MDR_OUT[12]~I .output_register_mode = "none";
defparam \MDR_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[11]~I (
	.datain(\inst1|inst1|inst20|inst16~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[11]));
// synopsys translate_off
defparam \MDR_OUT[11]~I .input_async_reset = "none";
defparam \MDR_OUT[11]~I .input_power_up = "low";
defparam \MDR_OUT[11]~I .input_register_mode = "none";
defparam \MDR_OUT[11]~I .input_sync_reset = "none";
defparam \MDR_OUT[11]~I .oe_async_reset = "none";
defparam \MDR_OUT[11]~I .oe_power_up = "low";
defparam \MDR_OUT[11]~I .oe_register_mode = "none";
defparam \MDR_OUT[11]~I .oe_sync_reset = "none";
defparam \MDR_OUT[11]~I .operation_mode = "output";
defparam \MDR_OUT[11]~I .output_async_reset = "none";
defparam \MDR_OUT[11]~I .output_power_up = "low";
defparam \MDR_OUT[11]~I .output_register_mode = "none";
defparam \MDR_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[10]~I (
	.datain(\inst1|inst1|inst20|inst20~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[10]));
// synopsys translate_off
defparam \MDR_OUT[10]~I .input_async_reset = "none";
defparam \MDR_OUT[10]~I .input_power_up = "low";
defparam \MDR_OUT[10]~I .input_register_mode = "none";
defparam \MDR_OUT[10]~I .input_sync_reset = "none";
defparam \MDR_OUT[10]~I .oe_async_reset = "none";
defparam \MDR_OUT[10]~I .oe_power_up = "low";
defparam \MDR_OUT[10]~I .oe_register_mode = "none";
defparam \MDR_OUT[10]~I .oe_sync_reset = "none";
defparam \MDR_OUT[10]~I .operation_mode = "output";
defparam \MDR_OUT[10]~I .output_async_reset = "none";
defparam \MDR_OUT[10]~I .output_power_up = "low";
defparam \MDR_OUT[10]~I .output_register_mode = "none";
defparam \MDR_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[9]~I (
	.datain(\inst1|inst1|inst20|inst24~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[9]));
// synopsys translate_off
defparam \MDR_OUT[9]~I .input_async_reset = "none";
defparam \MDR_OUT[9]~I .input_power_up = "low";
defparam \MDR_OUT[9]~I .input_register_mode = "none";
defparam \MDR_OUT[9]~I .input_sync_reset = "none";
defparam \MDR_OUT[9]~I .oe_async_reset = "none";
defparam \MDR_OUT[9]~I .oe_power_up = "low";
defparam \MDR_OUT[9]~I .oe_register_mode = "none";
defparam \MDR_OUT[9]~I .oe_sync_reset = "none";
defparam \MDR_OUT[9]~I .operation_mode = "output";
defparam \MDR_OUT[9]~I .output_async_reset = "none";
defparam \MDR_OUT[9]~I .output_power_up = "low";
defparam \MDR_OUT[9]~I .output_register_mode = "none";
defparam \MDR_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[8]~I (
	.datain(\inst1|inst1|inst20|inst28~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[8]));
// synopsys translate_off
defparam \MDR_OUT[8]~I .input_async_reset = "none";
defparam \MDR_OUT[8]~I .input_power_up = "low";
defparam \MDR_OUT[8]~I .input_register_mode = "none";
defparam \MDR_OUT[8]~I .input_sync_reset = "none";
defparam \MDR_OUT[8]~I .oe_async_reset = "none";
defparam \MDR_OUT[8]~I .oe_power_up = "low";
defparam \MDR_OUT[8]~I .oe_register_mode = "none";
defparam \MDR_OUT[8]~I .oe_sync_reset = "none";
defparam \MDR_OUT[8]~I .operation_mode = "output";
defparam \MDR_OUT[8]~I .output_async_reset = "none";
defparam \MDR_OUT[8]~I .output_power_up = "low";
defparam \MDR_OUT[8]~I .output_register_mode = "none";
defparam \MDR_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[7]~I (
	.datain(\inst1|inst1|inst|inst28~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[7]));
// synopsys translate_off
defparam \MDR_OUT[7]~I .input_async_reset = "none";
defparam \MDR_OUT[7]~I .input_power_up = "low";
defparam \MDR_OUT[7]~I .input_register_mode = "none";
defparam \MDR_OUT[7]~I .input_sync_reset = "none";
defparam \MDR_OUT[7]~I .oe_async_reset = "none";
defparam \MDR_OUT[7]~I .oe_power_up = "low";
defparam \MDR_OUT[7]~I .oe_register_mode = "none";
defparam \MDR_OUT[7]~I .oe_sync_reset = "none";
defparam \MDR_OUT[7]~I .operation_mode = "output";
defparam \MDR_OUT[7]~I .output_async_reset = "none";
defparam \MDR_OUT[7]~I .output_power_up = "low";
defparam \MDR_OUT[7]~I .output_register_mode = "none";
defparam \MDR_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[6]~I (
	.datain(\inst1|inst1|inst|inst24~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[6]));
// synopsys translate_off
defparam \MDR_OUT[6]~I .input_async_reset = "none";
defparam \MDR_OUT[6]~I .input_power_up = "low";
defparam \MDR_OUT[6]~I .input_register_mode = "none";
defparam \MDR_OUT[6]~I .input_sync_reset = "none";
defparam \MDR_OUT[6]~I .oe_async_reset = "none";
defparam \MDR_OUT[6]~I .oe_power_up = "low";
defparam \MDR_OUT[6]~I .oe_register_mode = "none";
defparam \MDR_OUT[6]~I .oe_sync_reset = "none";
defparam \MDR_OUT[6]~I .operation_mode = "output";
defparam \MDR_OUT[6]~I .output_async_reset = "none";
defparam \MDR_OUT[6]~I .output_power_up = "low";
defparam \MDR_OUT[6]~I .output_register_mode = "none";
defparam \MDR_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[5]~I (
	.datain(\inst1|inst1|inst|inst20~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[5]));
// synopsys translate_off
defparam \MDR_OUT[5]~I .input_async_reset = "none";
defparam \MDR_OUT[5]~I .input_power_up = "low";
defparam \MDR_OUT[5]~I .input_register_mode = "none";
defparam \MDR_OUT[5]~I .input_sync_reset = "none";
defparam \MDR_OUT[5]~I .oe_async_reset = "none";
defparam \MDR_OUT[5]~I .oe_power_up = "low";
defparam \MDR_OUT[5]~I .oe_register_mode = "none";
defparam \MDR_OUT[5]~I .oe_sync_reset = "none";
defparam \MDR_OUT[5]~I .operation_mode = "output";
defparam \MDR_OUT[5]~I .output_async_reset = "none";
defparam \MDR_OUT[5]~I .output_power_up = "low";
defparam \MDR_OUT[5]~I .output_register_mode = "none";
defparam \MDR_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[4]~I (
	.datain(\inst1|inst1|inst|inst16~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[4]));
// synopsys translate_off
defparam \MDR_OUT[4]~I .input_async_reset = "none";
defparam \MDR_OUT[4]~I .input_power_up = "low";
defparam \MDR_OUT[4]~I .input_register_mode = "none";
defparam \MDR_OUT[4]~I .input_sync_reset = "none";
defparam \MDR_OUT[4]~I .oe_async_reset = "none";
defparam \MDR_OUT[4]~I .oe_power_up = "low";
defparam \MDR_OUT[4]~I .oe_register_mode = "none";
defparam \MDR_OUT[4]~I .oe_sync_reset = "none";
defparam \MDR_OUT[4]~I .operation_mode = "output";
defparam \MDR_OUT[4]~I .output_async_reset = "none";
defparam \MDR_OUT[4]~I .output_power_up = "low";
defparam \MDR_OUT[4]~I .output_register_mode = "none";
defparam \MDR_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[3]~I (
	.datain(\inst1|inst1|inst|inst12~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[3]));
// synopsys translate_off
defparam \MDR_OUT[3]~I .input_async_reset = "none";
defparam \MDR_OUT[3]~I .input_power_up = "low";
defparam \MDR_OUT[3]~I .input_register_mode = "none";
defparam \MDR_OUT[3]~I .input_sync_reset = "none";
defparam \MDR_OUT[3]~I .oe_async_reset = "none";
defparam \MDR_OUT[3]~I .oe_power_up = "low";
defparam \MDR_OUT[3]~I .oe_register_mode = "none";
defparam \MDR_OUT[3]~I .oe_sync_reset = "none";
defparam \MDR_OUT[3]~I .operation_mode = "output";
defparam \MDR_OUT[3]~I .output_async_reset = "none";
defparam \MDR_OUT[3]~I .output_power_up = "low";
defparam \MDR_OUT[3]~I .output_register_mode = "none";
defparam \MDR_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[2]~I (
	.datain(\inst1|inst1|inst|inst8~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[2]));
// synopsys translate_off
defparam \MDR_OUT[2]~I .input_async_reset = "none";
defparam \MDR_OUT[2]~I .input_power_up = "low";
defparam \MDR_OUT[2]~I .input_register_mode = "none";
defparam \MDR_OUT[2]~I .input_sync_reset = "none";
defparam \MDR_OUT[2]~I .oe_async_reset = "none";
defparam \MDR_OUT[2]~I .oe_power_up = "low";
defparam \MDR_OUT[2]~I .oe_register_mode = "none";
defparam \MDR_OUT[2]~I .oe_sync_reset = "none";
defparam \MDR_OUT[2]~I .operation_mode = "output";
defparam \MDR_OUT[2]~I .output_async_reset = "none";
defparam \MDR_OUT[2]~I .output_power_up = "low";
defparam \MDR_OUT[2]~I .output_register_mode = "none";
defparam \MDR_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[1]~I (
	.datain(\inst1|inst1|inst|inst5~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[1]));
// synopsys translate_off
defparam \MDR_OUT[1]~I .input_async_reset = "none";
defparam \MDR_OUT[1]~I .input_power_up = "low";
defparam \MDR_OUT[1]~I .input_register_mode = "none";
defparam \MDR_OUT[1]~I .input_sync_reset = "none";
defparam \MDR_OUT[1]~I .oe_async_reset = "none";
defparam \MDR_OUT[1]~I .oe_power_up = "low";
defparam \MDR_OUT[1]~I .oe_register_mode = "none";
defparam \MDR_OUT[1]~I .oe_sync_reset = "none";
defparam \MDR_OUT[1]~I .operation_mode = "output";
defparam \MDR_OUT[1]~I .output_async_reset = "none";
defparam \MDR_OUT[1]~I .output_power_up = "low";
defparam \MDR_OUT[1]~I .output_register_mode = "none";
defparam \MDR_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MDR_OUT[0]~I (
	.datain(\inst1|inst1|inst|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_OUT[0]));
// synopsys translate_off
defparam \MDR_OUT[0]~I .input_async_reset = "none";
defparam \MDR_OUT[0]~I .input_power_up = "low";
defparam \MDR_OUT[0]~I .input_register_mode = "none";
defparam \MDR_OUT[0]~I .input_sync_reset = "none";
defparam \MDR_OUT[0]~I .oe_async_reset = "none";
defparam \MDR_OUT[0]~I .oe_power_up = "low";
defparam \MDR_OUT[0]~I .oe_register_mode = "none";
defparam \MDR_OUT[0]~I .oe_sync_reset = "none";
defparam \MDR_OUT[0]~I .operation_mode = "output";
defparam \MDR_OUT[0]~I .output_async_reset = "none";
defparam \MDR_OUT[0]~I .output_power_up = "low";
defparam \MDR_OUT[0]~I .output_register_mode = "none";
defparam \MDR_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[31]~I (
	.datain(\inst9|inst42|inst5[31]~29_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[31]));
// synopsys translate_off
defparam \OUT_B[31]~I .input_async_reset = "none";
defparam \OUT_B[31]~I .input_power_up = "low";
defparam \OUT_B[31]~I .input_register_mode = "none";
defparam \OUT_B[31]~I .input_sync_reset = "none";
defparam \OUT_B[31]~I .oe_async_reset = "none";
defparam \OUT_B[31]~I .oe_power_up = "low";
defparam \OUT_B[31]~I .oe_register_mode = "none";
defparam \OUT_B[31]~I .oe_sync_reset = "none";
defparam \OUT_B[31]~I .operation_mode = "output";
defparam \OUT_B[31]~I .output_async_reset = "none";
defparam \OUT_B[31]~I .output_power_up = "low";
defparam \OUT_B[31]~I .output_register_mode = "none";
defparam \OUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[30]~I (
	.datain(\inst9|inst42|inst5[30]~35_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[30]));
// synopsys translate_off
defparam \OUT_B[30]~I .input_async_reset = "none";
defparam \OUT_B[30]~I .input_power_up = "low";
defparam \OUT_B[30]~I .input_register_mode = "none";
defparam \OUT_B[30]~I .input_sync_reset = "none";
defparam \OUT_B[30]~I .oe_async_reset = "none";
defparam \OUT_B[30]~I .oe_power_up = "low";
defparam \OUT_B[30]~I .oe_register_mode = "none";
defparam \OUT_B[30]~I .oe_sync_reset = "none";
defparam \OUT_B[30]~I .operation_mode = "output";
defparam \OUT_B[30]~I .output_async_reset = "none";
defparam \OUT_B[30]~I .output_power_up = "low";
defparam \OUT_B[30]~I .output_register_mode = "none";
defparam \OUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[29]~I (
	.datain(\inst9|inst42|inst5[29]~40_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[29]));
// synopsys translate_off
defparam \OUT_B[29]~I .input_async_reset = "none";
defparam \OUT_B[29]~I .input_power_up = "low";
defparam \OUT_B[29]~I .input_register_mode = "none";
defparam \OUT_B[29]~I .input_sync_reset = "none";
defparam \OUT_B[29]~I .oe_async_reset = "none";
defparam \OUT_B[29]~I .oe_power_up = "low";
defparam \OUT_B[29]~I .oe_register_mode = "none";
defparam \OUT_B[29]~I .oe_sync_reset = "none";
defparam \OUT_B[29]~I .operation_mode = "output";
defparam \OUT_B[29]~I .output_async_reset = "none";
defparam \OUT_B[29]~I .output_power_up = "low";
defparam \OUT_B[29]~I .output_register_mode = "none";
defparam \OUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[28]~I (
	.datain(\inst9|inst42|inst5[28]~45_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[28]));
// synopsys translate_off
defparam \OUT_B[28]~I .input_async_reset = "none";
defparam \OUT_B[28]~I .input_power_up = "low";
defparam \OUT_B[28]~I .input_register_mode = "none";
defparam \OUT_B[28]~I .input_sync_reset = "none";
defparam \OUT_B[28]~I .oe_async_reset = "none";
defparam \OUT_B[28]~I .oe_power_up = "low";
defparam \OUT_B[28]~I .oe_register_mode = "none";
defparam \OUT_B[28]~I .oe_sync_reset = "none";
defparam \OUT_B[28]~I .operation_mode = "output";
defparam \OUT_B[28]~I .output_async_reset = "none";
defparam \OUT_B[28]~I .output_power_up = "low";
defparam \OUT_B[28]~I .output_register_mode = "none";
defparam \OUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[27]~I (
	.datain(\inst9|inst42|inst5[27]~50_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[27]));
// synopsys translate_off
defparam \OUT_B[27]~I .input_async_reset = "none";
defparam \OUT_B[27]~I .input_power_up = "low";
defparam \OUT_B[27]~I .input_register_mode = "none";
defparam \OUT_B[27]~I .input_sync_reset = "none";
defparam \OUT_B[27]~I .oe_async_reset = "none";
defparam \OUT_B[27]~I .oe_power_up = "low";
defparam \OUT_B[27]~I .oe_register_mode = "none";
defparam \OUT_B[27]~I .oe_sync_reset = "none";
defparam \OUT_B[27]~I .operation_mode = "output";
defparam \OUT_B[27]~I .output_async_reset = "none";
defparam \OUT_B[27]~I .output_power_up = "low";
defparam \OUT_B[27]~I .output_register_mode = "none";
defparam \OUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[26]~I (
	.datain(\inst9|inst42|inst5[26]~55_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[26]));
// synopsys translate_off
defparam \OUT_B[26]~I .input_async_reset = "none";
defparam \OUT_B[26]~I .input_power_up = "low";
defparam \OUT_B[26]~I .input_register_mode = "none";
defparam \OUT_B[26]~I .input_sync_reset = "none";
defparam \OUT_B[26]~I .oe_async_reset = "none";
defparam \OUT_B[26]~I .oe_power_up = "low";
defparam \OUT_B[26]~I .oe_register_mode = "none";
defparam \OUT_B[26]~I .oe_sync_reset = "none";
defparam \OUT_B[26]~I .operation_mode = "output";
defparam \OUT_B[26]~I .output_async_reset = "none";
defparam \OUT_B[26]~I .output_power_up = "low";
defparam \OUT_B[26]~I .output_register_mode = "none";
defparam \OUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[25]~I (
	.datain(\inst9|inst42|inst5[25]~60_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[25]));
// synopsys translate_off
defparam \OUT_B[25]~I .input_async_reset = "none";
defparam \OUT_B[25]~I .input_power_up = "low";
defparam \OUT_B[25]~I .input_register_mode = "none";
defparam \OUT_B[25]~I .input_sync_reset = "none";
defparam \OUT_B[25]~I .oe_async_reset = "none";
defparam \OUT_B[25]~I .oe_power_up = "low";
defparam \OUT_B[25]~I .oe_register_mode = "none";
defparam \OUT_B[25]~I .oe_sync_reset = "none";
defparam \OUT_B[25]~I .operation_mode = "output";
defparam \OUT_B[25]~I .output_async_reset = "none";
defparam \OUT_B[25]~I .output_power_up = "low";
defparam \OUT_B[25]~I .output_register_mode = "none";
defparam \OUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[24]~I (
	.datain(\inst9|inst42|inst5[24]~65_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[24]));
// synopsys translate_off
defparam \OUT_B[24]~I .input_async_reset = "none";
defparam \OUT_B[24]~I .input_power_up = "low";
defparam \OUT_B[24]~I .input_register_mode = "none";
defparam \OUT_B[24]~I .input_sync_reset = "none";
defparam \OUT_B[24]~I .oe_async_reset = "none";
defparam \OUT_B[24]~I .oe_power_up = "low";
defparam \OUT_B[24]~I .oe_register_mode = "none";
defparam \OUT_B[24]~I .oe_sync_reset = "none";
defparam \OUT_B[24]~I .operation_mode = "output";
defparam \OUT_B[24]~I .output_async_reset = "none";
defparam \OUT_B[24]~I .output_power_up = "low";
defparam \OUT_B[24]~I .output_register_mode = "none";
defparam \OUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[23]~I (
	.datain(\inst9|inst42|inst5[23]~70_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[23]));
// synopsys translate_off
defparam \OUT_B[23]~I .input_async_reset = "none";
defparam \OUT_B[23]~I .input_power_up = "low";
defparam \OUT_B[23]~I .input_register_mode = "none";
defparam \OUT_B[23]~I .input_sync_reset = "none";
defparam \OUT_B[23]~I .oe_async_reset = "none";
defparam \OUT_B[23]~I .oe_power_up = "low";
defparam \OUT_B[23]~I .oe_register_mode = "none";
defparam \OUT_B[23]~I .oe_sync_reset = "none";
defparam \OUT_B[23]~I .operation_mode = "output";
defparam \OUT_B[23]~I .output_async_reset = "none";
defparam \OUT_B[23]~I .output_power_up = "low";
defparam \OUT_B[23]~I .output_register_mode = "none";
defparam \OUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[22]~I (
	.datain(\inst9|inst42|inst5[22]~75_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[22]));
// synopsys translate_off
defparam \OUT_B[22]~I .input_async_reset = "none";
defparam \OUT_B[22]~I .input_power_up = "low";
defparam \OUT_B[22]~I .input_register_mode = "none";
defparam \OUT_B[22]~I .input_sync_reset = "none";
defparam \OUT_B[22]~I .oe_async_reset = "none";
defparam \OUT_B[22]~I .oe_power_up = "low";
defparam \OUT_B[22]~I .oe_register_mode = "none";
defparam \OUT_B[22]~I .oe_sync_reset = "none";
defparam \OUT_B[22]~I .operation_mode = "output";
defparam \OUT_B[22]~I .output_async_reset = "none";
defparam \OUT_B[22]~I .output_power_up = "low";
defparam \OUT_B[22]~I .output_register_mode = "none";
defparam \OUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[21]~I (
	.datain(\inst9|inst42|inst5[21]~80_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[21]));
// synopsys translate_off
defparam \OUT_B[21]~I .input_async_reset = "none";
defparam \OUT_B[21]~I .input_power_up = "low";
defparam \OUT_B[21]~I .input_register_mode = "none";
defparam \OUT_B[21]~I .input_sync_reset = "none";
defparam \OUT_B[21]~I .oe_async_reset = "none";
defparam \OUT_B[21]~I .oe_power_up = "low";
defparam \OUT_B[21]~I .oe_register_mode = "none";
defparam \OUT_B[21]~I .oe_sync_reset = "none";
defparam \OUT_B[21]~I .operation_mode = "output";
defparam \OUT_B[21]~I .output_async_reset = "none";
defparam \OUT_B[21]~I .output_power_up = "low";
defparam \OUT_B[21]~I .output_register_mode = "none";
defparam \OUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[20]~I (
	.datain(\inst9|inst42|inst5[20]~85_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[20]));
// synopsys translate_off
defparam \OUT_B[20]~I .input_async_reset = "none";
defparam \OUT_B[20]~I .input_power_up = "low";
defparam \OUT_B[20]~I .input_register_mode = "none";
defparam \OUT_B[20]~I .input_sync_reset = "none";
defparam \OUT_B[20]~I .oe_async_reset = "none";
defparam \OUT_B[20]~I .oe_power_up = "low";
defparam \OUT_B[20]~I .oe_register_mode = "none";
defparam \OUT_B[20]~I .oe_sync_reset = "none";
defparam \OUT_B[20]~I .operation_mode = "output";
defparam \OUT_B[20]~I .output_async_reset = "none";
defparam \OUT_B[20]~I .output_power_up = "low";
defparam \OUT_B[20]~I .output_register_mode = "none";
defparam \OUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[19]~I (
	.datain(\inst9|inst42|inst5[19]~90_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[19]));
// synopsys translate_off
defparam \OUT_B[19]~I .input_async_reset = "none";
defparam \OUT_B[19]~I .input_power_up = "low";
defparam \OUT_B[19]~I .input_register_mode = "none";
defparam \OUT_B[19]~I .input_sync_reset = "none";
defparam \OUT_B[19]~I .oe_async_reset = "none";
defparam \OUT_B[19]~I .oe_power_up = "low";
defparam \OUT_B[19]~I .oe_register_mode = "none";
defparam \OUT_B[19]~I .oe_sync_reset = "none";
defparam \OUT_B[19]~I .operation_mode = "output";
defparam \OUT_B[19]~I .output_async_reset = "none";
defparam \OUT_B[19]~I .output_power_up = "low";
defparam \OUT_B[19]~I .output_register_mode = "none";
defparam \OUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[18]~I (
	.datain(\inst9|inst42|inst5[18]~95_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[18]));
// synopsys translate_off
defparam \OUT_B[18]~I .input_async_reset = "none";
defparam \OUT_B[18]~I .input_power_up = "low";
defparam \OUT_B[18]~I .input_register_mode = "none";
defparam \OUT_B[18]~I .input_sync_reset = "none";
defparam \OUT_B[18]~I .oe_async_reset = "none";
defparam \OUT_B[18]~I .oe_power_up = "low";
defparam \OUT_B[18]~I .oe_register_mode = "none";
defparam \OUT_B[18]~I .oe_sync_reset = "none";
defparam \OUT_B[18]~I .operation_mode = "output";
defparam \OUT_B[18]~I .output_async_reset = "none";
defparam \OUT_B[18]~I .output_power_up = "low";
defparam \OUT_B[18]~I .output_register_mode = "none";
defparam \OUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[17]~I (
	.datain(\inst9|inst42|inst5[17]~100_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[17]));
// synopsys translate_off
defparam \OUT_B[17]~I .input_async_reset = "none";
defparam \OUT_B[17]~I .input_power_up = "low";
defparam \OUT_B[17]~I .input_register_mode = "none";
defparam \OUT_B[17]~I .input_sync_reset = "none";
defparam \OUT_B[17]~I .oe_async_reset = "none";
defparam \OUT_B[17]~I .oe_power_up = "low";
defparam \OUT_B[17]~I .oe_register_mode = "none";
defparam \OUT_B[17]~I .oe_sync_reset = "none";
defparam \OUT_B[17]~I .operation_mode = "output";
defparam \OUT_B[17]~I .output_async_reset = "none";
defparam \OUT_B[17]~I .output_power_up = "low";
defparam \OUT_B[17]~I .output_register_mode = "none";
defparam \OUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[16]~I (
	.datain(\inst9|inst42|inst5[16]~105_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[16]));
// synopsys translate_off
defparam \OUT_B[16]~I .input_async_reset = "none";
defparam \OUT_B[16]~I .input_power_up = "low";
defparam \OUT_B[16]~I .input_register_mode = "none";
defparam \OUT_B[16]~I .input_sync_reset = "none";
defparam \OUT_B[16]~I .oe_async_reset = "none";
defparam \OUT_B[16]~I .oe_power_up = "low";
defparam \OUT_B[16]~I .oe_register_mode = "none";
defparam \OUT_B[16]~I .oe_sync_reset = "none";
defparam \OUT_B[16]~I .operation_mode = "output";
defparam \OUT_B[16]~I .output_async_reset = "none";
defparam \OUT_B[16]~I .output_power_up = "low";
defparam \OUT_B[16]~I .output_register_mode = "none";
defparam \OUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[15]~I (
	.datain(\inst9|inst42|inst5[15]~110_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[15]));
// synopsys translate_off
defparam \OUT_B[15]~I .input_async_reset = "none";
defparam \OUT_B[15]~I .input_power_up = "low";
defparam \OUT_B[15]~I .input_register_mode = "none";
defparam \OUT_B[15]~I .input_sync_reset = "none";
defparam \OUT_B[15]~I .oe_async_reset = "none";
defparam \OUT_B[15]~I .oe_power_up = "low";
defparam \OUT_B[15]~I .oe_register_mode = "none";
defparam \OUT_B[15]~I .oe_sync_reset = "none";
defparam \OUT_B[15]~I .operation_mode = "output";
defparam \OUT_B[15]~I .output_async_reset = "none";
defparam \OUT_B[15]~I .output_power_up = "low";
defparam \OUT_B[15]~I .output_register_mode = "none";
defparam \OUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[14]~I (
	.datain(\inst9|inst42|inst5[14]~115_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[14]));
// synopsys translate_off
defparam \OUT_B[14]~I .input_async_reset = "none";
defparam \OUT_B[14]~I .input_power_up = "low";
defparam \OUT_B[14]~I .input_register_mode = "none";
defparam \OUT_B[14]~I .input_sync_reset = "none";
defparam \OUT_B[14]~I .oe_async_reset = "none";
defparam \OUT_B[14]~I .oe_power_up = "low";
defparam \OUT_B[14]~I .oe_register_mode = "none";
defparam \OUT_B[14]~I .oe_sync_reset = "none";
defparam \OUT_B[14]~I .operation_mode = "output";
defparam \OUT_B[14]~I .output_async_reset = "none";
defparam \OUT_B[14]~I .output_power_up = "low";
defparam \OUT_B[14]~I .output_register_mode = "none";
defparam \OUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[13]~I (
	.datain(\inst9|inst42|inst5[13]~120_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[13]));
// synopsys translate_off
defparam \OUT_B[13]~I .input_async_reset = "none";
defparam \OUT_B[13]~I .input_power_up = "low";
defparam \OUT_B[13]~I .input_register_mode = "none";
defparam \OUT_B[13]~I .input_sync_reset = "none";
defparam \OUT_B[13]~I .oe_async_reset = "none";
defparam \OUT_B[13]~I .oe_power_up = "low";
defparam \OUT_B[13]~I .oe_register_mode = "none";
defparam \OUT_B[13]~I .oe_sync_reset = "none";
defparam \OUT_B[13]~I .operation_mode = "output";
defparam \OUT_B[13]~I .output_async_reset = "none";
defparam \OUT_B[13]~I .output_power_up = "low";
defparam \OUT_B[13]~I .output_register_mode = "none";
defparam \OUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[12]~I (
	.datain(\inst9|inst42|inst5[12]~125_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[12]));
// synopsys translate_off
defparam \OUT_B[12]~I .input_async_reset = "none";
defparam \OUT_B[12]~I .input_power_up = "low";
defparam \OUT_B[12]~I .input_register_mode = "none";
defparam \OUT_B[12]~I .input_sync_reset = "none";
defparam \OUT_B[12]~I .oe_async_reset = "none";
defparam \OUT_B[12]~I .oe_power_up = "low";
defparam \OUT_B[12]~I .oe_register_mode = "none";
defparam \OUT_B[12]~I .oe_sync_reset = "none";
defparam \OUT_B[12]~I .operation_mode = "output";
defparam \OUT_B[12]~I .output_async_reset = "none";
defparam \OUT_B[12]~I .output_power_up = "low";
defparam \OUT_B[12]~I .output_register_mode = "none";
defparam \OUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[11]~I (
	.datain(\inst9|inst42|inst5[11]~130_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[11]));
// synopsys translate_off
defparam \OUT_B[11]~I .input_async_reset = "none";
defparam \OUT_B[11]~I .input_power_up = "low";
defparam \OUT_B[11]~I .input_register_mode = "none";
defparam \OUT_B[11]~I .input_sync_reset = "none";
defparam \OUT_B[11]~I .oe_async_reset = "none";
defparam \OUT_B[11]~I .oe_power_up = "low";
defparam \OUT_B[11]~I .oe_register_mode = "none";
defparam \OUT_B[11]~I .oe_sync_reset = "none";
defparam \OUT_B[11]~I .operation_mode = "output";
defparam \OUT_B[11]~I .output_async_reset = "none";
defparam \OUT_B[11]~I .output_power_up = "low";
defparam \OUT_B[11]~I .output_register_mode = "none";
defparam \OUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[10]~I (
	.datain(\inst9|inst42|inst5[10]~135_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[10]));
// synopsys translate_off
defparam \OUT_B[10]~I .input_async_reset = "none";
defparam \OUT_B[10]~I .input_power_up = "low";
defparam \OUT_B[10]~I .input_register_mode = "none";
defparam \OUT_B[10]~I .input_sync_reset = "none";
defparam \OUT_B[10]~I .oe_async_reset = "none";
defparam \OUT_B[10]~I .oe_power_up = "low";
defparam \OUT_B[10]~I .oe_register_mode = "none";
defparam \OUT_B[10]~I .oe_sync_reset = "none";
defparam \OUT_B[10]~I .operation_mode = "output";
defparam \OUT_B[10]~I .output_async_reset = "none";
defparam \OUT_B[10]~I .output_power_up = "low";
defparam \OUT_B[10]~I .output_register_mode = "none";
defparam \OUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[9]~I (
	.datain(\inst9|inst42|inst5[9]~140_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[9]));
// synopsys translate_off
defparam \OUT_B[9]~I .input_async_reset = "none";
defparam \OUT_B[9]~I .input_power_up = "low";
defparam \OUT_B[9]~I .input_register_mode = "none";
defparam \OUT_B[9]~I .input_sync_reset = "none";
defparam \OUT_B[9]~I .oe_async_reset = "none";
defparam \OUT_B[9]~I .oe_power_up = "low";
defparam \OUT_B[9]~I .oe_register_mode = "none";
defparam \OUT_B[9]~I .oe_sync_reset = "none";
defparam \OUT_B[9]~I .operation_mode = "output";
defparam \OUT_B[9]~I .output_async_reset = "none";
defparam \OUT_B[9]~I .output_power_up = "low";
defparam \OUT_B[9]~I .output_register_mode = "none";
defparam \OUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[8]~I (
	.datain(\inst9|inst42|inst5[8]~145_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[8]));
// synopsys translate_off
defparam \OUT_B[8]~I .input_async_reset = "none";
defparam \OUT_B[8]~I .input_power_up = "low";
defparam \OUT_B[8]~I .input_register_mode = "none";
defparam \OUT_B[8]~I .input_sync_reset = "none";
defparam \OUT_B[8]~I .oe_async_reset = "none";
defparam \OUT_B[8]~I .oe_power_up = "low";
defparam \OUT_B[8]~I .oe_register_mode = "none";
defparam \OUT_B[8]~I .oe_sync_reset = "none";
defparam \OUT_B[8]~I .operation_mode = "output";
defparam \OUT_B[8]~I .output_async_reset = "none";
defparam \OUT_B[8]~I .output_power_up = "low";
defparam \OUT_B[8]~I .output_register_mode = "none";
defparam \OUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[7]~I (
	.datain(\inst1|inst1|inst5[7]~13_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[7]));
// synopsys translate_off
defparam \OUT_B[7]~I .input_async_reset = "none";
defparam \OUT_B[7]~I .input_power_up = "low";
defparam \OUT_B[7]~I .input_register_mode = "none";
defparam \OUT_B[7]~I .input_sync_reset = "none";
defparam \OUT_B[7]~I .oe_async_reset = "none";
defparam \OUT_B[7]~I .oe_power_up = "low";
defparam \OUT_B[7]~I .oe_register_mode = "none";
defparam \OUT_B[7]~I .oe_sync_reset = "none";
defparam \OUT_B[7]~I .operation_mode = "output";
defparam \OUT_B[7]~I .output_async_reset = "none";
defparam \OUT_B[7]~I .output_power_up = "low";
defparam \OUT_B[7]~I .output_register_mode = "none";
defparam \OUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[6]~I (
	.datain(\inst1|inst1|inst5[6]~19_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[6]));
// synopsys translate_off
defparam \OUT_B[6]~I .input_async_reset = "none";
defparam \OUT_B[6]~I .input_power_up = "low";
defparam \OUT_B[6]~I .input_register_mode = "none";
defparam \OUT_B[6]~I .input_sync_reset = "none";
defparam \OUT_B[6]~I .oe_async_reset = "none";
defparam \OUT_B[6]~I .oe_power_up = "low";
defparam \OUT_B[6]~I .oe_register_mode = "none";
defparam \OUT_B[6]~I .oe_sync_reset = "none";
defparam \OUT_B[6]~I .operation_mode = "output";
defparam \OUT_B[6]~I .output_async_reset = "none";
defparam \OUT_B[6]~I .output_power_up = "low";
defparam \OUT_B[6]~I .output_register_mode = "none";
defparam \OUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[5]~I (
	.datain(\inst1|inst1|inst5[5]~25_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[5]));
// synopsys translate_off
defparam \OUT_B[5]~I .input_async_reset = "none";
defparam \OUT_B[5]~I .input_power_up = "low";
defparam \OUT_B[5]~I .input_register_mode = "none";
defparam \OUT_B[5]~I .input_sync_reset = "none";
defparam \OUT_B[5]~I .oe_async_reset = "none";
defparam \OUT_B[5]~I .oe_power_up = "low";
defparam \OUT_B[5]~I .oe_register_mode = "none";
defparam \OUT_B[5]~I .oe_sync_reset = "none";
defparam \OUT_B[5]~I .operation_mode = "output";
defparam \OUT_B[5]~I .output_async_reset = "none";
defparam \OUT_B[5]~I .output_power_up = "low";
defparam \OUT_B[5]~I .output_register_mode = "none";
defparam \OUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[4]~I (
	.datain(\inst1|inst1|inst5[4]~31_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[4]));
// synopsys translate_off
defparam \OUT_B[4]~I .input_async_reset = "none";
defparam \OUT_B[4]~I .input_power_up = "low";
defparam \OUT_B[4]~I .input_register_mode = "none";
defparam \OUT_B[4]~I .input_sync_reset = "none";
defparam \OUT_B[4]~I .oe_async_reset = "none";
defparam \OUT_B[4]~I .oe_power_up = "low";
defparam \OUT_B[4]~I .oe_register_mode = "none";
defparam \OUT_B[4]~I .oe_sync_reset = "none";
defparam \OUT_B[4]~I .operation_mode = "output";
defparam \OUT_B[4]~I .output_async_reset = "none";
defparam \OUT_B[4]~I .output_power_up = "low";
defparam \OUT_B[4]~I .output_register_mode = "none";
defparam \OUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[3]~I (
	.datain(\inst1|inst1|inst5[3]~37_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[3]));
// synopsys translate_off
defparam \OUT_B[3]~I .input_async_reset = "none";
defparam \OUT_B[3]~I .input_power_up = "low";
defparam \OUT_B[3]~I .input_register_mode = "none";
defparam \OUT_B[3]~I .input_sync_reset = "none";
defparam \OUT_B[3]~I .oe_async_reset = "none";
defparam \OUT_B[3]~I .oe_power_up = "low";
defparam \OUT_B[3]~I .oe_register_mode = "none";
defparam \OUT_B[3]~I .oe_sync_reset = "none";
defparam \OUT_B[3]~I .operation_mode = "output";
defparam \OUT_B[3]~I .output_async_reset = "none";
defparam \OUT_B[3]~I .output_power_up = "low";
defparam \OUT_B[3]~I .output_register_mode = "none";
defparam \OUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[2]~I (
	.datain(\inst1|inst1|inst5[2]~43_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[2]));
// synopsys translate_off
defparam \OUT_B[2]~I .input_async_reset = "none";
defparam \OUT_B[2]~I .input_power_up = "low";
defparam \OUT_B[2]~I .input_register_mode = "none";
defparam \OUT_B[2]~I .input_sync_reset = "none";
defparam \OUT_B[2]~I .oe_async_reset = "none";
defparam \OUT_B[2]~I .oe_power_up = "low";
defparam \OUT_B[2]~I .oe_register_mode = "none";
defparam \OUT_B[2]~I .oe_sync_reset = "none";
defparam \OUT_B[2]~I .operation_mode = "output";
defparam \OUT_B[2]~I .output_async_reset = "none";
defparam \OUT_B[2]~I .output_power_up = "low";
defparam \OUT_B[2]~I .output_register_mode = "none";
defparam \OUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[1]~I (
	.datain(\inst1|inst1|inst5[1]~49_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[1]));
// synopsys translate_off
defparam \OUT_B[1]~I .input_async_reset = "none";
defparam \OUT_B[1]~I .input_power_up = "low";
defparam \OUT_B[1]~I .input_register_mode = "none";
defparam \OUT_B[1]~I .input_sync_reset = "none";
defparam \OUT_B[1]~I .oe_async_reset = "none";
defparam \OUT_B[1]~I .oe_power_up = "low";
defparam \OUT_B[1]~I .oe_register_mode = "none";
defparam \OUT_B[1]~I .oe_sync_reset = "none";
defparam \OUT_B[1]~I .operation_mode = "output";
defparam \OUT_B[1]~I .output_async_reset = "none";
defparam \OUT_B[1]~I .output_power_up = "low";
defparam \OUT_B[1]~I .output_register_mode = "none";
defparam \OUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[0]~I (
	.datain(\inst1|inst1|inst5[0]~55_combout ),
	.oe(\inst9|inst42|inst5[31]~30_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[0]));
// synopsys translate_off
defparam \OUT_B[0]~I .input_async_reset = "none";
defparam \OUT_B[0]~I .input_power_up = "low";
defparam \OUT_B[0]~I .input_register_mode = "none";
defparam \OUT_B[0]~I .input_sync_reset = "none";
defparam \OUT_B[0]~I .oe_async_reset = "none";
defparam \OUT_B[0]~I .oe_power_up = "low";
defparam \OUT_B[0]~I .oe_register_mode = "none";
defparam \OUT_B[0]~I .oe_sync_reset = "none";
defparam \OUT_B[0]~I .operation_mode = "output";
defparam \OUT_B[0]~I .output_async_reset = "none";
defparam \OUT_B[0]~I .output_power_up = "low";
defparam \OUT_B[0]~I .output_register_mode = "none";
defparam \OUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[31]~I (
	.datain(\inst|inst1|inst23|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[31]));
// synopsys translate_off
defparam \MAR_OUT[31]~I .input_async_reset = "none";
defparam \MAR_OUT[31]~I .input_power_up = "low";
defparam \MAR_OUT[31]~I .input_register_mode = "none";
defparam \MAR_OUT[31]~I .input_sync_reset = "none";
defparam \MAR_OUT[31]~I .oe_async_reset = "none";
defparam \MAR_OUT[31]~I .oe_power_up = "low";
defparam \MAR_OUT[31]~I .oe_register_mode = "none";
defparam \MAR_OUT[31]~I .oe_sync_reset = "none";
defparam \MAR_OUT[31]~I .operation_mode = "output";
defparam \MAR_OUT[31]~I .output_async_reset = "none";
defparam \MAR_OUT[31]~I .output_power_up = "low";
defparam \MAR_OUT[31]~I .output_register_mode = "none";
defparam \MAR_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[30]~I (
	.datain(\inst|inst1|inst23|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[30]));
// synopsys translate_off
defparam \MAR_OUT[30]~I .input_async_reset = "none";
defparam \MAR_OUT[30]~I .input_power_up = "low";
defparam \MAR_OUT[30]~I .input_register_mode = "none";
defparam \MAR_OUT[30]~I .input_sync_reset = "none";
defparam \MAR_OUT[30]~I .oe_async_reset = "none";
defparam \MAR_OUT[30]~I .oe_power_up = "low";
defparam \MAR_OUT[30]~I .oe_register_mode = "none";
defparam \MAR_OUT[30]~I .oe_sync_reset = "none";
defparam \MAR_OUT[30]~I .operation_mode = "output";
defparam \MAR_OUT[30]~I .output_async_reset = "none";
defparam \MAR_OUT[30]~I .output_power_up = "low";
defparam \MAR_OUT[30]~I .output_register_mode = "none";
defparam \MAR_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[29]~I (
	.datain(\inst|inst1|inst23|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[29]));
// synopsys translate_off
defparam \MAR_OUT[29]~I .input_async_reset = "none";
defparam \MAR_OUT[29]~I .input_power_up = "low";
defparam \MAR_OUT[29]~I .input_register_mode = "none";
defparam \MAR_OUT[29]~I .input_sync_reset = "none";
defparam \MAR_OUT[29]~I .oe_async_reset = "none";
defparam \MAR_OUT[29]~I .oe_power_up = "low";
defparam \MAR_OUT[29]~I .oe_register_mode = "none";
defparam \MAR_OUT[29]~I .oe_sync_reset = "none";
defparam \MAR_OUT[29]~I .operation_mode = "output";
defparam \MAR_OUT[29]~I .output_async_reset = "none";
defparam \MAR_OUT[29]~I .output_power_up = "low";
defparam \MAR_OUT[29]~I .output_register_mode = "none";
defparam \MAR_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[28]~I (
	.datain(\inst|inst1|inst23|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[28]));
// synopsys translate_off
defparam \MAR_OUT[28]~I .input_async_reset = "none";
defparam \MAR_OUT[28]~I .input_power_up = "low";
defparam \MAR_OUT[28]~I .input_register_mode = "none";
defparam \MAR_OUT[28]~I .input_sync_reset = "none";
defparam \MAR_OUT[28]~I .oe_async_reset = "none";
defparam \MAR_OUT[28]~I .oe_power_up = "low";
defparam \MAR_OUT[28]~I .oe_register_mode = "none";
defparam \MAR_OUT[28]~I .oe_sync_reset = "none";
defparam \MAR_OUT[28]~I .operation_mode = "output";
defparam \MAR_OUT[28]~I .output_async_reset = "none";
defparam \MAR_OUT[28]~I .output_power_up = "low";
defparam \MAR_OUT[28]~I .output_register_mode = "none";
defparam \MAR_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[27]~I (
	.datain(\inst|inst1|inst23|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[27]));
// synopsys translate_off
defparam \MAR_OUT[27]~I .input_async_reset = "none";
defparam \MAR_OUT[27]~I .input_power_up = "low";
defparam \MAR_OUT[27]~I .input_register_mode = "none";
defparam \MAR_OUT[27]~I .input_sync_reset = "none";
defparam \MAR_OUT[27]~I .oe_async_reset = "none";
defparam \MAR_OUT[27]~I .oe_power_up = "low";
defparam \MAR_OUT[27]~I .oe_register_mode = "none";
defparam \MAR_OUT[27]~I .oe_sync_reset = "none";
defparam \MAR_OUT[27]~I .operation_mode = "output";
defparam \MAR_OUT[27]~I .output_async_reset = "none";
defparam \MAR_OUT[27]~I .output_power_up = "low";
defparam \MAR_OUT[27]~I .output_register_mode = "none";
defparam \MAR_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[26]~I (
	.datain(\inst|inst1|inst23|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[26]));
// synopsys translate_off
defparam \MAR_OUT[26]~I .input_async_reset = "none";
defparam \MAR_OUT[26]~I .input_power_up = "low";
defparam \MAR_OUT[26]~I .input_register_mode = "none";
defparam \MAR_OUT[26]~I .input_sync_reset = "none";
defparam \MAR_OUT[26]~I .oe_async_reset = "none";
defparam \MAR_OUT[26]~I .oe_power_up = "low";
defparam \MAR_OUT[26]~I .oe_register_mode = "none";
defparam \MAR_OUT[26]~I .oe_sync_reset = "none";
defparam \MAR_OUT[26]~I .operation_mode = "output";
defparam \MAR_OUT[26]~I .output_async_reset = "none";
defparam \MAR_OUT[26]~I .output_power_up = "low";
defparam \MAR_OUT[26]~I .output_register_mode = "none";
defparam \MAR_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[25]~I (
	.datain(\inst|inst1|inst23|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[25]));
// synopsys translate_off
defparam \MAR_OUT[25]~I .input_async_reset = "none";
defparam \MAR_OUT[25]~I .input_power_up = "low";
defparam \MAR_OUT[25]~I .input_register_mode = "none";
defparam \MAR_OUT[25]~I .input_sync_reset = "none";
defparam \MAR_OUT[25]~I .oe_async_reset = "none";
defparam \MAR_OUT[25]~I .oe_power_up = "low";
defparam \MAR_OUT[25]~I .oe_register_mode = "none";
defparam \MAR_OUT[25]~I .oe_sync_reset = "none";
defparam \MAR_OUT[25]~I .operation_mode = "output";
defparam \MAR_OUT[25]~I .output_async_reset = "none";
defparam \MAR_OUT[25]~I .output_power_up = "low";
defparam \MAR_OUT[25]~I .output_register_mode = "none";
defparam \MAR_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[24]~I (
	.datain(\inst|inst1|inst23|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[24]));
// synopsys translate_off
defparam \MAR_OUT[24]~I .input_async_reset = "none";
defparam \MAR_OUT[24]~I .input_power_up = "low";
defparam \MAR_OUT[24]~I .input_register_mode = "none";
defparam \MAR_OUT[24]~I .input_sync_reset = "none";
defparam \MAR_OUT[24]~I .oe_async_reset = "none";
defparam \MAR_OUT[24]~I .oe_power_up = "low";
defparam \MAR_OUT[24]~I .oe_register_mode = "none";
defparam \MAR_OUT[24]~I .oe_sync_reset = "none";
defparam \MAR_OUT[24]~I .operation_mode = "output";
defparam \MAR_OUT[24]~I .output_async_reset = "none";
defparam \MAR_OUT[24]~I .output_power_up = "low";
defparam \MAR_OUT[24]~I .output_register_mode = "none";
defparam \MAR_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[23]~I (
	.datain(\inst|inst1|inst22|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[23]));
// synopsys translate_off
defparam \MAR_OUT[23]~I .input_async_reset = "none";
defparam \MAR_OUT[23]~I .input_power_up = "low";
defparam \MAR_OUT[23]~I .input_register_mode = "none";
defparam \MAR_OUT[23]~I .input_sync_reset = "none";
defparam \MAR_OUT[23]~I .oe_async_reset = "none";
defparam \MAR_OUT[23]~I .oe_power_up = "low";
defparam \MAR_OUT[23]~I .oe_register_mode = "none";
defparam \MAR_OUT[23]~I .oe_sync_reset = "none";
defparam \MAR_OUT[23]~I .operation_mode = "output";
defparam \MAR_OUT[23]~I .output_async_reset = "none";
defparam \MAR_OUT[23]~I .output_power_up = "low";
defparam \MAR_OUT[23]~I .output_register_mode = "none";
defparam \MAR_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[22]~I (
	.datain(\inst|inst1|inst22|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[22]));
// synopsys translate_off
defparam \MAR_OUT[22]~I .input_async_reset = "none";
defparam \MAR_OUT[22]~I .input_power_up = "low";
defparam \MAR_OUT[22]~I .input_register_mode = "none";
defparam \MAR_OUT[22]~I .input_sync_reset = "none";
defparam \MAR_OUT[22]~I .oe_async_reset = "none";
defparam \MAR_OUT[22]~I .oe_power_up = "low";
defparam \MAR_OUT[22]~I .oe_register_mode = "none";
defparam \MAR_OUT[22]~I .oe_sync_reset = "none";
defparam \MAR_OUT[22]~I .operation_mode = "output";
defparam \MAR_OUT[22]~I .output_async_reset = "none";
defparam \MAR_OUT[22]~I .output_power_up = "low";
defparam \MAR_OUT[22]~I .output_register_mode = "none";
defparam \MAR_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[21]~I (
	.datain(\inst|inst1|inst22|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[21]));
// synopsys translate_off
defparam \MAR_OUT[21]~I .input_async_reset = "none";
defparam \MAR_OUT[21]~I .input_power_up = "low";
defparam \MAR_OUT[21]~I .input_register_mode = "none";
defparam \MAR_OUT[21]~I .input_sync_reset = "none";
defparam \MAR_OUT[21]~I .oe_async_reset = "none";
defparam \MAR_OUT[21]~I .oe_power_up = "low";
defparam \MAR_OUT[21]~I .oe_register_mode = "none";
defparam \MAR_OUT[21]~I .oe_sync_reset = "none";
defparam \MAR_OUT[21]~I .operation_mode = "output";
defparam \MAR_OUT[21]~I .output_async_reset = "none";
defparam \MAR_OUT[21]~I .output_power_up = "low";
defparam \MAR_OUT[21]~I .output_register_mode = "none";
defparam \MAR_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[20]~I (
	.datain(\inst|inst1|inst22|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[20]));
// synopsys translate_off
defparam \MAR_OUT[20]~I .input_async_reset = "none";
defparam \MAR_OUT[20]~I .input_power_up = "low";
defparam \MAR_OUT[20]~I .input_register_mode = "none";
defparam \MAR_OUT[20]~I .input_sync_reset = "none";
defparam \MAR_OUT[20]~I .oe_async_reset = "none";
defparam \MAR_OUT[20]~I .oe_power_up = "low";
defparam \MAR_OUT[20]~I .oe_register_mode = "none";
defparam \MAR_OUT[20]~I .oe_sync_reset = "none";
defparam \MAR_OUT[20]~I .operation_mode = "output";
defparam \MAR_OUT[20]~I .output_async_reset = "none";
defparam \MAR_OUT[20]~I .output_power_up = "low";
defparam \MAR_OUT[20]~I .output_register_mode = "none";
defparam \MAR_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[19]~I (
	.datain(\inst|inst1|inst22|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[19]));
// synopsys translate_off
defparam \MAR_OUT[19]~I .input_async_reset = "none";
defparam \MAR_OUT[19]~I .input_power_up = "low";
defparam \MAR_OUT[19]~I .input_register_mode = "none";
defparam \MAR_OUT[19]~I .input_sync_reset = "none";
defparam \MAR_OUT[19]~I .oe_async_reset = "none";
defparam \MAR_OUT[19]~I .oe_power_up = "low";
defparam \MAR_OUT[19]~I .oe_register_mode = "none";
defparam \MAR_OUT[19]~I .oe_sync_reset = "none";
defparam \MAR_OUT[19]~I .operation_mode = "output";
defparam \MAR_OUT[19]~I .output_async_reset = "none";
defparam \MAR_OUT[19]~I .output_power_up = "low";
defparam \MAR_OUT[19]~I .output_register_mode = "none";
defparam \MAR_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[18]~I (
	.datain(\inst|inst1|inst22|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[18]));
// synopsys translate_off
defparam \MAR_OUT[18]~I .input_async_reset = "none";
defparam \MAR_OUT[18]~I .input_power_up = "low";
defparam \MAR_OUT[18]~I .input_register_mode = "none";
defparam \MAR_OUT[18]~I .input_sync_reset = "none";
defparam \MAR_OUT[18]~I .oe_async_reset = "none";
defparam \MAR_OUT[18]~I .oe_power_up = "low";
defparam \MAR_OUT[18]~I .oe_register_mode = "none";
defparam \MAR_OUT[18]~I .oe_sync_reset = "none";
defparam \MAR_OUT[18]~I .operation_mode = "output";
defparam \MAR_OUT[18]~I .output_async_reset = "none";
defparam \MAR_OUT[18]~I .output_power_up = "low";
defparam \MAR_OUT[18]~I .output_register_mode = "none";
defparam \MAR_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[17]~I (
	.datain(\inst|inst1|inst22|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[17]));
// synopsys translate_off
defparam \MAR_OUT[17]~I .input_async_reset = "none";
defparam \MAR_OUT[17]~I .input_power_up = "low";
defparam \MAR_OUT[17]~I .input_register_mode = "none";
defparam \MAR_OUT[17]~I .input_sync_reset = "none";
defparam \MAR_OUT[17]~I .oe_async_reset = "none";
defparam \MAR_OUT[17]~I .oe_power_up = "low";
defparam \MAR_OUT[17]~I .oe_register_mode = "none";
defparam \MAR_OUT[17]~I .oe_sync_reset = "none";
defparam \MAR_OUT[17]~I .operation_mode = "output";
defparam \MAR_OUT[17]~I .output_async_reset = "none";
defparam \MAR_OUT[17]~I .output_power_up = "low";
defparam \MAR_OUT[17]~I .output_register_mode = "none";
defparam \MAR_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[16]~I (
	.datain(\inst|inst1|inst22|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[16]));
// synopsys translate_off
defparam \MAR_OUT[16]~I .input_async_reset = "none";
defparam \MAR_OUT[16]~I .input_power_up = "low";
defparam \MAR_OUT[16]~I .input_register_mode = "none";
defparam \MAR_OUT[16]~I .input_sync_reset = "none";
defparam \MAR_OUT[16]~I .oe_async_reset = "none";
defparam \MAR_OUT[16]~I .oe_power_up = "low";
defparam \MAR_OUT[16]~I .oe_register_mode = "none";
defparam \MAR_OUT[16]~I .oe_sync_reset = "none";
defparam \MAR_OUT[16]~I .operation_mode = "output";
defparam \MAR_OUT[16]~I .output_async_reset = "none";
defparam \MAR_OUT[16]~I .output_power_up = "low";
defparam \MAR_OUT[16]~I .output_register_mode = "none";
defparam \MAR_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[15]~I (
	.datain(\inst|inst1|inst20|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[15]));
// synopsys translate_off
defparam \MAR_OUT[15]~I .input_async_reset = "none";
defparam \MAR_OUT[15]~I .input_power_up = "low";
defparam \MAR_OUT[15]~I .input_register_mode = "none";
defparam \MAR_OUT[15]~I .input_sync_reset = "none";
defparam \MAR_OUT[15]~I .oe_async_reset = "none";
defparam \MAR_OUT[15]~I .oe_power_up = "low";
defparam \MAR_OUT[15]~I .oe_register_mode = "none";
defparam \MAR_OUT[15]~I .oe_sync_reset = "none";
defparam \MAR_OUT[15]~I .operation_mode = "output";
defparam \MAR_OUT[15]~I .output_async_reset = "none";
defparam \MAR_OUT[15]~I .output_power_up = "low";
defparam \MAR_OUT[15]~I .output_register_mode = "none";
defparam \MAR_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[14]~I (
	.datain(\inst|inst1|inst20|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[14]));
// synopsys translate_off
defparam \MAR_OUT[14]~I .input_async_reset = "none";
defparam \MAR_OUT[14]~I .input_power_up = "low";
defparam \MAR_OUT[14]~I .input_register_mode = "none";
defparam \MAR_OUT[14]~I .input_sync_reset = "none";
defparam \MAR_OUT[14]~I .oe_async_reset = "none";
defparam \MAR_OUT[14]~I .oe_power_up = "low";
defparam \MAR_OUT[14]~I .oe_register_mode = "none";
defparam \MAR_OUT[14]~I .oe_sync_reset = "none";
defparam \MAR_OUT[14]~I .operation_mode = "output";
defparam \MAR_OUT[14]~I .output_async_reset = "none";
defparam \MAR_OUT[14]~I .output_power_up = "low";
defparam \MAR_OUT[14]~I .output_register_mode = "none";
defparam \MAR_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[13]~I (
	.datain(\inst|inst1|inst20|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[13]));
// synopsys translate_off
defparam \MAR_OUT[13]~I .input_async_reset = "none";
defparam \MAR_OUT[13]~I .input_power_up = "low";
defparam \MAR_OUT[13]~I .input_register_mode = "none";
defparam \MAR_OUT[13]~I .input_sync_reset = "none";
defparam \MAR_OUT[13]~I .oe_async_reset = "none";
defparam \MAR_OUT[13]~I .oe_power_up = "low";
defparam \MAR_OUT[13]~I .oe_register_mode = "none";
defparam \MAR_OUT[13]~I .oe_sync_reset = "none";
defparam \MAR_OUT[13]~I .operation_mode = "output";
defparam \MAR_OUT[13]~I .output_async_reset = "none";
defparam \MAR_OUT[13]~I .output_power_up = "low";
defparam \MAR_OUT[13]~I .output_register_mode = "none";
defparam \MAR_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[12]~I (
	.datain(\inst|inst1|inst20|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[12]));
// synopsys translate_off
defparam \MAR_OUT[12]~I .input_async_reset = "none";
defparam \MAR_OUT[12]~I .input_power_up = "low";
defparam \MAR_OUT[12]~I .input_register_mode = "none";
defparam \MAR_OUT[12]~I .input_sync_reset = "none";
defparam \MAR_OUT[12]~I .oe_async_reset = "none";
defparam \MAR_OUT[12]~I .oe_power_up = "low";
defparam \MAR_OUT[12]~I .oe_register_mode = "none";
defparam \MAR_OUT[12]~I .oe_sync_reset = "none";
defparam \MAR_OUT[12]~I .operation_mode = "output";
defparam \MAR_OUT[12]~I .output_async_reset = "none";
defparam \MAR_OUT[12]~I .output_power_up = "low";
defparam \MAR_OUT[12]~I .output_register_mode = "none";
defparam \MAR_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[11]~I (
	.datain(\inst|inst1|inst20|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[11]));
// synopsys translate_off
defparam \MAR_OUT[11]~I .input_async_reset = "none";
defparam \MAR_OUT[11]~I .input_power_up = "low";
defparam \MAR_OUT[11]~I .input_register_mode = "none";
defparam \MAR_OUT[11]~I .input_sync_reset = "none";
defparam \MAR_OUT[11]~I .oe_async_reset = "none";
defparam \MAR_OUT[11]~I .oe_power_up = "low";
defparam \MAR_OUT[11]~I .oe_register_mode = "none";
defparam \MAR_OUT[11]~I .oe_sync_reset = "none";
defparam \MAR_OUT[11]~I .operation_mode = "output";
defparam \MAR_OUT[11]~I .output_async_reset = "none";
defparam \MAR_OUT[11]~I .output_power_up = "low";
defparam \MAR_OUT[11]~I .output_register_mode = "none";
defparam \MAR_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[10]~I (
	.datain(\inst|inst1|inst20|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[10]));
// synopsys translate_off
defparam \MAR_OUT[10]~I .input_async_reset = "none";
defparam \MAR_OUT[10]~I .input_power_up = "low";
defparam \MAR_OUT[10]~I .input_register_mode = "none";
defparam \MAR_OUT[10]~I .input_sync_reset = "none";
defparam \MAR_OUT[10]~I .oe_async_reset = "none";
defparam \MAR_OUT[10]~I .oe_power_up = "low";
defparam \MAR_OUT[10]~I .oe_register_mode = "none";
defparam \MAR_OUT[10]~I .oe_sync_reset = "none";
defparam \MAR_OUT[10]~I .operation_mode = "output";
defparam \MAR_OUT[10]~I .output_async_reset = "none";
defparam \MAR_OUT[10]~I .output_power_up = "low";
defparam \MAR_OUT[10]~I .output_register_mode = "none";
defparam \MAR_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[9]~I (
	.datain(\inst|inst1|inst20|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[9]));
// synopsys translate_off
defparam \MAR_OUT[9]~I .input_async_reset = "none";
defparam \MAR_OUT[9]~I .input_power_up = "low";
defparam \MAR_OUT[9]~I .input_register_mode = "none";
defparam \MAR_OUT[9]~I .input_sync_reset = "none";
defparam \MAR_OUT[9]~I .oe_async_reset = "none";
defparam \MAR_OUT[9]~I .oe_power_up = "low";
defparam \MAR_OUT[9]~I .oe_register_mode = "none";
defparam \MAR_OUT[9]~I .oe_sync_reset = "none";
defparam \MAR_OUT[9]~I .operation_mode = "output";
defparam \MAR_OUT[9]~I .output_async_reset = "none";
defparam \MAR_OUT[9]~I .output_power_up = "low";
defparam \MAR_OUT[9]~I .output_register_mode = "none";
defparam \MAR_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[8]~I (
	.datain(\inst|inst1|inst20|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[8]));
// synopsys translate_off
defparam \MAR_OUT[8]~I .input_async_reset = "none";
defparam \MAR_OUT[8]~I .input_power_up = "low";
defparam \MAR_OUT[8]~I .input_register_mode = "none";
defparam \MAR_OUT[8]~I .input_sync_reset = "none";
defparam \MAR_OUT[8]~I .oe_async_reset = "none";
defparam \MAR_OUT[8]~I .oe_power_up = "low";
defparam \MAR_OUT[8]~I .oe_register_mode = "none";
defparam \MAR_OUT[8]~I .oe_sync_reset = "none";
defparam \MAR_OUT[8]~I .operation_mode = "output";
defparam \MAR_OUT[8]~I .output_async_reset = "none";
defparam \MAR_OUT[8]~I .output_power_up = "low";
defparam \MAR_OUT[8]~I .output_register_mode = "none";
defparam \MAR_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[7]~I (
	.datain(\inst|inst1|inst|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[7]));
// synopsys translate_off
defparam \MAR_OUT[7]~I .input_async_reset = "none";
defparam \MAR_OUT[7]~I .input_power_up = "low";
defparam \MAR_OUT[7]~I .input_register_mode = "none";
defparam \MAR_OUT[7]~I .input_sync_reset = "none";
defparam \MAR_OUT[7]~I .oe_async_reset = "none";
defparam \MAR_OUT[7]~I .oe_power_up = "low";
defparam \MAR_OUT[7]~I .oe_register_mode = "none";
defparam \MAR_OUT[7]~I .oe_sync_reset = "none";
defparam \MAR_OUT[7]~I .operation_mode = "output";
defparam \MAR_OUT[7]~I .output_async_reset = "none";
defparam \MAR_OUT[7]~I .output_power_up = "low";
defparam \MAR_OUT[7]~I .output_register_mode = "none";
defparam \MAR_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[6]~I (
	.datain(\inst|inst1|inst|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[6]));
// synopsys translate_off
defparam \MAR_OUT[6]~I .input_async_reset = "none";
defparam \MAR_OUT[6]~I .input_power_up = "low";
defparam \MAR_OUT[6]~I .input_register_mode = "none";
defparam \MAR_OUT[6]~I .input_sync_reset = "none";
defparam \MAR_OUT[6]~I .oe_async_reset = "none";
defparam \MAR_OUT[6]~I .oe_power_up = "low";
defparam \MAR_OUT[6]~I .oe_register_mode = "none";
defparam \MAR_OUT[6]~I .oe_sync_reset = "none";
defparam \MAR_OUT[6]~I .operation_mode = "output";
defparam \MAR_OUT[6]~I .output_async_reset = "none";
defparam \MAR_OUT[6]~I .output_power_up = "low";
defparam \MAR_OUT[6]~I .output_register_mode = "none";
defparam \MAR_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[5]~I (
	.datain(\inst|inst1|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[5]));
// synopsys translate_off
defparam \MAR_OUT[5]~I .input_async_reset = "none";
defparam \MAR_OUT[5]~I .input_power_up = "low";
defparam \MAR_OUT[5]~I .input_register_mode = "none";
defparam \MAR_OUT[5]~I .input_sync_reset = "none";
defparam \MAR_OUT[5]~I .oe_async_reset = "none";
defparam \MAR_OUT[5]~I .oe_power_up = "low";
defparam \MAR_OUT[5]~I .oe_register_mode = "none";
defparam \MAR_OUT[5]~I .oe_sync_reset = "none";
defparam \MAR_OUT[5]~I .operation_mode = "output";
defparam \MAR_OUT[5]~I .output_async_reset = "none";
defparam \MAR_OUT[5]~I .output_power_up = "low";
defparam \MAR_OUT[5]~I .output_register_mode = "none";
defparam \MAR_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[4]~I (
	.datain(\inst|inst1|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[4]));
// synopsys translate_off
defparam \MAR_OUT[4]~I .input_async_reset = "none";
defparam \MAR_OUT[4]~I .input_power_up = "low";
defparam \MAR_OUT[4]~I .input_register_mode = "none";
defparam \MAR_OUT[4]~I .input_sync_reset = "none";
defparam \MAR_OUT[4]~I .oe_async_reset = "none";
defparam \MAR_OUT[4]~I .oe_power_up = "low";
defparam \MAR_OUT[4]~I .oe_register_mode = "none";
defparam \MAR_OUT[4]~I .oe_sync_reset = "none";
defparam \MAR_OUT[4]~I .operation_mode = "output";
defparam \MAR_OUT[4]~I .output_async_reset = "none";
defparam \MAR_OUT[4]~I .output_power_up = "low";
defparam \MAR_OUT[4]~I .output_register_mode = "none";
defparam \MAR_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[3]~I (
	.datain(\inst|inst1|inst|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[3]));
// synopsys translate_off
defparam \MAR_OUT[3]~I .input_async_reset = "none";
defparam \MAR_OUT[3]~I .input_power_up = "low";
defparam \MAR_OUT[3]~I .input_register_mode = "none";
defparam \MAR_OUT[3]~I .input_sync_reset = "none";
defparam \MAR_OUT[3]~I .oe_async_reset = "none";
defparam \MAR_OUT[3]~I .oe_power_up = "low";
defparam \MAR_OUT[3]~I .oe_register_mode = "none";
defparam \MAR_OUT[3]~I .oe_sync_reset = "none";
defparam \MAR_OUT[3]~I .operation_mode = "output";
defparam \MAR_OUT[3]~I .output_async_reset = "none";
defparam \MAR_OUT[3]~I .output_power_up = "low";
defparam \MAR_OUT[3]~I .output_register_mode = "none";
defparam \MAR_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[2]~I (
	.datain(\inst|inst1|inst|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[2]));
// synopsys translate_off
defparam \MAR_OUT[2]~I .input_async_reset = "none";
defparam \MAR_OUT[2]~I .input_power_up = "low";
defparam \MAR_OUT[2]~I .input_register_mode = "none";
defparam \MAR_OUT[2]~I .input_sync_reset = "none";
defparam \MAR_OUT[2]~I .oe_async_reset = "none";
defparam \MAR_OUT[2]~I .oe_power_up = "low";
defparam \MAR_OUT[2]~I .oe_register_mode = "none";
defparam \MAR_OUT[2]~I .oe_sync_reset = "none";
defparam \MAR_OUT[2]~I .operation_mode = "output";
defparam \MAR_OUT[2]~I .output_async_reset = "none";
defparam \MAR_OUT[2]~I .output_power_up = "low";
defparam \MAR_OUT[2]~I .output_register_mode = "none";
defparam \MAR_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[1]~I (
	.datain(\inst|inst1|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[1]));
// synopsys translate_off
defparam \MAR_OUT[1]~I .input_async_reset = "none";
defparam \MAR_OUT[1]~I .input_power_up = "low";
defparam \MAR_OUT[1]~I .input_register_mode = "none";
defparam \MAR_OUT[1]~I .input_sync_reset = "none";
defparam \MAR_OUT[1]~I .oe_async_reset = "none";
defparam \MAR_OUT[1]~I .oe_power_up = "low";
defparam \MAR_OUT[1]~I .oe_register_mode = "none";
defparam \MAR_OUT[1]~I .oe_sync_reset = "none";
defparam \MAR_OUT[1]~I .operation_mode = "output";
defparam \MAR_OUT[1]~I .output_async_reset = "none";
defparam \MAR_OUT[1]~I .output_power_up = "low";
defparam \MAR_OUT[1]~I .output_register_mode = "none";
defparam \MAR_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MAR_OUT[0]~I (
	.datain(\inst|inst1|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_OUT[0]));
// synopsys translate_off
defparam \MAR_OUT[0]~I .input_async_reset = "none";
defparam \MAR_OUT[0]~I .input_power_up = "low";
defparam \MAR_OUT[0]~I .input_register_mode = "none";
defparam \MAR_OUT[0]~I .input_sync_reset = "none";
defparam \MAR_OUT[0]~I .oe_async_reset = "none";
defparam \MAR_OUT[0]~I .oe_power_up = "low";
defparam \MAR_OUT[0]~I .oe_register_mode = "none";
defparam \MAR_OUT[0]~I .oe_sync_reset = "none";
defparam \MAR_OUT[0]~I .operation_mode = "output";
defparam \MAR_OUT[0]~I .output_async_reset = "none";
defparam \MAR_OUT[0]~I .output_power_up = "low";
defparam \MAR_OUT[0]~I .output_register_mode = "none";
defparam \MAR_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "input";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "input";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "input";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "input";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "input";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "input";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "input";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "input";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "input";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "input";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "input";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "input";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "input";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "input";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "input";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "input";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "input";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "input";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "input";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "input";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[7]~I (
	.datain(\inst9|inst1|inst|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[7]));
// synopsys translate_off
defparam \MBR_OUT[7]~I .input_async_reset = "none";
defparam \MBR_OUT[7]~I .input_power_up = "low";
defparam \MBR_OUT[7]~I .input_register_mode = "none";
defparam \MBR_OUT[7]~I .input_sync_reset = "none";
defparam \MBR_OUT[7]~I .oe_async_reset = "none";
defparam \MBR_OUT[7]~I .oe_power_up = "low";
defparam \MBR_OUT[7]~I .oe_register_mode = "none";
defparam \MBR_OUT[7]~I .oe_sync_reset = "none";
defparam \MBR_OUT[7]~I .operation_mode = "output";
defparam \MBR_OUT[7]~I .output_async_reset = "none";
defparam \MBR_OUT[7]~I .output_power_up = "low";
defparam \MBR_OUT[7]~I .output_register_mode = "none";
defparam \MBR_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[6]~I (
	.datain(\inst9|inst1|inst|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[6]));
// synopsys translate_off
defparam \MBR_OUT[6]~I .input_async_reset = "none";
defparam \MBR_OUT[6]~I .input_power_up = "low";
defparam \MBR_OUT[6]~I .input_register_mode = "none";
defparam \MBR_OUT[6]~I .input_sync_reset = "none";
defparam \MBR_OUT[6]~I .oe_async_reset = "none";
defparam \MBR_OUT[6]~I .oe_power_up = "low";
defparam \MBR_OUT[6]~I .oe_register_mode = "none";
defparam \MBR_OUT[6]~I .oe_sync_reset = "none";
defparam \MBR_OUT[6]~I .operation_mode = "output";
defparam \MBR_OUT[6]~I .output_async_reset = "none";
defparam \MBR_OUT[6]~I .output_power_up = "low";
defparam \MBR_OUT[6]~I .output_register_mode = "none";
defparam \MBR_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[5]~I (
	.datain(\inst9|inst1|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[5]));
// synopsys translate_off
defparam \MBR_OUT[5]~I .input_async_reset = "none";
defparam \MBR_OUT[5]~I .input_power_up = "low";
defparam \MBR_OUT[5]~I .input_register_mode = "none";
defparam \MBR_OUT[5]~I .input_sync_reset = "none";
defparam \MBR_OUT[5]~I .oe_async_reset = "none";
defparam \MBR_OUT[5]~I .oe_power_up = "low";
defparam \MBR_OUT[5]~I .oe_register_mode = "none";
defparam \MBR_OUT[5]~I .oe_sync_reset = "none";
defparam \MBR_OUT[5]~I .operation_mode = "output";
defparam \MBR_OUT[5]~I .output_async_reset = "none";
defparam \MBR_OUT[5]~I .output_power_up = "low";
defparam \MBR_OUT[5]~I .output_register_mode = "none";
defparam \MBR_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[4]~I (
	.datain(\inst9|inst1|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[4]));
// synopsys translate_off
defparam \MBR_OUT[4]~I .input_async_reset = "none";
defparam \MBR_OUT[4]~I .input_power_up = "low";
defparam \MBR_OUT[4]~I .input_register_mode = "none";
defparam \MBR_OUT[4]~I .input_sync_reset = "none";
defparam \MBR_OUT[4]~I .oe_async_reset = "none";
defparam \MBR_OUT[4]~I .oe_power_up = "low";
defparam \MBR_OUT[4]~I .oe_register_mode = "none";
defparam \MBR_OUT[4]~I .oe_sync_reset = "none";
defparam \MBR_OUT[4]~I .operation_mode = "output";
defparam \MBR_OUT[4]~I .output_async_reset = "none";
defparam \MBR_OUT[4]~I .output_power_up = "low";
defparam \MBR_OUT[4]~I .output_register_mode = "none";
defparam \MBR_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[3]~I (
	.datain(\inst9|inst1|inst|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[3]));
// synopsys translate_off
defparam \MBR_OUT[3]~I .input_async_reset = "none";
defparam \MBR_OUT[3]~I .input_power_up = "low";
defparam \MBR_OUT[3]~I .input_register_mode = "none";
defparam \MBR_OUT[3]~I .input_sync_reset = "none";
defparam \MBR_OUT[3]~I .oe_async_reset = "none";
defparam \MBR_OUT[3]~I .oe_power_up = "low";
defparam \MBR_OUT[3]~I .oe_register_mode = "none";
defparam \MBR_OUT[3]~I .oe_sync_reset = "none";
defparam \MBR_OUT[3]~I .operation_mode = "output";
defparam \MBR_OUT[3]~I .output_async_reset = "none";
defparam \MBR_OUT[3]~I .output_power_up = "low";
defparam \MBR_OUT[3]~I .output_register_mode = "none";
defparam \MBR_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[2]~I (
	.datain(\inst9|inst1|inst|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[2]));
// synopsys translate_off
defparam \MBR_OUT[2]~I .input_async_reset = "none";
defparam \MBR_OUT[2]~I .input_power_up = "low";
defparam \MBR_OUT[2]~I .input_register_mode = "none";
defparam \MBR_OUT[2]~I .input_sync_reset = "none";
defparam \MBR_OUT[2]~I .oe_async_reset = "none";
defparam \MBR_OUT[2]~I .oe_power_up = "low";
defparam \MBR_OUT[2]~I .oe_register_mode = "none";
defparam \MBR_OUT[2]~I .oe_sync_reset = "none";
defparam \MBR_OUT[2]~I .operation_mode = "output";
defparam \MBR_OUT[2]~I .output_async_reset = "none";
defparam \MBR_OUT[2]~I .output_power_up = "low";
defparam \MBR_OUT[2]~I .output_register_mode = "none";
defparam \MBR_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[1]~I (
	.datain(\inst9|inst1|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[1]));
// synopsys translate_off
defparam \MBR_OUT[1]~I .input_async_reset = "none";
defparam \MBR_OUT[1]~I .input_power_up = "low";
defparam \MBR_OUT[1]~I .input_register_mode = "none";
defparam \MBR_OUT[1]~I .input_sync_reset = "none";
defparam \MBR_OUT[1]~I .oe_async_reset = "none";
defparam \MBR_OUT[1]~I .oe_power_up = "low";
defparam \MBR_OUT[1]~I .oe_register_mode = "none";
defparam \MBR_OUT[1]~I .oe_sync_reset = "none";
defparam \MBR_OUT[1]~I .operation_mode = "output";
defparam \MBR_OUT[1]~I .output_async_reset = "none";
defparam \MBR_OUT[1]~I .output_power_up = "low";
defparam \MBR_OUT[1]~I .output_register_mode = "none";
defparam \MBR_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MBR_OUT[0]~I (
	.datain(\inst9|inst1|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_OUT[0]));
// synopsys translate_off
defparam \MBR_OUT[0]~I .input_async_reset = "none";
defparam \MBR_OUT[0]~I .input_power_up = "low";
defparam \MBR_OUT[0]~I .input_register_mode = "none";
defparam \MBR_OUT[0]~I .input_sync_reset = "none";
defparam \MBR_OUT[0]~I .oe_async_reset = "none";
defparam \MBR_OUT[0]~I .oe_power_up = "low";
defparam \MBR_OUT[0]~I .oe_register_mode = "none";
defparam \MBR_OUT[0]~I .oe_sync_reset = "none";
defparam \MBR_OUT[0]~I .operation_mode = "output";
defparam \MBR_OUT[0]~I .output_async_reset = "none";
defparam \MBR_OUT[0]~I .output_power_up = "low";
defparam \MBR_OUT[0]~I .output_register_mode = "none";
defparam \MBR_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[31]~I (
	.datain(\inst8|inst1|inst23|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[31]));
// synopsys translate_off
defparam \OUT_A[31]~I .input_async_reset = "none";
defparam \OUT_A[31]~I .input_power_up = "low";
defparam \OUT_A[31]~I .input_register_mode = "none";
defparam \OUT_A[31]~I .input_sync_reset = "none";
defparam \OUT_A[31]~I .oe_async_reset = "none";
defparam \OUT_A[31]~I .oe_power_up = "low";
defparam \OUT_A[31]~I .oe_register_mode = "none";
defparam \OUT_A[31]~I .oe_sync_reset = "none";
defparam \OUT_A[31]~I .operation_mode = "output";
defparam \OUT_A[31]~I .output_async_reset = "none";
defparam \OUT_A[31]~I .output_power_up = "low";
defparam \OUT_A[31]~I .output_register_mode = "none";
defparam \OUT_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[30]~I (
	.datain(\inst8|inst1|inst23|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[30]));
// synopsys translate_off
defparam \OUT_A[30]~I .input_async_reset = "none";
defparam \OUT_A[30]~I .input_power_up = "low";
defparam \OUT_A[30]~I .input_register_mode = "none";
defparam \OUT_A[30]~I .input_sync_reset = "none";
defparam \OUT_A[30]~I .oe_async_reset = "none";
defparam \OUT_A[30]~I .oe_power_up = "low";
defparam \OUT_A[30]~I .oe_register_mode = "none";
defparam \OUT_A[30]~I .oe_sync_reset = "none";
defparam \OUT_A[30]~I .operation_mode = "output";
defparam \OUT_A[30]~I .output_async_reset = "none";
defparam \OUT_A[30]~I .output_power_up = "low";
defparam \OUT_A[30]~I .output_register_mode = "none";
defparam \OUT_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[29]~I (
	.datain(\inst8|inst1|inst23|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[29]));
// synopsys translate_off
defparam \OUT_A[29]~I .input_async_reset = "none";
defparam \OUT_A[29]~I .input_power_up = "low";
defparam \OUT_A[29]~I .input_register_mode = "none";
defparam \OUT_A[29]~I .input_sync_reset = "none";
defparam \OUT_A[29]~I .oe_async_reset = "none";
defparam \OUT_A[29]~I .oe_power_up = "low";
defparam \OUT_A[29]~I .oe_register_mode = "none";
defparam \OUT_A[29]~I .oe_sync_reset = "none";
defparam \OUT_A[29]~I .operation_mode = "output";
defparam \OUT_A[29]~I .output_async_reset = "none";
defparam \OUT_A[29]~I .output_power_up = "low";
defparam \OUT_A[29]~I .output_register_mode = "none";
defparam \OUT_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[28]~I (
	.datain(\inst8|inst1|inst23|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[28]));
// synopsys translate_off
defparam \OUT_A[28]~I .input_async_reset = "none";
defparam \OUT_A[28]~I .input_power_up = "low";
defparam \OUT_A[28]~I .input_register_mode = "none";
defparam \OUT_A[28]~I .input_sync_reset = "none";
defparam \OUT_A[28]~I .oe_async_reset = "none";
defparam \OUT_A[28]~I .oe_power_up = "low";
defparam \OUT_A[28]~I .oe_register_mode = "none";
defparam \OUT_A[28]~I .oe_sync_reset = "none";
defparam \OUT_A[28]~I .operation_mode = "output";
defparam \OUT_A[28]~I .output_async_reset = "none";
defparam \OUT_A[28]~I .output_power_up = "low";
defparam \OUT_A[28]~I .output_register_mode = "none";
defparam \OUT_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[27]~I (
	.datain(\inst8|inst1|inst23|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[27]));
// synopsys translate_off
defparam \OUT_A[27]~I .input_async_reset = "none";
defparam \OUT_A[27]~I .input_power_up = "low";
defparam \OUT_A[27]~I .input_register_mode = "none";
defparam \OUT_A[27]~I .input_sync_reset = "none";
defparam \OUT_A[27]~I .oe_async_reset = "none";
defparam \OUT_A[27]~I .oe_power_up = "low";
defparam \OUT_A[27]~I .oe_register_mode = "none";
defparam \OUT_A[27]~I .oe_sync_reset = "none";
defparam \OUT_A[27]~I .operation_mode = "output";
defparam \OUT_A[27]~I .output_async_reset = "none";
defparam \OUT_A[27]~I .output_power_up = "low";
defparam \OUT_A[27]~I .output_register_mode = "none";
defparam \OUT_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[26]~I (
	.datain(\inst8|inst1|inst23|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[26]));
// synopsys translate_off
defparam \OUT_A[26]~I .input_async_reset = "none";
defparam \OUT_A[26]~I .input_power_up = "low";
defparam \OUT_A[26]~I .input_register_mode = "none";
defparam \OUT_A[26]~I .input_sync_reset = "none";
defparam \OUT_A[26]~I .oe_async_reset = "none";
defparam \OUT_A[26]~I .oe_power_up = "low";
defparam \OUT_A[26]~I .oe_register_mode = "none";
defparam \OUT_A[26]~I .oe_sync_reset = "none";
defparam \OUT_A[26]~I .operation_mode = "output";
defparam \OUT_A[26]~I .output_async_reset = "none";
defparam \OUT_A[26]~I .output_power_up = "low";
defparam \OUT_A[26]~I .output_register_mode = "none";
defparam \OUT_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[25]~I (
	.datain(\inst8|inst1|inst23|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[25]));
// synopsys translate_off
defparam \OUT_A[25]~I .input_async_reset = "none";
defparam \OUT_A[25]~I .input_power_up = "low";
defparam \OUT_A[25]~I .input_register_mode = "none";
defparam \OUT_A[25]~I .input_sync_reset = "none";
defparam \OUT_A[25]~I .oe_async_reset = "none";
defparam \OUT_A[25]~I .oe_power_up = "low";
defparam \OUT_A[25]~I .oe_register_mode = "none";
defparam \OUT_A[25]~I .oe_sync_reset = "none";
defparam \OUT_A[25]~I .operation_mode = "output";
defparam \OUT_A[25]~I .output_async_reset = "none";
defparam \OUT_A[25]~I .output_power_up = "low";
defparam \OUT_A[25]~I .output_register_mode = "none";
defparam \OUT_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[24]~I (
	.datain(\inst8|inst1|inst23|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[24]));
// synopsys translate_off
defparam \OUT_A[24]~I .input_async_reset = "none";
defparam \OUT_A[24]~I .input_power_up = "low";
defparam \OUT_A[24]~I .input_register_mode = "none";
defparam \OUT_A[24]~I .input_sync_reset = "none";
defparam \OUT_A[24]~I .oe_async_reset = "none";
defparam \OUT_A[24]~I .oe_power_up = "low";
defparam \OUT_A[24]~I .oe_register_mode = "none";
defparam \OUT_A[24]~I .oe_sync_reset = "none";
defparam \OUT_A[24]~I .operation_mode = "output";
defparam \OUT_A[24]~I .output_async_reset = "none";
defparam \OUT_A[24]~I .output_power_up = "low";
defparam \OUT_A[24]~I .output_register_mode = "none";
defparam \OUT_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[23]~I (
	.datain(\inst8|inst1|inst22|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[23]));
// synopsys translate_off
defparam \OUT_A[23]~I .input_async_reset = "none";
defparam \OUT_A[23]~I .input_power_up = "low";
defparam \OUT_A[23]~I .input_register_mode = "none";
defparam \OUT_A[23]~I .input_sync_reset = "none";
defparam \OUT_A[23]~I .oe_async_reset = "none";
defparam \OUT_A[23]~I .oe_power_up = "low";
defparam \OUT_A[23]~I .oe_register_mode = "none";
defparam \OUT_A[23]~I .oe_sync_reset = "none";
defparam \OUT_A[23]~I .operation_mode = "output";
defparam \OUT_A[23]~I .output_async_reset = "none";
defparam \OUT_A[23]~I .output_power_up = "low";
defparam \OUT_A[23]~I .output_register_mode = "none";
defparam \OUT_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[22]~I (
	.datain(\inst8|inst1|inst22|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[22]));
// synopsys translate_off
defparam \OUT_A[22]~I .input_async_reset = "none";
defparam \OUT_A[22]~I .input_power_up = "low";
defparam \OUT_A[22]~I .input_register_mode = "none";
defparam \OUT_A[22]~I .input_sync_reset = "none";
defparam \OUT_A[22]~I .oe_async_reset = "none";
defparam \OUT_A[22]~I .oe_power_up = "low";
defparam \OUT_A[22]~I .oe_register_mode = "none";
defparam \OUT_A[22]~I .oe_sync_reset = "none";
defparam \OUT_A[22]~I .operation_mode = "output";
defparam \OUT_A[22]~I .output_async_reset = "none";
defparam \OUT_A[22]~I .output_power_up = "low";
defparam \OUT_A[22]~I .output_register_mode = "none";
defparam \OUT_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[21]~I (
	.datain(\inst8|inst1|inst22|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[21]));
// synopsys translate_off
defparam \OUT_A[21]~I .input_async_reset = "none";
defparam \OUT_A[21]~I .input_power_up = "low";
defparam \OUT_A[21]~I .input_register_mode = "none";
defparam \OUT_A[21]~I .input_sync_reset = "none";
defparam \OUT_A[21]~I .oe_async_reset = "none";
defparam \OUT_A[21]~I .oe_power_up = "low";
defparam \OUT_A[21]~I .oe_register_mode = "none";
defparam \OUT_A[21]~I .oe_sync_reset = "none";
defparam \OUT_A[21]~I .operation_mode = "output";
defparam \OUT_A[21]~I .output_async_reset = "none";
defparam \OUT_A[21]~I .output_power_up = "low";
defparam \OUT_A[21]~I .output_register_mode = "none";
defparam \OUT_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[20]~I (
	.datain(\inst8|inst1|inst22|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[20]));
// synopsys translate_off
defparam \OUT_A[20]~I .input_async_reset = "none";
defparam \OUT_A[20]~I .input_power_up = "low";
defparam \OUT_A[20]~I .input_register_mode = "none";
defparam \OUT_A[20]~I .input_sync_reset = "none";
defparam \OUT_A[20]~I .oe_async_reset = "none";
defparam \OUT_A[20]~I .oe_power_up = "low";
defparam \OUT_A[20]~I .oe_register_mode = "none";
defparam \OUT_A[20]~I .oe_sync_reset = "none";
defparam \OUT_A[20]~I .operation_mode = "output";
defparam \OUT_A[20]~I .output_async_reset = "none";
defparam \OUT_A[20]~I .output_power_up = "low";
defparam \OUT_A[20]~I .output_register_mode = "none";
defparam \OUT_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[19]~I (
	.datain(\inst8|inst1|inst22|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[19]));
// synopsys translate_off
defparam \OUT_A[19]~I .input_async_reset = "none";
defparam \OUT_A[19]~I .input_power_up = "low";
defparam \OUT_A[19]~I .input_register_mode = "none";
defparam \OUT_A[19]~I .input_sync_reset = "none";
defparam \OUT_A[19]~I .oe_async_reset = "none";
defparam \OUT_A[19]~I .oe_power_up = "low";
defparam \OUT_A[19]~I .oe_register_mode = "none";
defparam \OUT_A[19]~I .oe_sync_reset = "none";
defparam \OUT_A[19]~I .operation_mode = "output";
defparam \OUT_A[19]~I .output_async_reset = "none";
defparam \OUT_A[19]~I .output_power_up = "low";
defparam \OUT_A[19]~I .output_register_mode = "none";
defparam \OUT_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[18]~I (
	.datain(\inst8|inst1|inst22|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[18]));
// synopsys translate_off
defparam \OUT_A[18]~I .input_async_reset = "none";
defparam \OUT_A[18]~I .input_power_up = "low";
defparam \OUT_A[18]~I .input_register_mode = "none";
defparam \OUT_A[18]~I .input_sync_reset = "none";
defparam \OUT_A[18]~I .oe_async_reset = "none";
defparam \OUT_A[18]~I .oe_power_up = "low";
defparam \OUT_A[18]~I .oe_register_mode = "none";
defparam \OUT_A[18]~I .oe_sync_reset = "none";
defparam \OUT_A[18]~I .operation_mode = "output";
defparam \OUT_A[18]~I .output_async_reset = "none";
defparam \OUT_A[18]~I .output_power_up = "low";
defparam \OUT_A[18]~I .output_register_mode = "none";
defparam \OUT_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[17]~I (
	.datain(\inst8|inst1|inst22|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[17]));
// synopsys translate_off
defparam \OUT_A[17]~I .input_async_reset = "none";
defparam \OUT_A[17]~I .input_power_up = "low";
defparam \OUT_A[17]~I .input_register_mode = "none";
defparam \OUT_A[17]~I .input_sync_reset = "none";
defparam \OUT_A[17]~I .oe_async_reset = "none";
defparam \OUT_A[17]~I .oe_power_up = "low";
defparam \OUT_A[17]~I .oe_register_mode = "none";
defparam \OUT_A[17]~I .oe_sync_reset = "none";
defparam \OUT_A[17]~I .operation_mode = "output";
defparam \OUT_A[17]~I .output_async_reset = "none";
defparam \OUT_A[17]~I .output_power_up = "low";
defparam \OUT_A[17]~I .output_register_mode = "none";
defparam \OUT_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[16]~I (
	.datain(\inst8|inst1|inst22|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[16]));
// synopsys translate_off
defparam \OUT_A[16]~I .input_async_reset = "none";
defparam \OUT_A[16]~I .input_power_up = "low";
defparam \OUT_A[16]~I .input_register_mode = "none";
defparam \OUT_A[16]~I .input_sync_reset = "none";
defparam \OUT_A[16]~I .oe_async_reset = "none";
defparam \OUT_A[16]~I .oe_power_up = "low";
defparam \OUT_A[16]~I .oe_register_mode = "none";
defparam \OUT_A[16]~I .oe_sync_reset = "none";
defparam \OUT_A[16]~I .operation_mode = "output";
defparam \OUT_A[16]~I .output_async_reset = "none";
defparam \OUT_A[16]~I .output_power_up = "low";
defparam \OUT_A[16]~I .output_register_mode = "none";
defparam \OUT_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[15]~I (
	.datain(\inst8|inst1|inst20|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[15]));
// synopsys translate_off
defparam \OUT_A[15]~I .input_async_reset = "none";
defparam \OUT_A[15]~I .input_power_up = "low";
defparam \OUT_A[15]~I .input_register_mode = "none";
defparam \OUT_A[15]~I .input_sync_reset = "none";
defparam \OUT_A[15]~I .oe_async_reset = "none";
defparam \OUT_A[15]~I .oe_power_up = "low";
defparam \OUT_A[15]~I .oe_register_mode = "none";
defparam \OUT_A[15]~I .oe_sync_reset = "none";
defparam \OUT_A[15]~I .operation_mode = "output";
defparam \OUT_A[15]~I .output_async_reset = "none";
defparam \OUT_A[15]~I .output_power_up = "low";
defparam \OUT_A[15]~I .output_register_mode = "none";
defparam \OUT_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[14]~I (
	.datain(\inst8|inst1|inst20|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[14]));
// synopsys translate_off
defparam \OUT_A[14]~I .input_async_reset = "none";
defparam \OUT_A[14]~I .input_power_up = "low";
defparam \OUT_A[14]~I .input_register_mode = "none";
defparam \OUT_A[14]~I .input_sync_reset = "none";
defparam \OUT_A[14]~I .oe_async_reset = "none";
defparam \OUT_A[14]~I .oe_power_up = "low";
defparam \OUT_A[14]~I .oe_register_mode = "none";
defparam \OUT_A[14]~I .oe_sync_reset = "none";
defparam \OUT_A[14]~I .operation_mode = "output";
defparam \OUT_A[14]~I .output_async_reset = "none";
defparam \OUT_A[14]~I .output_power_up = "low";
defparam \OUT_A[14]~I .output_register_mode = "none";
defparam \OUT_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[13]~I (
	.datain(\inst8|inst1|inst20|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[13]));
// synopsys translate_off
defparam \OUT_A[13]~I .input_async_reset = "none";
defparam \OUT_A[13]~I .input_power_up = "low";
defparam \OUT_A[13]~I .input_register_mode = "none";
defparam \OUT_A[13]~I .input_sync_reset = "none";
defparam \OUT_A[13]~I .oe_async_reset = "none";
defparam \OUT_A[13]~I .oe_power_up = "low";
defparam \OUT_A[13]~I .oe_register_mode = "none";
defparam \OUT_A[13]~I .oe_sync_reset = "none";
defparam \OUT_A[13]~I .operation_mode = "output";
defparam \OUT_A[13]~I .output_async_reset = "none";
defparam \OUT_A[13]~I .output_power_up = "low";
defparam \OUT_A[13]~I .output_register_mode = "none";
defparam \OUT_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[12]~I (
	.datain(\inst8|inst1|inst20|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[12]));
// synopsys translate_off
defparam \OUT_A[12]~I .input_async_reset = "none";
defparam \OUT_A[12]~I .input_power_up = "low";
defparam \OUT_A[12]~I .input_register_mode = "none";
defparam \OUT_A[12]~I .input_sync_reset = "none";
defparam \OUT_A[12]~I .oe_async_reset = "none";
defparam \OUT_A[12]~I .oe_power_up = "low";
defparam \OUT_A[12]~I .oe_register_mode = "none";
defparam \OUT_A[12]~I .oe_sync_reset = "none";
defparam \OUT_A[12]~I .operation_mode = "output";
defparam \OUT_A[12]~I .output_async_reset = "none";
defparam \OUT_A[12]~I .output_power_up = "low";
defparam \OUT_A[12]~I .output_register_mode = "none";
defparam \OUT_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[11]~I (
	.datain(\inst8|inst1|inst20|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[11]));
// synopsys translate_off
defparam \OUT_A[11]~I .input_async_reset = "none";
defparam \OUT_A[11]~I .input_power_up = "low";
defparam \OUT_A[11]~I .input_register_mode = "none";
defparam \OUT_A[11]~I .input_sync_reset = "none";
defparam \OUT_A[11]~I .oe_async_reset = "none";
defparam \OUT_A[11]~I .oe_power_up = "low";
defparam \OUT_A[11]~I .oe_register_mode = "none";
defparam \OUT_A[11]~I .oe_sync_reset = "none";
defparam \OUT_A[11]~I .operation_mode = "output";
defparam \OUT_A[11]~I .output_async_reset = "none";
defparam \OUT_A[11]~I .output_power_up = "low";
defparam \OUT_A[11]~I .output_register_mode = "none";
defparam \OUT_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[10]~I (
	.datain(\inst8|inst1|inst20|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[10]));
// synopsys translate_off
defparam \OUT_A[10]~I .input_async_reset = "none";
defparam \OUT_A[10]~I .input_power_up = "low";
defparam \OUT_A[10]~I .input_register_mode = "none";
defparam \OUT_A[10]~I .input_sync_reset = "none";
defparam \OUT_A[10]~I .oe_async_reset = "none";
defparam \OUT_A[10]~I .oe_power_up = "low";
defparam \OUT_A[10]~I .oe_register_mode = "none";
defparam \OUT_A[10]~I .oe_sync_reset = "none";
defparam \OUT_A[10]~I .operation_mode = "output";
defparam \OUT_A[10]~I .output_async_reset = "none";
defparam \OUT_A[10]~I .output_power_up = "low";
defparam \OUT_A[10]~I .output_register_mode = "none";
defparam \OUT_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[9]~I (
	.datain(\inst8|inst1|inst20|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[9]));
// synopsys translate_off
defparam \OUT_A[9]~I .input_async_reset = "none";
defparam \OUT_A[9]~I .input_power_up = "low";
defparam \OUT_A[9]~I .input_register_mode = "none";
defparam \OUT_A[9]~I .input_sync_reset = "none";
defparam \OUT_A[9]~I .oe_async_reset = "none";
defparam \OUT_A[9]~I .oe_power_up = "low";
defparam \OUT_A[9]~I .oe_register_mode = "none";
defparam \OUT_A[9]~I .oe_sync_reset = "none";
defparam \OUT_A[9]~I .operation_mode = "output";
defparam \OUT_A[9]~I .output_async_reset = "none";
defparam \OUT_A[9]~I .output_power_up = "low";
defparam \OUT_A[9]~I .output_register_mode = "none";
defparam \OUT_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[8]~I (
	.datain(\inst8|inst1|inst20|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[8]));
// synopsys translate_off
defparam \OUT_A[8]~I .input_async_reset = "none";
defparam \OUT_A[8]~I .input_power_up = "low";
defparam \OUT_A[8]~I .input_register_mode = "none";
defparam \OUT_A[8]~I .input_sync_reset = "none";
defparam \OUT_A[8]~I .oe_async_reset = "none";
defparam \OUT_A[8]~I .oe_power_up = "low";
defparam \OUT_A[8]~I .oe_register_mode = "none";
defparam \OUT_A[8]~I .oe_sync_reset = "none";
defparam \OUT_A[8]~I .operation_mode = "output";
defparam \OUT_A[8]~I .output_async_reset = "none";
defparam \OUT_A[8]~I .output_power_up = "low";
defparam \OUT_A[8]~I .output_register_mode = "none";
defparam \OUT_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[7]~I (
	.datain(\inst8|inst1|inst|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[7]));
// synopsys translate_off
defparam \OUT_A[7]~I .input_async_reset = "none";
defparam \OUT_A[7]~I .input_power_up = "low";
defparam \OUT_A[7]~I .input_register_mode = "none";
defparam \OUT_A[7]~I .input_sync_reset = "none";
defparam \OUT_A[7]~I .oe_async_reset = "none";
defparam \OUT_A[7]~I .oe_power_up = "low";
defparam \OUT_A[7]~I .oe_register_mode = "none";
defparam \OUT_A[7]~I .oe_sync_reset = "none";
defparam \OUT_A[7]~I .operation_mode = "output";
defparam \OUT_A[7]~I .output_async_reset = "none";
defparam \OUT_A[7]~I .output_power_up = "low";
defparam \OUT_A[7]~I .output_register_mode = "none";
defparam \OUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[6]~I (
	.datain(\inst8|inst1|inst|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[6]));
// synopsys translate_off
defparam \OUT_A[6]~I .input_async_reset = "none";
defparam \OUT_A[6]~I .input_power_up = "low";
defparam \OUT_A[6]~I .input_register_mode = "none";
defparam \OUT_A[6]~I .input_sync_reset = "none";
defparam \OUT_A[6]~I .oe_async_reset = "none";
defparam \OUT_A[6]~I .oe_power_up = "low";
defparam \OUT_A[6]~I .oe_register_mode = "none";
defparam \OUT_A[6]~I .oe_sync_reset = "none";
defparam \OUT_A[6]~I .operation_mode = "output";
defparam \OUT_A[6]~I .output_async_reset = "none";
defparam \OUT_A[6]~I .output_power_up = "low";
defparam \OUT_A[6]~I .output_register_mode = "none";
defparam \OUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[5]~I (
	.datain(\inst8|inst1|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[5]));
// synopsys translate_off
defparam \OUT_A[5]~I .input_async_reset = "none";
defparam \OUT_A[5]~I .input_power_up = "low";
defparam \OUT_A[5]~I .input_register_mode = "none";
defparam \OUT_A[5]~I .input_sync_reset = "none";
defparam \OUT_A[5]~I .oe_async_reset = "none";
defparam \OUT_A[5]~I .oe_power_up = "low";
defparam \OUT_A[5]~I .oe_register_mode = "none";
defparam \OUT_A[5]~I .oe_sync_reset = "none";
defparam \OUT_A[5]~I .operation_mode = "output";
defparam \OUT_A[5]~I .output_async_reset = "none";
defparam \OUT_A[5]~I .output_power_up = "low";
defparam \OUT_A[5]~I .output_register_mode = "none";
defparam \OUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[4]~I (
	.datain(\inst8|inst1|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[4]));
// synopsys translate_off
defparam \OUT_A[4]~I .input_async_reset = "none";
defparam \OUT_A[4]~I .input_power_up = "low";
defparam \OUT_A[4]~I .input_register_mode = "none";
defparam \OUT_A[4]~I .input_sync_reset = "none";
defparam \OUT_A[4]~I .oe_async_reset = "none";
defparam \OUT_A[4]~I .oe_power_up = "low";
defparam \OUT_A[4]~I .oe_register_mode = "none";
defparam \OUT_A[4]~I .oe_sync_reset = "none";
defparam \OUT_A[4]~I .operation_mode = "output";
defparam \OUT_A[4]~I .output_async_reset = "none";
defparam \OUT_A[4]~I .output_power_up = "low";
defparam \OUT_A[4]~I .output_register_mode = "none";
defparam \OUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[3]~I (
	.datain(\inst8|inst1|inst|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[3]));
// synopsys translate_off
defparam \OUT_A[3]~I .input_async_reset = "none";
defparam \OUT_A[3]~I .input_power_up = "low";
defparam \OUT_A[3]~I .input_register_mode = "none";
defparam \OUT_A[3]~I .input_sync_reset = "none";
defparam \OUT_A[3]~I .oe_async_reset = "none";
defparam \OUT_A[3]~I .oe_power_up = "low";
defparam \OUT_A[3]~I .oe_register_mode = "none";
defparam \OUT_A[3]~I .oe_sync_reset = "none";
defparam \OUT_A[3]~I .operation_mode = "output";
defparam \OUT_A[3]~I .output_async_reset = "none";
defparam \OUT_A[3]~I .output_power_up = "low";
defparam \OUT_A[3]~I .output_register_mode = "none";
defparam \OUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[2]~I (
	.datain(\inst8|inst1|inst|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[2]));
// synopsys translate_off
defparam \OUT_A[2]~I .input_async_reset = "none";
defparam \OUT_A[2]~I .input_power_up = "low";
defparam \OUT_A[2]~I .input_register_mode = "none";
defparam \OUT_A[2]~I .input_sync_reset = "none";
defparam \OUT_A[2]~I .oe_async_reset = "none";
defparam \OUT_A[2]~I .oe_power_up = "low";
defparam \OUT_A[2]~I .oe_register_mode = "none";
defparam \OUT_A[2]~I .oe_sync_reset = "none";
defparam \OUT_A[2]~I .operation_mode = "output";
defparam \OUT_A[2]~I .output_async_reset = "none";
defparam \OUT_A[2]~I .output_power_up = "low";
defparam \OUT_A[2]~I .output_register_mode = "none";
defparam \OUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[1]~I (
	.datain(\inst8|inst1|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[1]));
// synopsys translate_off
defparam \OUT_A[1]~I .input_async_reset = "none";
defparam \OUT_A[1]~I .input_power_up = "low";
defparam \OUT_A[1]~I .input_register_mode = "none";
defparam \OUT_A[1]~I .input_sync_reset = "none";
defparam \OUT_A[1]~I .oe_async_reset = "none";
defparam \OUT_A[1]~I .oe_power_up = "low";
defparam \OUT_A[1]~I .oe_register_mode = "none";
defparam \OUT_A[1]~I .oe_sync_reset = "none";
defparam \OUT_A[1]~I .operation_mode = "output";
defparam \OUT_A[1]~I .output_async_reset = "none";
defparam \OUT_A[1]~I .output_power_up = "low";
defparam \OUT_A[1]~I .output_register_mode = "none";
defparam \OUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_A[0]~I (
	.datain(\inst8|inst1|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_A[0]));
// synopsys translate_off
defparam \OUT_A[0]~I .input_async_reset = "none";
defparam \OUT_A[0]~I .input_power_up = "low";
defparam \OUT_A[0]~I .input_register_mode = "none";
defparam \OUT_A[0]~I .input_sync_reset = "none";
defparam \OUT_A[0]~I .oe_async_reset = "none";
defparam \OUT_A[0]~I .oe_power_up = "low";
defparam \OUT_A[0]~I .oe_register_mode = "none";
defparam \OUT_A[0]~I .oe_sync_reset = "none";
defparam \OUT_A[0]~I .operation_mode = "output";
defparam \OUT_A[0]~I .output_async_reset = "none";
defparam \OUT_A[0]~I .output_power_up = "low";
defparam \OUT_A[0]~I .output_register_mode = "none";
defparam \OUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[31]~I (
	.datain(\inst2|inst1|inst23|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[31]));
// synopsys translate_off
defparam \PC_OUT[31]~I .input_async_reset = "none";
defparam \PC_OUT[31]~I .input_power_up = "low";
defparam \PC_OUT[31]~I .input_register_mode = "none";
defparam \PC_OUT[31]~I .input_sync_reset = "none";
defparam \PC_OUT[31]~I .oe_async_reset = "none";
defparam \PC_OUT[31]~I .oe_power_up = "low";
defparam \PC_OUT[31]~I .oe_register_mode = "none";
defparam \PC_OUT[31]~I .oe_sync_reset = "none";
defparam \PC_OUT[31]~I .operation_mode = "output";
defparam \PC_OUT[31]~I .output_async_reset = "none";
defparam \PC_OUT[31]~I .output_power_up = "low";
defparam \PC_OUT[31]~I .output_register_mode = "none";
defparam \PC_OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[30]~I (
	.datain(\inst2|inst1|inst23|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[30]));
// synopsys translate_off
defparam \PC_OUT[30]~I .input_async_reset = "none";
defparam \PC_OUT[30]~I .input_power_up = "low";
defparam \PC_OUT[30]~I .input_register_mode = "none";
defparam \PC_OUT[30]~I .input_sync_reset = "none";
defparam \PC_OUT[30]~I .oe_async_reset = "none";
defparam \PC_OUT[30]~I .oe_power_up = "low";
defparam \PC_OUT[30]~I .oe_register_mode = "none";
defparam \PC_OUT[30]~I .oe_sync_reset = "none";
defparam \PC_OUT[30]~I .operation_mode = "output";
defparam \PC_OUT[30]~I .output_async_reset = "none";
defparam \PC_OUT[30]~I .output_power_up = "low";
defparam \PC_OUT[30]~I .output_register_mode = "none";
defparam \PC_OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[29]~I (
	.datain(\inst2|inst1|inst23|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[29]));
// synopsys translate_off
defparam \PC_OUT[29]~I .input_async_reset = "none";
defparam \PC_OUT[29]~I .input_power_up = "low";
defparam \PC_OUT[29]~I .input_register_mode = "none";
defparam \PC_OUT[29]~I .input_sync_reset = "none";
defparam \PC_OUT[29]~I .oe_async_reset = "none";
defparam \PC_OUT[29]~I .oe_power_up = "low";
defparam \PC_OUT[29]~I .oe_register_mode = "none";
defparam \PC_OUT[29]~I .oe_sync_reset = "none";
defparam \PC_OUT[29]~I .operation_mode = "output";
defparam \PC_OUT[29]~I .output_async_reset = "none";
defparam \PC_OUT[29]~I .output_power_up = "low";
defparam \PC_OUT[29]~I .output_register_mode = "none";
defparam \PC_OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[28]~I (
	.datain(\inst2|inst1|inst23|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[28]));
// synopsys translate_off
defparam \PC_OUT[28]~I .input_async_reset = "none";
defparam \PC_OUT[28]~I .input_power_up = "low";
defparam \PC_OUT[28]~I .input_register_mode = "none";
defparam \PC_OUT[28]~I .input_sync_reset = "none";
defparam \PC_OUT[28]~I .oe_async_reset = "none";
defparam \PC_OUT[28]~I .oe_power_up = "low";
defparam \PC_OUT[28]~I .oe_register_mode = "none";
defparam \PC_OUT[28]~I .oe_sync_reset = "none";
defparam \PC_OUT[28]~I .operation_mode = "output";
defparam \PC_OUT[28]~I .output_async_reset = "none";
defparam \PC_OUT[28]~I .output_power_up = "low";
defparam \PC_OUT[28]~I .output_register_mode = "none";
defparam \PC_OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[27]~I (
	.datain(\inst2|inst1|inst23|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[27]));
// synopsys translate_off
defparam \PC_OUT[27]~I .input_async_reset = "none";
defparam \PC_OUT[27]~I .input_power_up = "low";
defparam \PC_OUT[27]~I .input_register_mode = "none";
defparam \PC_OUT[27]~I .input_sync_reset = "none";
defparam \PC_OUT[27]~I .oe_async_reset = "none";
defparam \PC_OUT[27]~I .oe_power_up = "low";
defparam \PC_OUT[27]~I .oe_register_mode = "none";
defparam \PC_OUT[27]~I .oe_sync_reset = "none";
defparam \PC_OUT[27]~I .operation_mode = "output";
defparam \PC_OUT[27]~I .output_async_reset = "none";
defparam \PC_OUT[27]~I .output_power_up = "low";
defparam \PC_OUT[27]~I .output_register_mode = "none";
defparam \PC_OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[26]~I (
	.datain(\inst2|inst1|inst23|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[26]));
// synopsys translate_off
defparam \PC_OUT[26]~I .input_async_reset = "none";
defparam \PC_OUT[26]~I .input_power_up = "low";
defparam \PC_OUT[26]~I .input_register_mode = "none";
defparam \PC_OUT[26]~I .input_sync_reset = "none";
defparam \PC_OUT[26]~I .oe_async_reset = "none";
defparam \PC_OUT[26]~I .oe_power_up = "low";
defparam \PC_OUT[26]~I .oe_register_mode = "none";
defparam \PC_OUT[26]~I .oe_sync_reset = "none";
defparam \PC_OUT[26]~I .operation_mode = "output";
defparam \PC_OUT[26]~I .output_async_reset = "none";
defparam \PC_OUT[26]~I .output_power_up = "low";
defparam \PC_OUT[26]~I .output_register_mode = "none";
defparam \PC_OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[25]~I (
	.datain(\inst2|inst1|inst23|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[25]));
// synopsys translate_off
defparam \PC_OUT[25]~I .input_async_reset = "none";
defparam \PC_OUT[25]~I .input_power_up = "low";
defparam \PC_OUT[25]~I .input_register_mode = "none";
defparam \PC_OUT[25]~I .input_sync_reset = "none";
defparam \PC_OUT[25]~I .oe_async_reset = "none";
defparam \PC_OUT[25]~I .oe_power_up = "low";
defparam \PC_OUT[25]~I .oe_register_mode = "none";
defparam \PC_OUT[25]~I .oe_sync_reset = "none";
defparam \PC_OUT[25]~I .operation_mode = "output";
defparam \PC_OUT[25]~I .output_async_reset = "none";
defparam \PC_OUT[25]~I .output_power_up = "low";
defparam \PC_OUT[25]~I .output_register_mode = "none";
defparam \PC_OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[24]~I (
	.datain(\inst2|inst1|inst23|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[24]));
// synopsys translate_off
defparam \PC_OUT[24]~I .input_async_reset = "none";
defparam \PC_OUT[24]~I .input_power_up = "low";
defparam \PC_OUT[24]~I .input_register_mode = "none";
defparam \PC_OUT[24]~I .input_sync_reset = "none";
defparam \PC_OUT[24]~I .oe_async_reset = "none";
defparam \PC_OUT[24]~I .oe_power_up = "low";
defparam \PC_OUT[24]~I .oe_register_mode = "none";
defparam \PC_OUT[24]~I .oe_sync_reset = "none";
defparam \PC_OUT[24]~I .operation_mode = "output";
defparam \PC_OUT[24]~I .output_async_reset = "none";
defparam \PC_OUT[24]~I .output_power_up = "low";
defparam \PC_OUT[24]~I .output_register_mode = "none";
defparam \PC_OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[23]~I (
	.datain(\inst2|inst1|inst22|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[23]));
// synopsys translate_off
defparam \PC_OUT[23]~I .input_async_reset = "none";
defparam \PC_OUT[23]~I .input_power_up = "low";
defparam \PC_OUT[23]~I .input_register_mode = "none";
defparam \PC_OUT[23]~I .input_sync_reset = "none";
defparam \PC_OUT[23]~I .oe_async_reset = "none";
defparam \PC_OUT[23]~I .oe_power_up = "low";
defparam \PC_OUT[23]~I .oe_register_mode = "none";
defparam \PC_OUT[23]~I .oe_sync_reset = "none";
defparam \PC_OUT[23]~I .operation_mode = "output";
defparam \PC_OUT[23]~I .output_async_reset = "none";
defparam \PC_OUT[23]~I .output_power_up = "low";
defparam \PC_OUT[23]~I .output_register_mode = "none";
defparam \PC_OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[22]~I (
	.datain(\inst2|inst1|inst22|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[22]));
// synopsys translate_off
defparam \PC_OUT[22]~I .input_async_reset = "none";
defparam \PC_OUT[22]~I .input_power_up = "low";
defparam \PC_OUT[22]~I .input_register_mode = "none";
defparam \PC_OUT[22]~I .input_sync_reset = "none";
defparam \PC_OUT[22]~I .oe_async_reset = "none";
defparam \PC_OUT[22]~I .oe_power_up = "low";
defparam \PC_OUT[22]~I .oe_register_mode = "none";
defparam \PC_OUT[22]~I .oe_sync_reset = "none";
defparam \PC_OUT[22]~I .operation_mode = "output";
defparam \PC_OUT[22]~I .output_async_reset = "none";
defparam \PC_OUT[22]~I .output_power_up = "low";
defparam \PC_OUT[22]~I .output_register_mode = "none";
defparam \PC_OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[21]~I (
	.datain(\inst2|inst1|inst22|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[21]));
// synopsys translate_off
defparam \PC_OUT[21]~I .input_async_reset = "none";
defparam \PC_OUT[21]~I .input_power_up = "low";
defparam \PC_OUT[21]~I .input_register_mode = "none";
defparam \PC_OUT[21]~I .input_sync_reset = "none";
defparam \PC_OUT[21]~I .oe_async_reset = "none";
defparam \PC_OUT[21]~I .oe_power_up = "low";
defparam \PC_OUT[21]~I .oe_register_mode = "none";
defparam \PC_OUT[21]~I .oe_sync_reset = "none";
defparam \PC_OUT[21]~I .operation_mode = "output";
defparam \PC_OUT[21]~I .output_async_reset = "none";
defparam \PC_OUT[21]~I .output_power_up = "low";
defparam \PC_OUT[21]~I .output_register_mode = "none";
defparam \PC_OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[20]~I (
	.datain(\inst2|inst1|inst22|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[20]));
// synopsys translate_off
defparam \PC_OUT[20]~I .input_async_reset = "none";
defparam \PC_OUT[20]~I .input_power_up = "low";
defparam \PC_OUT[20]~I .input_register_mode = "none";
defparam \PC_OUT[20]~I .input_sync_reset = "none";
defparam \PC_OUT[20]~I .oe_async_reset = "none";
defparam \PC_OUT[20]~I .oe_power_up = "low";
defparam \PC_OUT[20]~I .oe_register_mode = "none";
defparam \PC_OUT[20]~I .oe_sync_reset = "none";
defparam \PC_OUT[20]~I .operation_mode = "output";
defparam \PC_OUT[20]~I .output_async_reset = "none";
defparam \PC_OUT[20]~I .output_power_up = "low";
defparam \PC_OUT[20]~I .output_register_mode = "none";
defparam \PC_OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[19]~I (
	.datain(\inst2|inst1|inst22|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[19]));
// synopsys translate_off
defparam \PC_OUT[19]~I .input_async_reset = "none";
defparam \PC_OUT[19]~I .input_power_up = "low";
defparam \PC_OUT[19]~I .input_register_mode = "none";
defparam \PC_OUT[19]~I .input_sync_reset = "none";
defparam \PC_OUT[19]~I .oe_async_reset = "none";
defparam \PC_OUT[19]~I .oe_power_up = "low";
defparam \PC_OUT[19]~I .oe_register_mode = "none";
defparam \PC_OUT[19]~I .oe_sync_reset = "none";
defparam \PC_OUT[19]~I .operation_mode = "output";
defparam \PC_OUT[19]~I .output_async_reset = "none";
defparam \PC_OUT[19]~I .output_power_up = "low";
defparam \PC_OUT[19]~I .output_register_mode = "none";
defparam \PC_OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[18]~I (
	.datain(\inst2|inst1|inst22|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[18]));
// synopsys translate_off
defparam \PC_OUT[18]~I .input_async_reset = "none";
defparam \PC_OUT[18]~I .input_power_up = "low";
defparam \PC_OUT[18]~I .input_register_mode = "none";
defparam \PC_OUT[18]~I .input_sync_reset = "none";
defparam \PC_OUT[18]~I .oe_async_reset = "none";
defparam \PC_OUT[18]~I .oe_power_up = "low";
defparam \PC_OUT[18]~I .oe_register_mode = "none";
defparam \PC_OUT[18]~I .oe_sync_reset = "none";
defparam \PC_OUT[18]~I .operation_mode = "output";
defparam \PC_OUT[18]~I .output_async_reset = "none";
defparam \PC_OUT[18]~I .output_power_up = "low";
defparam \PC_OUT[18]~I .output_register_mode = "none";
defparam \PC_OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[17]~I (
	.datain(\inst2|inst1|inst22|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[17]));
// synopsys translate_off
defparam \PC_OUT[17]~I .input_async_reset = "none";
defparam \PC_OUT[17]~I .input_power_up = "low";
defparam \PC_OUT[17]~I .input_register_mode = "none";
defparam \PC_OUT[17]~I .input_sync_reset = "none";
defparam \PC_OUT[17]~I .oe_async_reset = "none";
defparam \PC_OUT[17]~I .oe_power_up = "low";
defparam \PC_OUT[17]~I .oe_register_mode = "none";
defparam \PC_OUT[17]~I .oe_sync_reset = "none";
defparam \PC_OUT[17]~I .operation_mode = "output";
defparam \PC_OUT[17]~I .output_async_reset = "none";
defparam \PC_OUT[17]~I .output_power_up = "low";
defparam \PC_OUT[17]~I .output_register_mode = "none";
defparam \PC_OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[16]~I (
	.datain(\inst2|inst1|inst22|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[16]));
// synopsys translate_off
defparam \PC_OUT[16]~I .input_async_reset = "none";
defparam \PC_OUT[16]~I .input_power_up = "low";
defparam \PC_OUT[16]~I .input_register_mode = "none";
defparam \PC_OUT[16]~I .input_sync_reset = "none";
defparam \PC_OUT[16]~I .oe_async_reset = "none";
defparam \PC_OUT[16]~I .oe_power_up = "low";
defparam \PC_OUT[16]~I .oe_register_mode = "none";
defparam \PC_OUT[16]~I .oe_sync_reset = "none";
defparam \PC_OUT[16]~I .operation_mode = "output";
defparam \PC_OUT[16]~I .output_async_reset = "none";
defparam \PC_OUT[16]~I .output_power_up = "low";
defparam \PC_OUT[16]~I .output_register_mode = "none";
defparam \PC_OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[15]~I (
	.datain(\inst2|inst1|inst20|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[15]));
// synopsys translate_off
defparam \PC_OUT[15]~I .input_async_reset = "none";
defparam \PC_OUT[15]~I .input_power_up = "low";
defparam \PC_OUT[15]~I .input_register_mode = "none";
defparam \PC_OUT[15]~I .input_sync_reset = "none";
defparam \PC_OUT[15]~I .oe_async_reset = "none";
defparam \PC_OUT[15]~I .oe_power_up = "low";
defparam \PC_OUT[15]~I .oe_register_mode = "none";
defparam \PC_OUT[15]~I .oe_sync_reset = "none";
defparam \PC_OUT[15]~I .operation_mode = "output";
defparam \PC_OUT[15]~I .output_async_reset = "none";
defparam \PC_OUT[15]~I .output_power_up = "low";
defparam \PC_OUT[15]~I .output_register_mode = "none";
defparam \PC_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[14]~I (
	.datain(\inst2|inst1|inst20|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[14]));
// synopsys translate_off
defparam \PC_OUT[14]~I .input_async_reset = "none";
defparam \PC_OUT[14]~I .input_power_up = "low";
defparam \PC_OUT[14]~I .input_register_mode = "none";
defparam \PC_OUT[14]~I .input_sync_reset = "none";
defparam \PC_OUT[14]~I .oe_async_reset = "none";
defparam \PC_OUT[14]~I .oe_power_up = "low";
defparam \PC_OUT[14]~I .oe_register_mode = "none";
defparam \PC_OUT[14]~I .oe_sync_reset = "none";
defparam \PC_OUT[14]~I .operation_mode = "output";
defparam \PC_OUT[14]~I .output_async_reset = "none";
defparam \PC_OUT[14]~I .output_power_up = "low";
defparam \PC_OUT[14]~I .output_register_mode = "none";
defparam \PC_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[13]~I (
	.datain(\inst2|inst1|inst20|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[13]));
// synopsys translate_off
defparam \PC_OUT[13]~I .input_async_reset = "none";
defparam \PC_OUT[13]~I .input_power_up = "low";
defparam \PC_OUT[13]~I .input_register_mode = "none";
defparam \PC_OUT[13]~I .input_sync_reset = "none";
defparam \PC_OUT[13]~I .oe_async_reset = "none";
defparam \PC_OUT[13]~I .oe_power_up = "low";
defparam \PC_OUT[13]~I .oe_register_mode = "none";
defparam \PC_OUT[13]~I .oe_sync_reset = "none";
defparam \PC_OUT[13]~I .operation_mode = "output";
defparam \PC_OUT[13]~I .output_async_reset = "none";
defparam \PC_OUT[13]~I .output_power_up = "low";
defparam \PC_OUT[13]~I .output_register_mode = "none";
defparam \PC_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[12]~I (
	.datain(\inst2|inst1|inst20|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[12]));
// synopsys translate_off
defparam \PC_OUT[12]~I .input_async_reset = "none";
defparam \PC_OUT[12]~I .input_power_up = "low";
defparam \PC_OUT[12]~I .input_register_mode = "none";
defparam \PC_OUT[12]~I .input_sync_reset = "none";
defparam \PC_OUT[12]~I .oe_async_reset = "none";
defparam \PC_OUT[12]~I .oe_power_up = "low";
defparam \PC_OUT[12]~I .oe_register_mode = "none";
defparam \PC_OUT[12]~I .oe_sync_reset = "none";
defparam \PC_OUT[12]~I .operation_mode = "output";
defparam \PC_OUT[12]~I .output_async_reset = "none";
defparam \PC_OUT[12]~I .output_power_up = "low";
defparam \PC_OUT[12]~I .output_register_mode = "none";
defparam \PC_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[11]~I (
	.datain(\inst2|inst1|inst20|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[11]));
// synopsys translate_off
defparam \PC_OUT[11]~I .input_async_reset = "none";
defparam \PC_OUT[11]~I .input_power_up = "low";
defparam \PC_OUT[11]~I .input_register_mode = "none";
defparam \PC_OUT[11]~I .input_sync_reset = "none";
defparam \PC_OUT[11]~I .oe_async_reset = "none";
defparam \PC_OUT[11]~I .oe_power_up = "low";
defparam \PC_OUT[11]~I .oe_register_mode = "none";
defparam \PC_OUT[11]~I .oe_sync_reset = "none";
defparam \PC_OUT[11]~I .operation_mode = "output";
defparam \PC_OUT[11]~I .output_async_reset = "none";
defparam \PC_OUT[11]~I .output_power_up = "low";
defparam \PC_OUT[11]~I .output_register_mode = "none";
defparam \PC_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[10]~I (
	.datain(\inst2|inst1|inst20|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[10]));
// synopsys translate_off
defparam \PC_OUT[10]~I .input_async_reset = "none";
defparam \PC_OUT[10]~I .input_power_up = "low";
defparam \PC_OUT[10]~I .input_register_mode = "none";
defparam \PC_OUT[10]~I .input_sync_reset = "none";
defparam \PC_OUT[10]~I .oe_async_reset = "none";
defparam \PC_OUT[10]~I .oe_power_up = "low";
defparam \PC_OUT[10]~I .oe_register_mode = "none";
defparam \PC_OUT[10]~I .oe_sync_reset = "none";
defparam \PC_OUT[10]~I .operation_mode = "output";
defparam \PC_OUT[10]~I .output_async_reset = "none";
defparam \PC_OUT[10]~I .output_power_up = "low";
defparam \PC_OUT[10]~I .output_register_mode = "none";
defparam \PC_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[9]~I (
	.datain(\inst2|inst1|inst20|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[9]));
// synopsys translate_off
defparam \PC_OUT[9]~I .input_async_reset = "none";
defparam \PC_OUT[9]~I .input_power_up = "low";
defparam \PC_OUT[9]~I .input_register_mode = "none";
defparam \PC_OUT[9]~I .input_sync_reset = "none";
defparam \PC_OUT[9]~I .oe_async_reset = "none";
defparam \PC_OUT[9]~I .oe_power_up = "low";
defparam \PC_OUT[9]~I .oe_register_mode = "none";
defparam \PC_OUT[9]~I .oe_sync_reset = "none";
defparam \PC_OUT[9]~I .operation_mode = "output";
defparam \PC_OUT[9]~I .output_async_reset = "none";
defparam \PC_OUT[9]~I .output_power_up = "low";
defparam \PC_OUT[9]~I .output_register_mode = "none";
defparam \PC_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[8]~I (
	.datain(\inst2|inst1|inst20|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[8]));
// synopsys translate_off
defparam \PC_OUT[8]~I .input_async_reset = "none";
defparam \PC_OUT[8]~I .input_power_up = "low";
defparam \PC_OUT[8]~I .input_register_mode = "none";
defparam \PC_OUT[8]~I .input_sync_reset = "none";
defparam \PC_OUT[8]~I .oe_async_reset = "none";
defparam \PC_OUT[8]~I .oe_power_up = "low";
defparam \PC_OUT[8]~I .oe_register_mode = "none";
defparam \PC_OUT[8]~I .oe_sync_reset = "none";
defparam \PC_OUT[8]~I .operation_mode = "output";
defparam \PC_OUT[8]~I .output_async_reset = "none";
defparam \PC_OUT[8]~I .output_power_up = "low";
defparam \PC_OUT[8]~I .output_register_mode = "none";
defparam \PC_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[7]~I (
	.datain(\inst2|inst1|inst|inst28~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[7]));
// synopsys translate_off
defparam \PC_OUT[7]~I .input_async_reset = "none";
defparam \PC_OUT[7]~I .input_power_up = "low";
defparam \PC_OUT[7]~I .input_register_mode = "none";
defparam \PC_OUT[7]~I .input_sync_reset = "none";
defparam \PC_OUT[7]~I .oe_async_reset = "none";
defparam \PC_OUT[7]~I .oe_power_up = "low";
defparam \PC_OUT[7]~I .oe_register_mode = "none";
defparam \PC_OUT[7]~I .oe_sync_reset = "none";
defparam \PC_OUT[7]~I .operation_mode = "output";
defparam \PC_OUT[7]~I .output_async_reset = "none";
defparam \PC_OUT[7]~I .output_power_up = "low";
defparam \PC_OUT[7]~I .output_register_mode = "none";
defparam \PC_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[6]~I (
	.datain(\inst2|inst1|inst|inst24~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[6]));
// synopsys translate_off
defparam \PC_OUT[6]~I .input_async_reset = "none";
defparam \PC_OUT[6]~I .input_power_up = "low";
defparam \PC_OUT[6]~I .input_register_mode = "none";
defparam \PC_OUT[6]~I .input_sync_reset = "none";
defparam \PC_OUT[6]~I .oe_async_reset = "none";
defparam \PC_OUT[6]~I .oe_power_up = "low";
defparam \PC_OUT[6]~I .oe_register_mode = "none";
defparam \PC_OUT[6]~I .oe_sync_reset = "none";
defparam \PC_OUT[6]~I .operation_mode = "output";
defparam \PC_OUT[6]~I .output_async_reset = "none";
defparam \PC_OUT[6]~I .output_power_up = "low";
defparam \PC_OUT[6]~I .output_register_mode = "none";
defparam \PC_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[5]~I (
	.datain(\inst2|inst1|inst|inst20~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[5]));
// synopsys translate_off
defparam \PC_OUT[5]~I .input_async_reset = "none";
defparam \PC_OUT[5]~I .input_power_up = "low";
defparam \PC_OUT[5]~I .input_register_mode = "none";
defparam \PC_OUT[5]~I .input_sync_reset = "none";
defparam \PC_OUT[5]~I .oe_async_reset = "none";
defparam \PC_OUT[5]~I .oe_power_up = "low";
defparam \PC_OUT[5]~I .oe_register_mode = "none";
defparam \PC_OUT[5]~I .oe_sync_reset = "none";
defparam \PC_OUT[5]~I .operation_mode = "output";
defparam \PC_OUT[5]~I .output_async_reset = "none";
defparam \PC_OUT[5]~I .output_power_up = "low";
defparam \PC_OUT[5]~I .output_register_mode = "none";
defparam \PC_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[4]~I (
	.datain(\inst2|inst1|inst|inst16~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[4]));
// synopsys translate_off
defparam \PC_OUT[4]~I .input_async_reset = "none";
defparam \PC_OUT[4]~I .input_power_up = "low";
defparam \PC_OUT[4]~I .input_register_mode = "none";
defparam \PC_OUT[4]~I .input_sync_reset = "none";
defparam \PC_OUT[4]~I .oe_async_reset = "none";
defparam \PC_OUT[4]~I .oe_power_up = "low";
defparam \PC_OUT[4]~I .oe_register_mode = "none";
defparam \PC_OUT[4]~I .oe_sync_reset = "none";
defparam \PC_OUT[4]~I .operation_mode = "output";
defparam \PC_OUT[4]~I .output_async_reset = "none";
defparam \PC_OUT[4]~I .output_power_up = "low";
defparam \PC_OUT[4]~I .output_register_mode = "none";
defparam \PC_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[3]~I (
	.datain(\inst2|inst1|inst|inst12~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[3]));
// synopsys translate_off
defparam \PC_OUT[3]~I .input_async_reset = "none";
defparam \PC_OUT[3]~I .input_power_up = "low";
defparam \PC_OUT[3]~I .input_register_mode = "none";
defparam \PC_OUT[3]~I .input_sync_reset = "none";
defparam \PC_OUT[3]~I .oe_async_reset = "none";
defparam \PC_OUT[3]~I .oe_power_up = "low";
defparam \PC_OUT[3]~I .oe_register_mode = "none";
defparam \PC_OUT[3]~I .oe_sync_reset = "none";
defparam \PC_OUT[3]~I .operation_mode = "output";
defparam \PC_OUT[3]~I .output_async_reset = "none";
defparam \PC_OUT[3]~I .output_power_up = "low";
defparam \PC_OUT[3]~I .output_register_mode = "none";
defparam \PC_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[2]~I (
	.datain(\inst2|inst1|inst|inst8~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[2]));
// synopsys translate_off
defparam \PC_OUT[2]~I .input_async_reset = "none";
defparam \PC_OUT[2]~I .input_power_up = "low";
defparam \PC_OUT[2]~I .input_register_mode = "none";
defparam \PC_OUT[2]~I .input_sync_reset = "none";
defparam \PC_OUT[2]~I .oe_async_reset = "none";
defparam \PC_OUT[2]~I .oe_power_up = "low";
defparam \PC_OUT[2]~I .oe_register_mode = "none";
defparam \PC_OUT[2]~I .oe_sync_reset = "none";
defparam \PC_OUT[2]~I .operation_mode = "output";
defparam \PC_OUT[2]~I .output_async_reset = "none";
defparam \PC_OUT[2]~I .output_power_up = "low";
defparam \PC_OUT[2]~I .output_register_mode = "none";
defparam \PC_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[1]~I (
	.datain(\inst2|inst1|inst|inst5~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[1]));
// synopsys translate_off
defparam \PC_OUT[1]~I .input_async_reset = "none";
defparam \PC_OUT[1]~I .input_power_up = "low";
defparam \PC_OUT[1]~I .input_register_mode = "none";
defparam \PC_OUT[1]~I .input_sync_reset = "none";
defparam \PC_OUT[1]~I .oe_async_reset = "none";
defparam \PC_OUT[1]~I .oe_power_up = "low";
defparam \PC_OUT[1]~I .oe_register_mode = "none";
defparam \PC_OUT[1]~I .oe_sync_reset = "none";
defparam \PC_OUT[1]~I .operation_mode = "output";
defparam \PC_OUT[1]~I .output_async_reset = "none";
defparam \PC_OUT[1]~I .output_power_up = "low";
defparam \PC_OUT[1]~I .output_register_mode = "none";
defparam \PC_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_OUT[0]~I (
	.datain(\inst2|inst1|inst|inst~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_OUT[0]));
// synopsys translate_off
defparam \PC_OUT[0]~I .input_async_reset = "none";
defparam \PC_OUT[0]~I .input_power_up = "low";
defparam \PC_OUT[0]~I .input_register_mode = "none";
defparam \PC_OUT[0]~I .input_sync_reset = "none";
defparam \PC_OUT[0]~I .oe_async_reset = "none";
defparam \PC_OUT[0]~I .oe_power_up = "low";
defparam \PC_OUT[0]~I .oe_register_mode = "none";
defparam \PC_OUT[0]~I .oe_sync_reset = "none";
defparam \PC_OUT[0]~I .operation_mode = "output";
defparam \PC_OUT[0]~I .output_async_reset = "none";
defparam \PC_OUT[0]~I .output_power_up = "low";
defparam \PC_OUT[0]~I .output_register_mode = "none";
defparam \PC_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
