ENOMEM	,	V_17
"Clock ss is at %lu (%lu MHz) (must be &lt;= %lu)\n"	,	L_15
spin_lock_init	,	F_19
halg	,	V_37
"ahb"	,	L_5
dev_info	,	F_11
dev_dbg	,	F_9
"Cannot prepare_enable busclk\n"	,	L_9
"mod"	,	L_2
pdev	,	V_2
sun4i_ss_ctx	,	V_11
dev	,	V_13
u32	,	T_1
CRYPTO_ALG_TYPE_RNG	,	V_38
crypto_register_skcipher	,	F_21
slock	,	V_28
CRYPTO_ALG_TYPE_SKCIPHER	,	V_30
alg	,	V_31
reset_control_assert	,	F_28
devm_reset_control_get_optional	,	F_10
"Cannot prepare_enable ssclk\n"	,	L_10
ARRAY_SIZE	,	F_20
res	,	V_4
resource	,	V_3
"Clock ss %lu (%lu MHz) (must be &lt;= %lu)\n"	,	L_14
SS_ENABLED	,	V_26
cr_ahb	,	V_9
"Cannot get AHB SS clock err=%d\n"	,	L_6
rng	,	V_39
crypto_register_rng	,	F_23
PTR_ERR	,	F_7
crypto	,	V_32
clk_get_rate	,	F_15
"Die ID %d\n"	,	L_16
CRYPTO_ALG_TYPE_AHASH	,	V_35
"Cannot deassert reset control\n"	,	L_12
reset_control_deassert	,	F_14
reset	,	V_22
of_node	,	V_14
GFP_KERNEL	,	V_16
platform_get_resource	,	F_3
clk_set_rate	,	F_13
hash	,	V_36
"clock ahb_ss acquired\n"	,	L_7
platform_set_drvdata	,	F_24
devm_kzalloc	,	F_2
ENODEV	,	V_15
"Cannot get SS clock err=%d\n"	,	L_3
error_clk	,	V_25
busclk	,	V_21
platform_get_drvdata	,	F_31
"clock ss acquired\n"	,	L_4
ss_algs	,	V_29
ssclk	,	V_20
error_alg	,	V_34
dev_err	,	F_6
cr_mod	,	V_10
cra_name	,	V_33
"Fail to register %s\n"	,	L_17
IORESOURCE_MEM	,	V_18
clk_prepare_enable	,	F_12
ss	,	V_12
devm_ioremap_resource	,	F_4
devm_clk_get	,	F_8
"no reset control found\n"	,	L_8
readl	,	F_18
err	,	V_6
crypto_register_ahash	,	F_22
writel	,	F_17
i	,	V_7
dev_warn	,	F_16
crypto_unregister_ahash	,	F_26
clk_disable_unprepare	,	F_29
EPROBE_DEFER	,	V_23
"Cannot set clock rate to ssclk\n"	,	L_11
sun4i_ss_probe	,	F_1
cr	,	V_8
"Cannot request MMIO\n"	,	L_1
"Clock bus %lu (%lu MHz) (must be &gt;= %lu)\n"	,	L_13
v	,	V_5
crypto_unregister_skcipher	,	F_25
crypto_unregister_rng	,	F_27
sun4i_ss_remove	,	F_30
error_ssclk	,	V_24
SS_CTL	,	V_27
platform_device	,	V_1
base	,	V_19
IS_ERR	,	F_5
