{
  "Top": "qubit_processor_fixed",
  "RtlTop": "qubit_processor_fixed",
  "RtlPrefix": "",
  "RtlSubPrefix": "qubit_processor_fixed_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "operation": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<2>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "operation",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_alpha_real": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_alpha_real",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_alpha_imag": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_alpha_imag",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_beta_real": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_beta_real",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_beta_imag": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_beta_imag",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_alpha_real": {
      "index": "5",
      "direction": "out",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_alpha_real",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_alpha_real_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "out_alpha_imag": {
      "index": "6",
      "direction": "out",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_alpha_imag",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_alpha_imag_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "out_beta_real": {
      "index": "7",
      "direction": "out",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_beta_real",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_beta_real_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "out_beta_imag": {
      "index": "8",
      "direction": "out",
      "srcType": "ap_fixed<16, 3, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_beta_imag",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_beta_imag_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=qubit_visualizer",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/soulbird\/hls_prac\/qc\/ips",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=4"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "qubit_processor_fixed"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "Uncertainty": "0.81",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "6"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "qubit_processor_fixed",
    "Version": "1.0",
    "DisplayName": "qubit_visualizer",
    "Revision": "2114208976",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_qubit_processor_fixed_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/qubit_processor_fixed_control_s_axi.vhd",
      "impl\/vhdl\/qubit_processor_fixed_mul_17s_14ns_29_4_1.vhd",
      "impl\/vhdl\/qubit_processor_fixed.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/qubit_processor_fixed_control_s_axi.v",
      "impl\/verilog\/qubit_processor_fixed_mul_17s_14ns_29_4_1.v",
      "impl\/verilog\/qubit_processor_fixed.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/qubit_processor_fixed_v1_0\/data\/qubit_processor_fixed.mdd",
      "impl\/misc\/drivers\/qubit_processor_fixed_v1_0\/data\/qubit_processor_fixed.tcl",
      "impl\/misc\/drivers\/qubit_processor_fixed_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/qubit_processor_fixed_v1_0\/src\/xqubit_processor_fixed.c",
      "impl\/misc\/drivers\/qubit_processor_fixed_v1_0\/src\/xqubit_processor_fixed.h",
      "impl\/misc\/drivers\/qubit_processor_fixed_v1_0\/src\/xqubit_processor_fixed_hw.h",
      "impl\/misc\/drivers\/qubit_processor_fixed_v1_0\/src\/xqubit_processor_fixed_linux.c",
      "impl\/misc\/drivers\/qubit_processor_fixed_v1_0\/src\/xqubit_processor_fixed_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/qubit_processor.protoinst",
      ".debug\/qubit_operations.protoinst",
      ".debug\/qubit_processor_fixed.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "operation",
          "access": "W",
          "description": "Data signal of operation",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "2",
              "name": "operation",
              "access": "W",
              "description": "Bit 1 to 0 of operation"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "in_alpha_real",
          "access": "W",
          "description": "Data signal of in_alpha_real",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "in_alpha_real",
              "access": "W",
              "description": "Bit 15 to 0 of in_alpha_real"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "in_alpha_imag",
          "access": "W",
          "description": "Data signal of in_alpha_imag",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "in_alpha_imag",
              "access": "W",
              "description": "Bit 15 to 0 of in_alpha_imag"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x28",
          "name": "in_beta_real",
          "access": "W",
          "description": "Data signal of in_beta_real",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "in_beta_real",
              "access": "W",
              "description": "Bit 15 to 0 of in_beta_real"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "in_beta_imag",
          "access": "W",
          "description": "Data signal of in_beta_imag",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "in_beta_imag",
              "access": "W",
              "description": "Bit 15 to 0 of in_beta_imag"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "out_alpha_real",
          "access": "R",
          "description": "Data signal of out_alpha_real",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "out_alpha_real",
              "access": "R",
              "description": "Bit 15 to 0 of out_alpha_real"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x3c",
          "name": "out_alpha_real_ctrl",
          "access": "R",
          "description": "Control signal of out_alpha_real",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "out_alpha_real_ap_vld",
              "access": "R",
              "description": "Control signal out_alpha_real_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "out_alpha_imag",
          "access": "R",
          "description": "Data signal of out_alpha_imag",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "out_alpha_imag",
              "access": "R",
              "description": "Bit 15 to 0 of out_alpha_imag"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x4c",
          "name": "out_alpha_imag_ctrl",
          "access": "R",
          "description": "Control signal of out_alpha_imag",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "out_alpha_imag_ap_vld",
              "access": "R",
              "description": "Control signal out_alpha_imag_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x58",
          "name": "out_beta_real",
          "access": "R",
          "description": "Data signal of out_beta_real",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "out_beta_real",
              "access": "R",
              "description": "Bit 15 to 0 of out_beta_real"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x5c",
          "name": "out_beta_real_ctrl",
          "access": "R",
          "description": "Control signal of out_beta_real",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "out_beta_real_ap_vld",
              "access": "R",
              "description": "Control signal out_beta_real_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x68",
          "name": "out_beta_imag",
          "access": "R",
          "description": "Data signal of out_beta_imag",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "out_beta_imag",
              "access": "R",
              "description": "Bit 15 to 0 of out_beta_imag"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x6c",
          "name": "out_beta_imag_ctrl",
          "access": "R",
          "description": "Control signal of out_beta_imag",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "out_beta_imag_ap_vld",
              "access": "R",
              "description": "Control signal out_beta_imag_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "operation"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "in_alpha_real"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "in_alpha_imag"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "in_beta_real"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "in_beta_imag"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "out_alpha_real"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "out_alpha_imag"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "out_beta_real"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "out_beta_imag"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "qubit_processor_fixed"},
    "Info": {"qubit_processor_fixed": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"qubit_processor_fixed": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "1",
          "PipelineDepth": "7",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.077"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "1220",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "808",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-08-10 02:16:20 +06",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
