

================================================================
== Vivado HLS Report for 'A_IO_L2_in_boundary_0_s'
================================================================
* Date:           Mon Jun 14 19:30:14 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146| 0.487 us | 0.487 us |  146|  146|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      144|      144|         2|          1|          1|   144|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       29|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       72|    -|
|Register             |        -|      -|       15|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       15|      101|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln899_fu_71_p2                |     +    |      0|  0|   8|           8|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln899_fu_65_p2               |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  29|          22|          15|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |fifo_A_in_V_blk_n         |   9|          2|    1|          2|
    |fifo_A_local_out_V_blk_n  |   9|          2|    1|          2|
    |indvar_flatten_reg_54     |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  72|         15|   13|         29|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln899_reg_77        |  1|   0|    1|          0|
    |indvar_flatten_reg_54    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | A_IO_L2_in_boundary<0> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | A_IO_L2_in_boundary<0> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | A_IO_L2_in_boundary<0> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | A_IO_L2_in_boundary<0> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | A_IO_L2_in_boundary<0> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | A_IO_L2_in_boundary<0> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | A_IO_L2_in_boundary<0> | return value |
|fifo_A_in_V_dout           |  in |   32|   ap_fifo  |       fifo_A_in_V      |    pointer   |
|fifo_A_in_V_empty_n        |  in |    1|   ap_fifo  |       fifo_A_in_V      |    pointer   |
|fifo_A_in_V_read           | out |    1|   ap_fifo  |       fifo_A_in_V      |    pointer   |
|fifo_A_local_out_V_din     | out |   32|   ap_fifo  |   fifo_A_local_out_V   |    pointer   |
|fifo_A_local_out_V_full_n  |  in |    1|   ap_fifo  |   fifo_A_local_out_V   |    pointer   |
|fifo_A_local_out_V_write   | out |    1|   ap_fifo  |   fifo_A_local_out_V   |    pointer   |
+---------------------------+-----+-----+------------+------------------------+--------------+

