INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab6/sub/sub.srcs/sources_1/new/substraction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTech/Year 3 Semester 2/CS202-Computer Organization/Lab/lab6/sub/sub.srcs/sim_1/new/substraction_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substraction_sim
