{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689823841826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689823841831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 00:30:41 2023 " "Processing started: Thu Jul 20 00:30:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689823841831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823841831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final -c Projeto_Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_Final -c Projeto_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823841831 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689823842190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689823842190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851181 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/projects/Pipeline/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MI-Behavioral " "Found design unit 1: MI-Behavioral" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline/MI.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851182 ""} { "Info" "ISGN_ENTITY_NAME" "1 MI " "Found entity 1: MI" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline/MI.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851184 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/projects/Pipeline/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21-Behavioral " "Found design unit 1: Mux21-Behavioral" {  } { { "MUX.vhd" "" { Text "D:/projects/Pipeline/MUX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "MUX.vhd" "" { Text "D:/projects/Pipeline/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador8bits-Behavioral " "Found design unit 1: Somador8bits-Behavioral" {  } { { "SUM.vhd" "" { Text "D:/projects/Pipeline/SUM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851188 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador8bits " "Found entity 1: Somador8bits" {  } { { "SUM.vhd" "" { Text "D:/projects/Pipeline/SUM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 X_REG-main " "Found design unit 1: X_REG-main" {  } { { "XREG.vhd" "" { Text "D:/projects/Pipeline/XREG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851190 ""} { "Info" "ISGN_ENTITY_NAME" "1 X_REG " "Found entity 1: X_REG" {  } { { "XREG.vhd" "" { Text "D:/projects/Pipeline/XREG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE-behavioral " "Found design unit 1: PIPELINE-behavioral" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851192 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE " "Found entity 1: PIPELINE" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-a " "Found design unit 1: genImm32-a" {  } { { "GENIMM.vhd" "" { Text "D:/projects/Pipeline/GENIMM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851194 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "GENIMM.vhd" "" { Text "D:/projects/Pipeline/GENIMM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-behavioral " "Found design unit 1: Controle-behavioral" {  } { { "CONTROL.vhd" "" { Text "D:/projects/Pipeline/CONTROL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851195 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "CONTROL.vhd" "" { Text "D:/projects/Pipeline/CONTROL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD-Behavioral " "Found design unit 1: MD-Behavioral" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline/MD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851197 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD " "Found entity 1: MD" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline/MD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux21PC-Behavioral " "Found design unit 1: Mux21PC-Behavioral" {  } { { "MUXPC.vhd" "" { Text "D:/projects/Pipeline/MUXPC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux21PC " "Found entity 1: Mux21PC" {  } { { "MUXPC.vhd" "" { Text "D:/projects/Pipeline/MUXPC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_clk_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_clk_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE_CLK_TB-behavior " "Found design unit 1: PIPELINE_CLK_TB-behavior" {  } { { "PIPELINE_CLK_TB.vhd" "" { Text "D:/projects/Pipeline/PIPELINE_CLK_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851200 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_CLK_TB " "Found entity 1: PIPELINE_CLK_TB" {  } { { "PIPELINE_CLK_TB.vhd" "" { Text "D:/projects/Pipeline/PIPELINE_CLK_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689823851200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIPELINE " "Elaborating entity \"PIPELINE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689823851230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_md PIPELINE.vhd(114) " "Verilog HDL or VHDL warning at PIPELINE.vhd(114): object \"MemRead_md\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851231 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_md PIPELINE.vhd(114) " "Verilog HDL or VHDL warning at PIPELINE.vhd(114): object \"MemWrite_md\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851231 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUSrc_WB PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"ALUSrc_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851231 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Branch_WB PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"Branch_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851231 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemRead_WB PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"MemRead_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851232 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemWrite_WB PIPELINE.vhd(118) " "Verilog HDL or VHDL warning at PIPELINE.vhd(118): object \"MemWrite_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851232 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIM PIPELINE.vhd(119) " "Verilog HDL or VHDL warning at PIPELINE.vhd(119): object \"FIM\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851232 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FETCH PIPELINE.vhd(114) " "VHDL Signal Declaration warning at PIPELINE.vhd(114): used implicit default value for signal \"FETCH\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689823851232 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WB PIPELINE.vhd(114) " "VHDL Signal Declaration warning at PIPELINE.vhd(114): used implicit default value for signal \"WB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689823851232 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_ula_WB PIPELINE.vhd(122) " "Verilog HDL or VHDL warning at PIPELINE.vhd(122): object \"opcode_ula_WB\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851232 "|PIPELINE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data PIPELINE.vhd(123) " "VHDL Signal Declaration warning at PIPELINE.vhd(123): used implicit default value for signal \"data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689823851232 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output3 PIPELINE.vhd(123) " "Verilog HDL or VHDL warning at PIPELINE.vhd(123): object \"output3\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851232 "|PIPELINE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_initial PIPELINE.vhd(124) " "Verilog HDL or VHDL warning at PIPELINE.vhd(124): object \"pc_initial\" assigned a value but never read" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851233 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data03 PIPELINE.vhd(123) " "Using initial value X (don't care) for net \"data03\" at PIPELINE.vhd(123)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 123 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851241 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data13 PIPELINE.vhd(123) " "Using initial value X (don't care) for net \"data13\" at PIPELINE.vhd(123)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 123 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851241 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "data0 PIPELINE.vhd(124) " "Using initial value X (don't care) for net \"data0\" at PIPELINE.vhd(124)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 124 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851241 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "pc_mem_in PIPELINE.vhd(124) " "Using initial value X (don't care) for net \"pc_mem_in\" at PIPELINE.vhd(124)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 124 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851241 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "pc_out_D PIPELINE.vhd(124) " "Using initial value X (don't care) for net \"pc_out_D\" at PIPELINE.vhd(124)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 124 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851241 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sel3 PIPELINE.vhd(119) " "Using initial value X (don't care) for net \"sel3\" at PIPELINE.vhd(119)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 119 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851241 "|PIPELINE"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DECODE PIPELINE.vhd(120) " "Using initial value X (don't care) for net \"DECODE\" at PIPELINE.vhd(120)" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 120 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851241 "|PIPELINE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:Controle_inst " "Elaborating entity \"Controle\" for hierarchy \"Controle:Controle_inst\"" {  } { { "PIPELINE.vhd" "Controle_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp CONTROL.vhd(15) " "Verilog HDL or VHDL warning at CONTROL.vhd(15): object \"ALUOp\" assigned a value but never read" {  } { { "CONTROL.vhd" "" { Text "D:/projects/Pipeline/CONTROL.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851307 "|PIPELINE|Controle:Controle_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem2Reg CONTROL.vhd(20) " "VHDL Process Statement warning at CONTROL.vhd(20): inferring latch(es) for signal or variable \"Mem2Reg\", which holds its previous value in one or more paths through the process" {  } { { "CONTROL.vhd" "" { Text "D:/projects/Pipeline/CONTROL.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689823851307 "|PIPELINE|Controle:Controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem2Reg CONTROL.vhd(20) " "Inferred latch for \"Mem2Reg\" at CONTROL.vhd(20)" {  } { { "CONTROL.vhd" "" { Text "D:/projects/Pipeline/CONTROL.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851307 "|PIPELINE|Controle:Controle_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"PC:PC_inst\"" {  } { { "PIPELINE.vhd" "PC_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MI MI:MI_inst " "Elaborating entity \"MI\" for hierarchy \"MI:MI_inst\"" {  } { { "PIPELINE.vhd" "MI_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851308 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_initial MI.vhd(13) " "VHDL Signal Declaration warning at MI.vhd(13): used implicit default value for signal \"pc_initial\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline/MI.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689823851309 "|PIPELINE|MI:MI_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "end_of_file MI.vhd(25) " "VHDL Process Statement warning at MI.vhd(25): inferring latch(es) for signal or variable \"end_of_file\", which holds its previous value in one or more paths through the process" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline/MI.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689823851309 "|PIPELINE|MI:MI_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "instruction_mem MI.vhd(21) " "Using initial value X (don't care) for net \"instruction_mem\" at MI.vhd(21)" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline/MI.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851309 "|PIPELINE|MI:MI_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "end_of_file MI.vhd(44) " "Inferred latch for \"end_of_file\" at MI.vhd(44)" {  } { { "MI.vhd" "" { Text "D:/projects/Pipeline/MI.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823851309 "|PIPELINE|MI:MI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador8bits Somador8bits:SUM1_inst " "Elaborating entity \"Somador8bits\" for hierarchy \"Somador8bits:SUM1_inst\"" {  } { { "PIPELINE.vhd" "SUM1_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21PC Mux21PC:MUX1_inst " "Elaborating entity \"Mux21PC\" for hierarchy \"Mux21PC:MUX1_inst\"" {  } { { "PIPELINE.vhd" "MUX1_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Mux21:MUX2_inst " "Elaborating entity \"Mux21\" for hierarchy \"Mux21:MUX2_inst\"" {  } { { "PIPELINE.vhd" "MUX2_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_inst " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_inst\"" {  } { { "PIPELINE.vhd" "ULA_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 genImm32:IMM_inst " "Elaborating entity \"genImm32\" for hierarchy \"genImm32:IMM_inst\"" {  } { { "PIPELINE.vhd" "IMM_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_REG X_REG:X_REG_inst " "Elaborating entity \"X_REG\" for hierarchy \"X_REG:X_REG_inst\"" {  } { { "PIPELINE.vhd" "X_REG_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851319 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i XREG.vhd(17) " "Verilog HDL or VHDL warning at XREG.vhd(17): object \"i\" assigned a value but never read" {  } { { "XREG.vhd" "" { Text "D:/projects/Pipeline/XREG.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689823851320 "|PIPELINE|X_REG:X_REG_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD MD:MD_inst " "Elaborating entity \"MD\" for hierarchy \"MD:MD_inst\"" {  } { { "PIPELINE.vhd" "MD_inst" { Text "D:/projects/Pipeline/PIPELINE.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823851321 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "end_of_file MD.vhd(39) " "VHDL Process Statement warning at MD.vhd(39): inferring latch(es) for signal or variable \"end_of_file\", which holds its previous value in one or more paths through the process" {  } { { "MD.vhd" "" { Text "D:/projects/Pipeline/MD.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1689823851348 "|PIPELINE|MD:MD_inst"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689823853359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689823853359 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689823854923 "|PIPELINE|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "PIPELINE.vhd" "" { Text "D:/projects/Pipeline/PIPELINE.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689823854923 "|PIPELINE|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689823854923 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689823854925 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689823854925 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689823854925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689823854943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 00:30:54 2023 " "Processing ended: Thu Jul 20 00:30:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689823854943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689823854943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689823854943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689823854943 ""}
