;redcode
;assert 1
	SPL 0, -860
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-12
	SUB 12, @10
	DJN @300, 98
	SUB 2, -1
	SPL 0, <132
	ADD #772, @400
	SPL @72, #200
	ADD #130, 9
	SUB 3, 120
	SUB 3, 120
	SUB @121, 106
	MOV @-127, @100
	SUB 0, 12
	SUB #72, @200
	SUB #72, @200
	SPL 0, <0
	SPL 0, <0
	SUB #0, 20
	SUB @0, @2
	CMP <22, 600
	SUB -7, <-120
	CMP <22, 600
	ADD <-30, 9
	SUB #72, @200
	SUB @-3, 0
	SUB 0, 12
	SUB @121, 106
	SUB @0, @2
	SUB 0, 12
	SLT 0, 130
	ADD 210, 30
	MOV -7, <-20
	ADD 210, 30
	SLT #300, 91
	JMN 0, -13
	SUB 30, 200
	SPL 0, 202
	SUB 30, 200
	SPL 0, 202
	SUB 2, <30
	ADD 210, 60
	ADD 210, 20
	SUB 3, 120
	ADD 3, 320
	MOV -1, <-20
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
