

================================================================
== Synthesis Summary Report of 'mmult'
================================================================
+ General Information: 
    * Date:           Fri Jan  6 17:11:11 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        mxu
    * Solution:       CAT (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |             Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |            |            |     |
    |             & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+
    |+ mmult                          |     -|  0.00|      223|  2.230e+03|         -|      224|     -|        no|  29 (24%)|  24 (30%)|  5076 (14%)|  6113 (34%)|    -|
    | + mmult_Pipeline_1              |     -|  0.00|       67|    670.000|         -|       67|     -|        no|         -|         -|    57 (~0%)|    76 (~0%)|    -|
    |  o Loop 1                       |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|         -|         -|           -|           -|    -|
    | + mmult_Pipeline_2              |     -|  0.00|       67|    670.000|         -|       67|     -|        no|         -|         -|    57 (~0%)|    76 (~0%)|    -|
    |  o Loop 1                       |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|         -|         -|           -|           -|    -|
    | + mmult_Pipeline_mmult0_mmult1  |     -|  0.38|       71|    710.000|         -|       71|     -|        no|         -|  24 (30%)|   2314 (6%)|    965 (5%)|    -|
    |  o mmult0_mmult1                |     -|  7.30|       69|    690.000|         7|        1|    64|       yes|         -|         -|           -|           -|    -|
    | + mmult_Pipeline_4              |     -|  0.00|       67|    670.000|         -|       67|     -|        no|         -|         -|    45 (~0%)|    74 (~0%)|    -|
    |  o Loop 1                       |     -|  7.30|       65|    650.000|         3|        1|    64|       yes|         -|         -|           -|           -|    -|
    +---------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface    | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|              | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_A_port | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_B_port | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_C_port | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+--------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B |
| s_axi_control | C_1      | 0x28   | 32    | W      | Data signal of C |
| s_axi_control | C_2      | 0x2c   | 32    | W      | Data signal of C |
+---------------+----------+--------+-------+--------+------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| A        | in        | int const * |
| B        | in        | int const * |
| C        | out       | int*        |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_A_port  | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| B        | m_axi_B_port  | interface |          |                               |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32 |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32 |
| C        | m_axi_C_port  | interface |          |                               |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x28 range=32 |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+-----------+--------+-------+----------------+
| HW Interface | Loop      | Direction | Length | Width | Location       |
+--------------+-----------+-----------+--------+-------+----------------+
| m_axi_A_port | anonymous | read      | 64     | 32    | mmult.cpp:19:2 |
| m_axi_B_port | anonymous | read      | 64     | 32    | mmult.cpp:20:2 |
| m_axi_C_port | anonymous | write     | 64     | 32    | mmult.cpp:30:2 |
+--------------+-----------+-----------+--------+-------+----------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------+-------------------------------------------------------------------------------------------------------+------------+----------------+
| HW Interface | Variable | Loop      | Problem                                                                                               | Resolution | Location       |
+--------------+----------+-----------+-------------------------------------------------------------------------------------------------------+------------+----------------+
| m_axi_C_port | C        | anonymous | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | mmult.cpp:30:2 |
| m_axi_B_port | B        | anonymous | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | mmult.cpp:20:2 |
| m_axi_A_port | A        | anonymous | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | mmult.cpp:19:2 |
+--------------+----------+-----------+-------------------------------------------------------------------------------------------------------+------------+----------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+------------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------+-----+--------+------------+-----+--------+---------+
| + mmult                         | 24  |        |            |     |        |         |
|  + mmult_Pipeline_1             | 0   |        |            |     |        |         |
|    empty_23_fu_92_p2            | -   |        | empty_23   | add | fabric | 0       |
|  + mmult_Pipeline_2             | 0   |        |            |     |        |         |
|    empty_21_fu_92_p2            | -   |        | empty_21   | add | fabric | 0       |
|  + mmult_Pipeline_mmult0_mmult1 | 24  |        |            |     |        |         |
|    add_ln22_1_fu_316_p2         | -   |        | add_ln22_1 | add | fabric | 0       |
|    add_ln22_fu_325_p2           | -   |        | add_ln22   | add | fabric | 0       |
|    add_ln24_fu_621_p2           | -   |        | add_ln24   | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U7        | 3   |        | mul_ln26   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U8        | 3   |        | mul_ln26_1 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U9        | 3   |        | mul_ln26_2 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U10       | 3   |        | mul_ln26_3 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U11       | 3   |        | mul_ln26_4 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U12       | 3   |        | mul_ln26_5 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U13       | 3   |        | mul_ln26_6 | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U14       | 3   |        | mul_ln26_7 | mul | auto   | 1       |
|    add_ln26_fu_680_p2           | -   |        | add_ln26   | add | fabric | 0       |
|    add_ln26_1_fu_684_p2         | -   |        | add_ln26_1 | add | fabric | 0       |
|    add_ln26_4_fu_692_p2         | -   |        | add_ln26_4 | add | fabric | 0       |
|    add_ln23_fu_627_p2           | -   |        | add_ln23   | add | fabric | 0       |
|  + mmult_Pipeline_4             | 0   |        |            |     |        |         |
|    empty_19_fu_97_p2            | -   |        | empty_19   | add | fabric | 0       |
+---------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + mmult      | 29   | 0    |        |          |         |      |         |
|   a_buffer_U | 2    | -    |        | a_buffer | rom_np  | auto | 1       |
|   b_buffer_U | 2    | -    |        | b_buffer | rom_np  | auto | 1       |
|   c_buffer_U | 2    | -    |        | c_buffer | ram_1p  | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------------------------+--------------------------+
| Type      | Options                                      | Location                 |
+-----------+----------------------------------------------+--------------------------+
| interface | mode=m_axi port=A offset=slave bundle=A_port | mmult.cpp:11 in mmult, A |
| interface | mode=m_axi port=B offset=slave bundle=B_port | mmult.cpp:12 in mmult, B |
| interface | mode=m_axi port=C offset=slave bundle=C_port | mmult.cpp:13 in mmult, C |
+-----------+----------------------------------------------+--------------------------+


