# Generated by CMake, DO NOT EDIT
# Custom rules for MSP430CommonTableGen
.SUFFIXES: 
all: \
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenRegisterInfo.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenInstrInfo.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenAsmWriter.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenDAGISel.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenCallingConv.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenSubtargetInfo.inc\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenRegisterInfo.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenInstrInfo.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenAsmWriter.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenDAGISel.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenCallingConv.inc.tmp\
	/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenSubtargetInfo.inc.tmp


/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenRegisterInfo.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenRegisterInfo.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenRegisterInfo.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenRegisterInfo.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenInstrInfo.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenInstrInfo.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenInstrInfo.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenInstrInfo.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenAsmWriter.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenAsmWriter.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenAsmWriter.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenAsmWriter.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenDAGISel.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenDAGISel.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenDAGISel.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenDAGISel.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenCallingConv.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenCallingConv.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenCallingConv.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenCallingConv.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenSubtargetInfo.inc: \
/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenSubtargetInfo.inc.tmp
	echo ""
	/usr/local/bin/cmake -E copy_if_different /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenSubtargetInfo.inc.tmp /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenSubtargetInfo.inc

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenRegisterInfo.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430CallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430RegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td
	echo "Building MSP430GenRegisterInfo.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen -gen-register-info -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430 -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenRegisterInfo.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenInstrInfo.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430CallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430RegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td
	echo "Building MSP430GenInstrInfo.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen -gen-instr-info -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430 -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenInstrInfo.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenAsmWriter.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430CallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430RegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td
	echo "Building MSP430GenAsmWriter.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen -gen-asm-writer -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430 -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenAsmWriter.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenDAGISel.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430CallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430RegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td
	echo "Building MSP430GenDAGISel.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen -gen-dag-isel -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430 -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenDAGISel.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenCallingConv.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430CallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430RegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td
	echo "Building MSP430GenCallingConv.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen -gen-callingconv -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430 -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenCallingConv.inc.tmp

/Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenSubtargetInfo.inc.tmp: \
/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430CallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrFormats.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430InstrInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430RegisterInfo.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/CodeGen/ValueTypes.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Intrinsics.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsARM.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsCellSPU.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsHexagon.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPowerPC.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsPTX.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsX86.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/IntrinsicsXCore.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/Target.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetCallingConv.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSchedule.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include/llvm/Target/TargetSelectionDAG.td\
/Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td
	echo "Building MSP430GenSubtargetInfo.inc..."
	/Users/lipa/fractalstream/external/llvm-proj/bin/MinSizeRel/llvm-tblgen -gen-subtarget -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430 -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target -I /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/include /Users/lipa/fractalstream/external/llvm-proj/llvm-3.1/lib/Target/MSP430/MSP430.td -o /Users/lipa/fractalstream/external/llvm-proj/lib/Target/MSP430/MSP430GenSubtargetInfo.inc.tmp
