============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Thu Mar  2 20:50:26 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(33)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'adc_clk', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(53)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(54)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(84)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model uart_rx
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 61 instances
RUN-0007 : 29 luts, 19 seqs, 0 mslices, 0 lslices, 12 pads, 0 brams, 0 dsps
RUN-1001 : There are total 64 nets
RUN-1001 : 33 nets have 2 pins
RUN-1001 : 18 nets have [3 - 5] pins
RUN-1001 : 10 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     17      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   1   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 2
PHY-3001 : Initial placement ...
PHY-3001 : design contains 61 instances, 29 luts, 19 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-0007 : Cell area utilization is 0%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 21564.2
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 61.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 13080.4, overlap = 0
PHY-3002 : Step(2): len = 9997.5, overlap = 0
PHY-3002 : Step(3): len = 7879.3, overlap = 0
PHY-3002 : Step(4): len = 6771, overlap = 0
PHY-3002 : Step(5): len = 6276.7, overlap = 0
PHY-3002 : Step(6): len = 5847.1, overlap = 0
PHY-3002 : Step(7): len = 5535.4, overlap = 0
PHY-3002 : Step(8): len = 5373.4, overlap = 0
PHY-3002 : Step(9): len = 5258.8, overlap = 0
PHY-3002 : Step(10): len = 5180.4, overlap = 0
PHY-3002 : Step(11): len = 5150.1, overlap = 0
PHY-3002 : Step(12): len = 4825.3, overlap = 0
PHY-3002 : Step(13): len = 4720.4, overlap = 0
PHY-3002 : Step(14): len = 4640.8, overlap = 0
PHY-3002 : Step(15): len = 4449, overlap = 0
PHY-3002 : Step(16): len = 4468.4, overlap = 0
PHY-3002 : Step(17): len = 4481.2, overlap = 0
PHY-3002 : Step(18): len = 4329.8, overlap = 0
PHY-3002 : Step(19): len = 4359, overlap = 0
PHY-3002 : Step(20): len = 4377.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005099s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(21): len = 4280.5, overlap = 0
PHY-3002 : Step(22): len = 4287.1, overlap = 0
PHY-3002 : Step(23): len = 4295, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(24): len = 4244.9, overlap = 0
PHY-3002 : Step(25): len = 4249.3, overlap = 0
PHY-3002 : Step(26): len = 4249.3, overlap = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.72 peak overflow 0.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/64.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5088, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.015193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 5.22, top5 = 2.06, top10 = 1.03, top15 = 0.68.
PHY-1001 : End incremental global routing;  0.072143s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 269, tnet num: 64, tinst num: 61, tnode num: 353, tedge num: 402.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.126711s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (37.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.199631s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (23.5%)

OPT-1001 : Current memory(MB): used = 138, reserve = 107, peak = 138.
OPT-1001 : End physical optimization;  0.203035s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (23.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 29 LUT to BLE ...
SYN-4008 : Packed 29 LUT and 18 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 10 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "uart_rx" (AL_USER_NORMAL) with 29/64 primitive instances ...
PHY-3001 : End packing;  0.002251s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model uart_rx.
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 9 lslices, 12 pads, 0 brams, 0 dsps
RUN-1001 : There are total 55 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 10 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
PHY-3001 : design contains 32 instances, 19 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 0%
PHY-3001 : After packing: Len = 4080.4, Over = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(27): len = 4026.5, overlap = 0.25
PHY-3002 : Step(28): len = 4041.1, overlap = 0.5
PHY-3002 : Step(29): len = 4035.2, overlap = 1.25
PHY-3002 : Step(30): len = 4015.1, overlap = 0
PHY-3002 : Step(31): len = 3889.7, overlap = 0
PHY-3002 : Step(32): len = 3854.9, overlap = 0
PHY-3002 : Step(33): len = 3821.1, overlap = 0
PHY-3002 : Step(34): len = 3808.1, overlap = 0
PHY-3002 : Step(35): len = 3805.6, overlap = 0
PHY-3002 : Step(36): len = 3795.4, overlap = 0
PHY-3002 : Step(37): len = 3799.5, overlap = 0
PHY-3002 : Step(38): len = 3799.5, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022594s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 3856.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 0%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(39): len = 3795.4, overlap = 0
PHY-3002 : Step(40): len = 3807.4, overlap = 0
PHY-3002 : Step(41): len = 3809.6, overlap = 0
PHY-3002 : Step(42): len = 3809.6, overlap = 0
PHY-3002 : Step(43): len = 3801.6, overlap = 0
PHY-3002 : Step(44): len = 3801.6, overlap = 0
PHY-3002 : Step(45): len = 3807.1, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 3838.4, Over = 0
PHY-3001 : End spreading;  0.002367s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 3838.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1/55.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4608, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 4624, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 4656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 4.21, top5 = 1.65, top10 = 0.82, top15 = 0.55.
PHY-1001 : End incremental global routing;  0.074363s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (21.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 250, tnet num: 55, tinst num: 32, tnode num: 326, tedge num: 437.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.086304s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.161493s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (58.1%)

OPT-1001 : Current memory(MB): used = 139, reserve = 108, peak = 140.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 31/55.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4656, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003489s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 4.21, top5 = 1.65, top10 = 0.82, top15 = 0.55.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000111s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 3.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.216647s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (64.9%)

RUN-1003 : finish command "place" in  1.735349s wall, 0.343750s user + 0.156250s system = 0.500000s CPU (28.8%)

RUN-1004 : used memory is 124 MB, reserved memory is 93 MB, peak memory is 140 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 32 instances
RUN-1001 : 10 mslices, 9 lslices, 12 pads, 0 brams, 0 dsps
RUN-1001 : There are total 55 nets
RUN-1001 : 30 nets have 2 pins
RUN-1001 : 10 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 2 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model uart_rx.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 250, tnet num: 55, tinst num: 32, tnode num: 326, tedge num: 437.
TMR-2508 : Levelizing timing graph completed, there are 7 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 10 mslices, 9 lslices, 12 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 55 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 50 clock pins, and constraint 76 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4472, over cnt = 2(0%), over = 4, worst = 2
PHY-1002 : len = 4488, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 4520, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 4.20, top5 = 1.56, top10 = 0.78, top15 = 0.52.
PHY-1001 : End global routing;  0.077226s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (60.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 161, reserve = 130, peak = 174.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 427, reserve = 401, peak = 427.
PHY-1001 : End build detailed router design. 4.239500s wall, 2.984375s user + 0.171875s system = 3.156250s CPU (74.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 4648, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.022181s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.9%)

PHY-1001 : Current memory(MB): used = 430, reserve = 405, peak = 430.
PHY-1001 : End phase 1; 0.034664s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (135.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 78% nets.
PHY-1022 : len = 19512, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 455, reserve = 431, peak = 456.
PHY-1001 : End initial routed; 0.979713s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (76.6%)

PHY-1001 : Current memory(MB): used = 455, reserve = 431, peak = 456.
PHY-1001 : End phase 2; 0.979778s wall, 0.687500s user + 0.062500s system = 0.750000s CPU (76.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 19504, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.018762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 19512, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.018545s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.041065s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.1%)

PHY-1001 : Current memory(MB): used = 465, reserve = 439, peak = 465.
PHY-1001 : End phase 3; 0.220623s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (70.8%)

PHY-1003 : Routed, final wirelength = 19512
PHY-1001 : Current memory(MB): used = 465, reserve = 439, peak = 465.
PHY-1001 : End export database. 0.013071s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.5%)

PHY-1001 : End detail routing;  5.792029s wall, 4.156250s user + 0.281250s system = 4.437500s CPU (76.6%)

RUN-1003 : finish command "route" in  6.013470s wall, 4.296875s user + 0.281250s system = 4.578125s CPU (76.1%)

RUN-1004 : used memory is 410 MB, reserved memory is 384 MB, peak memory is 465 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: uart_rx Device: EG4S20NG88***

IO Statistics
#IO                        12
  #input                    3
  #output                   9
  #inout                    0

Utilization Statistics
#lut                       33   out of  19600    0.17%
#reg                       19   out of  19600    0.10%
#le                        33
  #lut only                14   out of     33   42.42%
  #reg only                 0   out of     33    0.00%
  #lut&reg                 19   out of     33   57.58%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       12   out of     66   18.18%
  #ireg                     1
  #oreg                     9
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet     Type               DriverType         Driver          Fanout
#1        clk_dup_1    GCLK               io                 clk_syn_2.di    25


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      clk           INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
    reset_n         INPUT        P23        LVCMOS25          N/A           N/A        NONE    
    uart_rxd        INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
  uart_data[7]     OUTPUT         P8        LVCMOS25           8            N/A        OREG    
  uart_data[6]     OUTPUT        P11        LVCMOS25           8            N/A        OREG    
  uart_data[5]     OUTPUT        P52        LVCMOS25           8            N/A        OREG    
  uart_data[4]     OUTPUT        P69        LVCMOS25           8            N/A        OREG    
  uart_data[3]     OUTPUT        P48        LVCMOS25           8            N/A        OREG    
  uart_data[2]     OUTPUT        P70        LVCMOS25           8            N/A        OREG    
  uart_data[1]     OUTPUT        P45        LVCMOS25           8            N/A        OREG    
  uart_data[0]     OUTPUT        P62        LVCMOS25           8            N/A        OREG    
     valid         OUTPUT        P47        LVCMOS25           8            N/A        OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------+
|Instance |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------+
|top      |uart_rx |33     |33      |0       |29      |0       |0       |
+-----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1        18   
    #2         2        7    
    #3         3        2    
    #4         4        1    
    #5        5-10      12   
    #6       11-50      2    
  Average     3.76           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 32
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 55, pip num: 756
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 395 valid insts, and 1935 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230302_205026.log"
