[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9465       tick       3431543       1506539       1457370       3431543 
      2   9465       tick       5286271       2425059       2407815       5286271 
      3   9465       tick       5288197       2421687       2405518       5288197 
      4   9465       tick       5283370       2420859       2400614       5283370 
      5   9465       tick       5284228       2421593       2404095       5284228 
      6   9465       tick       5287242       2424546       2405600       5287242 
      7   9465       tick       5284706       2422823       2404918       5284706 
      8   9465       tick       5283720       2420486       2401921       5283720 
      9   9465       tick       5283784       2422236       2401462       5283784 
     10   9465       tick       5285744       2422702       2405836       5285744 
     11   9465       tick       5293148       2423665       2401139       5293148 
     12   9465       tick       5272238       2415048       2389861       5272238 
     13   9465       tick       5276334       2419676       2403397       5276334 
     14   9465       tick       5280252       2420283       2400414       5280252 
     15   9465       tick       5287576       2424131       2408142       5287576 
     16   9465       tick       5287806       2420354       2401185       5287806 
     17   9465       tick       5289198       2422213       2405435       5289198 
     18   9465       tick       5278234       2419174       2402089       5278234 
     19   9465       tick       5273873       2416561       2395149       5273873 
     20   9465       exit             0             0             0             0 
