{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617490263382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617490263383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 03 19:51:03 2021 " "Processing started: Sat Apr 03 19:51:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617490263383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1617490263383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1617490263383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1617490263723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1617490263724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-contar " "Found design unit 1: contador-contar" {  } { { "contador.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/contador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271922 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617490271922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_controller.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271925 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617490271925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_sitedenegao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_sitedenegao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_sitedenegao-behavior " "Found design unit 1: lcd_example_sitedenegao-behavior" {  } { { "lcd_example_sitedenegao.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example_sitedenegao.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271928 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_sitedenegao " "Found entity 1: lcd_example_sitedenegao" {  } { { "lcd_example_sitedenegao.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example_sitedenegao.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617490271928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exemplo_lcd_fpga_ee03.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exemplo_lcd_fpga_ee03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXEMPLO_LCD_FPGA_EE03-hardware " "Found design unit 1: EXEMPLO_LCD_FPGA_EE03-hardware" {  } { { "EXEMPLO_LCD_FPGA_EE03.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/EXEMPLO_LCD_FPGA_EE03.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271932 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXEMPLO_LCD_FPGA_EE03 " "Found entity 1: EXEMPLO_LCD_FPGA_EE03" {  } { { "EXEMPLO_LCD_FPGA_EE03.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/EXEMPLO_LCD_FPGA_EE03.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617490271932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_v2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_v2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_v2_1-controller " "Found design unit 1: lcd_controller_v2_1-controller" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_controller_v2_1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271935 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_v2_1 " "Found entity 1: lcd_controller_v2_1" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_controller_v2_1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617490271935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_digikey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_digikey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_digikey-behavior " "Found design unit 1: lcd_example_digikey-behavior" {  } { { "lcd_example_digikey.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example_digikey.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271938 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_digikey " "Found entity 1: lcd_example_digikey" {  } { { "lcd_example_digikey.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/lcd_example_digikey.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617490271938 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"with\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement seteseg.vhd(45) " "VHDL syntax error at seteseg.vhd(45) near text \"with\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271940 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" seteseg.vhd(46) " "VHDL syntax error at seteseg.vhd(46) near text \"when\";  expecting \";\"" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271940 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" seteseg.vhd(48) " "VHDL syntax error at seteseg.vhd(48) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271941 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" seteseg.vhd(49) " "VHDL syntax error at seteseg.vhd(49) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271941 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" seteseg.vhd(50) " "VHDL syntax error at seteseg.vhd(50) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271941 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" seteseg.vhd(51) " "VHDL syntax error at seteseg.vhd(51) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271941 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" seteseg.vhd(52) " "VHDL syntax error at seteseg.vhd(52) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271941 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" seteseg.vhd(53) " "VHDL syntax error at seteseg.vhd(53) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 53 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271941 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" seteseg.vhd(54) " "VHDL syntax error at seteseg.vhd(54) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271941 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"(\", or \"'\", or \".\" seteseg.vhd(55) " "VHDL syntax error at seteseg.vhd(55) near text \"when\";  expecting \"(\", or \"'\", or \".\"" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/seteseg.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1617490271941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteseg.vhd 0 0 " "Found 0 design units, including 0 entities, in source file seteseg.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617490271941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio-contar " "Found design unit 1: contador_relogio-contar" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/contador_relogio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271944 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio " "Found entity 1: contador_relogio" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletrônica Digital/P2/contador_relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617490271944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecont7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecont7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecont7seg " "Found entity 1: testecont7seg" {  } { { "testecont7seg.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P2/testecont7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617490271946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1617490271946 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 10 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617490272034 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 03 19:51:12 2021 " "Processing ended: Sat Apr 03 19:51:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617490272034 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617490272034 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617490272034 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1617490272034 ""}
