<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SYS/BIOS: Hwi_NVIC Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SYS/BIOS
   &#160;<span id="projectnumber">7.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Hwi_NVIC Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Nested Vectored Interrupt Controller.  
 <a href="structHwi__NVIC.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="family_2arm_2v6m_2Hwi_8h_source.html">/home/developer/.conan/data/tirtos/7.03.00.10/library-sb/ga/build/5ab84d6acfe1f23c4fae0ab88f26e3a396351ac9/kernel/tirtos7/packages/ti/sysbios/family/arm/v6m/Hwi.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a685eaff56edd6e65668d69fd3e38353a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a685eaff56edd6e65668d69fd3e38353a">RES_00</a></td></tr>
<tr class="separator:a685eaff56edd6e65668d69fd3e38353a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b70d6ffd1dc1d488ea2fbd2dd4ebae"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a10b70d6ffd1dc1d488ea2fbd2dd4ebae">ICTR</a></td></tr>
<tr class="separator:a10b70d6ffd1dc1d488ea2fbd2dd4ebae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef5ac059a91972b796126606603b142"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a3ef5ac059a91972b796126606603b142">RES_08</a></td></tr>
<tr class="separator:a3ef5ac059a91972b796126606603b142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5874bfb50245bfb2611bda4dbdac54"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ace5874bfb50245bfb2611bda4dbdac54">RES_0C</a></td></tr>
<tr class="separator:ace5874bfb50245bfb2611bda4dbdac54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fdc9ea147806b55a869ff9912fc8c56"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a3fdc9ea147806b55a869ff9912fc8c56">STCSR</a></td></tr>
<tr class="separator:a3fdc9ea147806b55a869ff9912fc8c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45a39be1588a6d1adc1aff6e4600cb3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af45a39be1588a6d1adc1aff6e4600cb3">STRVR</a></td></tr>
<tr class="separator:af45a39be1588a6d1adc1aff6e4600cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb7b00781e60615d3f1d8c963141a876"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#adb7b00781e60615d3f1d8c963141a876">STCVR</a></td></tr>
<tr class="separator:adb7b00781e60615d3f1d8c963141a876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc9200357021abde37eafb7313fa907"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aafc9200357021abde37eafb7313fa907">STCALIB</a></td></tr>
<tr class="separator:aafc9200357021abde37eafb7313fa907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae789e4bffbc7e9989b5a9f316196bc80"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae789e4bffbc7e9989b5a9f316196bc80">RES_20</a> [56]</td></tr>
<tr class="separator:ae789e4bffbc7e9989b5a9f316196bc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4999ad6b223e70c79311cf2fd229797e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a4999ad6b223e70c79311cf2fd229797e">ISER</a> [8]</td></tr>
<tr class="separator:a4999ad6b223e70c79311cf2fd229797e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a901564bb1ae1d552cda006ccc39b64"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a3a901564bb1ae1d552cda006ccc39b64">RES_120</a> [24]</td></tr>
<tr class="separator:a3a901564bb1ae1d552cda006ccc39b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a3e5cf755bb7f3cc8b9190cf287809"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a25a3e5cf755bb7f3cc8b9190cf287809">ICER</a> [8]</td></tr>
<tr class="separator:a25a3e5cf755bb7f3cc8b9190cf287809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1013cdc618afe20290f016afe8d6fde8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a1013cdc618afe20290f016afe8d6fde8">RES_1A0</a> [24]</td></tr>
<tr class="separator:a1013cdc618afe20290f016afe8d6fde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1509aef023f1377361827e9403572058"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a1509aef023f1377361827e9403572058">ISPR</a> [8]</td></tr>
<tr class="separator:a1509aef023f1377361827e9403572058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0316ab97ceff94c1a7bad9b79be662f7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a0316ab97ceff94c1a7bad9b79be662f7">RES_220</a> [24]</td></tr>
<tr class="separator:a0316ab97ceff94c1a7bad9b79be662f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801c66f6cf61fcfecdcf198d6a61d8a2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a801c66f6cf61fcfecdcf198d6a61d8a2">ICPR</a> [8]</td></tr>
<tr class="separator:a801c66f6cf61fcfecdcf198d6a61d8a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a18bae7d99c9db7e306349e0cf0fd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af1a18bae7d99c9db7e306349e0cf0fd9">RES_2A0</a> [24]</td></tr>
<tr class="separator:af1a18bae7d99c9db7e306349e0cf0fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95cb0f18f24381d3afa38c874b812cc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa95cb0f18f24381d3afa38c874b812cc">IABR</a> [8]</td></tr>
<tr class="separator:aa95cb0f18f24381d3afa38c874b812cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f340948f769d6c95bb43bacd7c03c8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ab4f340948f769d6c95bb43bacd7c03c8">RES_320</a> [56]</td></tr>
<tr class="separator:ab4f340948f769d6c95bb43bacd7c03c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac347f58c357033bb03fdddbe1c9307c3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ac347f58c357033bb03fdddbe1c9307c3">IPR</a> [240]</td></tr>
<tr class="separator:ac347f58c357033bb03fdddbe1c9307c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5b403e86e102ee2278aee8cf05858d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aac5b403e86e102ee2278aee8cf05858d">RES_4F0</a> [516]</td></tr>
<tr class="separator:aac5b403e86e102ee2278aee8cf05858d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4349993c720d9efc4f5eb1ecd72ee3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a8c4349993c720d9efc4f5eb1ecd72ee3">CPUIDBR</a></td></tr>
<tr class="separator:a8c4349993c720d9efc4f5eb1ecd72ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78534924138ab323a015edcc24db7f8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae78534924138ab323a015edcc24db7f8">ICSR</a></td></tr>
<tr class="separator:ae78534924138ab323a015edcc24db7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9494d5207a4314638ef50c741baf3a8a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a9494d5207a4314638ef50c741baf3a8a">VTOR</a></td></tr>
<tr class="separator:a9494d5207a4314638ef50c741baf3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848ea22d8ac65e55ca41981248eca5c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a848ea22d8ac65e55ca41981248eca5c2">AIRCR</a></td></tr>
<tr class="separator:a848ea22d8ac65e55ca41981248eca5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18dbdde45facc86e471d09cfd78f267"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad18dbdde45facc86e471d09cfd78f267">SCR</a></td></tr>
<tr class="separator:ad18dbdde45facc86e471d09cfd78f267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa761a4a20d0e74ca13a74bc22faf3a56"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa761a4a20d0e74ca13a74bc22faf3a56">CCR</a></td></tr>
<tr class="separator:aa761a4a20d0e74ca13a74bc22faf3a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2719f699f03fe0b8cd696117b8f31d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#afe2719f699f03fe0b8cd696117b8f31d">SHPR</a> [12]</td></tr>
<tr class="separator:afe2719f699f03fe0b8cd696117b8f31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0889200e40ba8ef6c62418a8e5298a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a0c0889200e40ba8ef6c62418a8e5298a">SHCSR</a></td></tr>
<tr class="separator:a0c0889200e40ba8ef6c62418a8e5298a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69a7f7fb72a7f1cf324e0501564167b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae69a7f7fb72a7f1cf324e0501564167b">MMFSR</a></td></tr>
<tr class="separator:ae69a7f7fb72a7f1cf324e0501564167b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759784b88ffe9c190617524295526df3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a759784b88ffe9c190617524295526df3">BFSR</a></td></tr>
<tr class="separator:a759784b88ffe9c190617524295526df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69caecdcbab947f0fc3b2c2df80aeb74"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a69caecdcbab947f0fc3b2c2df80aeb74">UFSR</a></td></tr>
<tr class="separator:a69caecdcbab947f0fc3b2c2df80aeb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a1b5111bdb9d41c57e00539a2ea6f2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa1a1b5111bdb9d41c57e00539a2ea6f2">HFSR</a></td></tr>
<tr class="separator:aa1a1b5111bdb9d41c57e00539a2ea6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aaf07cffbb92e0b65d587fd70263cf2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a6aaf07cffbb92e0b65d587fd70263cf2">DFSR</a></td></tr>
<tr class="separator:a6aaf07cffbb92e0b65d587fd70263cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dad4738f202f4c17a80bb33fe0b7db4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a4dad4738f202f4c17a80bb33fe0b7db4">MMAR</a></td></tr>
<tr class="separator:a4dad4738f202f4c17a80bb33fe0b7db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67339c6ae533e9e87c2fca889b123a63"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a67339c6ae533e9e87c2fca889b123a63">BFAR</a></td></tr>
<tr class="separator:a67339c6ae533e9e87c2fca889b123a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f2f16c0a5acd1a49a57ab49e9aff1a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa7f2f16c0a5acd1a49a57ab49e9aff1a">AFSR</a></td></tr>
<tr class="separator:aa7f2f16c0a5acd1a49a57ab49e9aff1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f61051a458783df0fed1a9def63d76"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a26f61051a458783df0fed1a9def63d76">PFR0</a></td></tr>
<tr class="separator:a26f61051a458783df0fed1a9def63d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384042f85bb69b7fd2c54384ebe533f5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a384042f85bb69b7fd2c54384ebe533f5">PFR1</a></td></tr>
<tr class="separator:a384042f85bb69b7fd2c54384ebe533f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471f6e8f6fbe7caf40b56b0b9e4e1bba"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a471f6e8f6fbe7caf40b56b0b9e4e1bba">DFR0</a></td></tr>
<tr class="separator:a471f6e8f6fbe7caf40b56b0b9e4e1bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c772a7fe6edf6fc0fc2e81686d10c25"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a8c772a7fe6edf6fc0fc2e81686d10c25">AFR0</a></td></tr>
<tr class="separator:a8c772a7fe6edf6fc0fc2e81686d10c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14bfd0dd688c4c43a9e16fefc3cf6fc7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a14bfd0dd688c4c43a9e16fefc3cf6fc7">MMFR0</a></td></tr>
<tr class="separator:a14bfd0dd688c4c43a9e16fefc3cf6fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138dfaf48d8f5d823a757cb90015651f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a138dfaf48d8f5d823a757cb90015651f">MMFR1</a></td></tr>
<tr class="separator:a138dfaf48d8f5d823a757cb90015651f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5a6939c9ca3a0fd681221be10fe94a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#afb5a6939c9ca3a0fd681221be10fe94a">MMFR2</a></td></tr>
<tr class="separator:afb5a6939c9ca3a0fd681221be10fe94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae968750d2f0709ad640391c68075e1ac"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae968750d2f0709ad640391c68075e1ac">MMFR3</a></td></tr>
<tr class="separator:ae968750d2f0709ad640391c68075e1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc9b14dda8af3d462a2fa528f3f07b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a3fc9b14dda8af3d462a2fa528f3f07b7">ISAR0</a></td></tr>
<tr class="separator:a3fc9b14dda8af3d462a2fa528f3f07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad719e2f29bb5212d75d7ae29379c1025"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad719e2f29bb5212d75d7ae29379c1025">ISAR1</a></td></tr>
<tr class="separator:ad719e2f29bb5212d75d7ae29379c1025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef31ea2111ff52582c0ad4ba7dd0aaa0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aef31ea2111ff52582c0ad4ba7dd0aaa0">ISAR2</a></td></tr>
<tr class="separator:aef31ea2111ff52582c0ad4ba7dd0aaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8a670bf2dc44a0c356223d8316fec2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a4a8a670bf2dc44a0c356223d8316fec2">ISAR3</a></td></tr>
<tr class="separator:a4a8a670bf2dc44a0c356223d8316fec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e052baf12c7d737d4a0da4a838ef13f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a5e052baf12c7d737d4a0da4a838ef13f">ISAR4</a></td></tr>
<tr class="separator:a5e052baf12c7d737d4a0da4a838ef13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad113ce6dd646b47ce334c5a54b395057"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad113ce6dd646b47ce334c5a54b395057">RES_D74</a> [5]</td></tr>
<tr class="separator:ad113ce6dd646b47ce334c5a54b395057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd85771d5cb254b96df737c02fc0c294"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#acd85771d5cb254b96df737c02fc0c294">CPACR</a></td></tr>
<tr class="separator:acd85771d5cb254b96df737c02fc0c294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b14dc58c77d916cabc6231e1403f15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a55b14dc58c77d916cabc6231e1403f15">RES_D8C</a> [93]</td></tr>
<tr class="separator:a55b14dc58c77d916cabc6231e1403f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a7d325420d0d8c1ba3ed3f4f46183e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a46a7d325420d0d8c1ba3ed3f4f46183e">STI</a></td></tr>
<tr class="separator:a46a7d325420d0d8c1ba3ed3f4f46183e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9bccc42d6febb5547de1acdce37c5d0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ad9bccc42d6febb5547de1acdce37c5d0">RES_F04</a> [12]</td></tr>
<tr class="separator:ad9bccc42d6febb5547de1acdce37c5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03c0edc78c27a85597b64dd9f4dcb86"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#aa03c0edc78c27a85597b64dd9f4dcb86">FPCCR</a></td></tr>
<tr class="separator:aa03c0edc78c27a85597b64dd9f4dcb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a840e3797fa4b088001b7b5f732d484ca"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a840e3797fa4b088001b7b5f732d484ca">FPCAR</a></td></tr>
<tr class="separator:a840e3797fa4b088001b7b5f732d484ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f0f1a90f27a099fad8fd3d4c5f32dc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a84f0f1a90f27a099fad8fd3d4c5f32dc">FPDSCR</a></td></tr>
<tr class="separator:a84f0f1a90f27a099fad8fd3d4c5f32dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea1a24ad12410bbc9004a1635373c41"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#adea1a24ad12410bbc9004a1635373c41">MVFR0</a></td></tr>
<tr class="separator:adea1a24ad12410bbc9004a1635373c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72109034a0ab0319e2a94947ff62592d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a72109034a0ab0319e2a94947ff62592d">MVFR1</a></td></tr>
<tr class="separator:a72109034a0ab0319e2a94947ff62592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2592d1850074585bf58075c016a54f0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ac2592d1850074585bf58075c016a54f0">RES_F48</a> [34]</td></tr>
<tr class="separator:ac2592d1850074585bf58075c016a54f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c934b89e75a314ce4c27eaeada89db"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae9c934b89e75a314ce4c27eaeada89db">PID4</a></td></tr>
<tr class="separator:ae9c934b89e75a314ce4c27eaeada89db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040bcd3f0281349032eb39b2f401f35a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a040bcd3f0281349032eb39b2f401f35a">PID5</a></td></tr>
<tr class="separator:a040bcd3f0281349032eb39b2f401f35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76198efad343d22e4908270d86638169"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a76198efad343d22e4908270d86638169">PID6</a></td></tr>
<tr class="separator:a76198efad343d22e4908270d86638169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1655dd1a360a34dbbc2e75ec10f0d43a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a1655dd1a360a34dbbc2e75ec10f0d43a">PID7</a></td></tr>
<tr class="separator:a1655dd1a360a34dbbc2e75ec10f0d43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64bae1b903e88b030ade149c6ddded9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ae64bae1b903e88b030ade149c6ddded9">PID0</a></td></tr>
<tr class="separator:ae64bae1b903e88b030ade149c6ddded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b6951b04cb1ec716a8a92bb73a6cdb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a68b6951b04cb1ec716a8a92bb73a6cdb">PID1</a></td></tr>
<tr class="separator:a68b6951b04cb1ec716a8a92bb73a6cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2282ef954d6bab058c305d9b6ac41fba"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a2282ef954d6bab058c305d9b6ac41fba">PID2</a></td></tr>
<tr class="separator:a2282ef954d6bab058c305d9b6ac41fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f6c2be081fecb322a0212095f9570a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a25f6c2be081fecb322a0212095f9570a">PID3</a></td></tr>
<tr class="separator:a25f6c2be081fecb322a0212095f9570a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458c01ead98c978930440b062ffeb094"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a458c01ead98c978930440b062ffeb094">CID0</a></td></tr>
<tr class="separator:a458c01ead98c978930440b062ffeb094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab41b28f27443118a761e81adb061c10c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#ab41b28f27443118a761e81adb061c10c">CID1</a></td></tr>
<tr class="separator:ab41b28f27443118a761e81adb061c10c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a7aa2dbf07cade49673cdc62c1e013"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#af1a7aa2dbf07cade49673cdc62c1e013">CID2</a></td></tr>
<tr class="separator:af1a7aa2dbf07cade49673cdc62c1e013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1efab769b4f872b086352afdb7c74b49"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHwi__NVIC.html#a1efab769b4f872b086352afdb7c74b49">CID3</a></td></tr>
<tr class="separator:a1efab769b4f872b086352afdb7c74b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Nested Vectored Interrupt Controller. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a685eaff56edd6e65668d69fd3e38353a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685eaff56edd6e65668d69fd3e38353a">&sect;&nbsp;</a></span>RES_00</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_00</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10b70d6ffd1dc1d488ea2fbd2dd4ebae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b70d6ffd1dc1d488ea2fbd2dd4ebae">&sect;&nbsp;</a></span>ICTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E000 reserved </p>

</div>
</div>
<a id="a3ef5ac059a91972b796126606603b142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef5ac059a91972b796126606603b142">&sect;&nbsp;</a></span>RES_08</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_08</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E004 Interrupt Control Type </p>

</div>
</div>
<a id="ace5874bfb50245bfb2611bda4dbdac54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5874bfb50245bfb2611bda4dbdac54">&sect;&nbsp;</a></span>RES_0C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_0C</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E008 reserved </p>

</div>
</div>
<a id="a3fdc9ea147806b55a869ff9912fc8c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fdc9ea147806b55a869ff9912fc8c56">&sect;&nbsp;</a></span>STCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E00C reserved </p>

</div>
</div>
<a id="af45a39be1588a6d1adc1aff6e4600cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45a39be1588a6d1adc1aff6e4600cb3">&sect;&nbsp;</a></span>STRVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STRVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E010 SysTick Control &amp; Status Register </p>

</div>
</div>
<a id="adb7b00781e60615d3f1d8c963141a876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb7b00781e60615d3f1d8c963141a876">&sect;&nbsp;</a></span>STCVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STCVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E014 SysTick Reload Value Register </p>

</div>
</div>
<a id="aafc9200357021abde37eafb7313fa907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc9200357021abde37eafb7313fa907">&sect;&nbsp;</a></span>STCALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STCALIB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E018 SysTick Current Value Register </p>

</div>
</div>
<a id="ae789e4bffbc7e9989b5a9f316196bc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae789e4bffbc7e9989b5a9f316196bc80">&sect;&nbsp;</a></span>RES_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_20[56]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E01C SysTick Calibration Value Register </p>

</div>
</div>
<a id="a4999ad6b223e70c79311cf2fd229797e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4999ad6b223e70c79311cf2fd229797e">&sect;&nbsp;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISER[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E020-0xE000E0FC reserved </p>

</div>
</div>
<a id="a3a901564bb1ae1d552cda006ccc39b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a901564bb1ae1d552cda006ccc39b64">&sect;&nbsp;</a></span>RES_120</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_120[24]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E100-0xE000E11C Interrupt Set Enable Registers </p>

</div>
</div>
<a id="a25a3e5cf755bb7f3cc8b9190cf287809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a3e5cf755bb7f3cc8b9190cf287809">&sect;&nbsp;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICER[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E120-0xE000E17C reserved </p>

</div>
</div>
<a id="a1013cdc618afe20290f016afe8d6fde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1013cdc618afe20290f016afe8d6fde8">&sect;&nbsp;</a></span>RES_1A0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_1A0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E180-0xE000E19C Interrupt Clear Enable Registers </p>

</div>
</div>
<a id="a1509aef023f1377361827e9403572058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1509aef023f1377361827e9403572058">&sect;&nbsp;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISPR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E1A0-0xE000E1FC reserved </p>

</div>
</div>
<a id="a0316ab97ceff94c1a7bad9b79be662f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0316ab97ceff94c1a7bad9b79be662f7">&sect;&nbsp;</a></span>RES_220</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_220[24]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E200-0xE000E21C Interrupt Set Pending Registers </p>

</div>
</div>
<a id="a801c66f6cf61fcfecdcf198d6a61d8a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a801c66f6cf61fcfecdcf198d6a61d8a2">&sect;&nbsp;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICPR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E220-0xE000E7C reserved </p>

</div>
</div>
<a id="af1a18bae7d99c9db7e306349e0cf0fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1a18bae7d99c9db7e306349e0cf0fd9">&sect;&nbsp;</a></span>RES_2A0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_2A0[24]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E280-0xE000E29C Interrupt Clear Pending Registers </p>

</div>
</div>
<a id="aa95cb0f18f24381d3afa38c874b812cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95cb0f18f24381d3afa38c874b812cc">&sect;&nbsp;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::IABR[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E2A0-0xE000E2FC reserved </p>

</div>
</div>
<a id="ab4f340948f769d6c95bb43bacd7c03c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4f340948f769d6c95bb43bacd7c03c8">&sect;&nbsp;</a></span>RES_320</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_320[56]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E300-0xE000E31C Interrupt Active Bit Registers </p>

</div>
</div>
<a id="ac347f58c357033bb03fdddbe1c9307c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac347f58c357033bb03fdddbe1c9307c3">&sect;&nbsp;</a></span>IPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Hwi_NVIC::IPR[240]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E320-0xE000E3FC reserved </p>

</div>
</div>
<a id="aac5b403e86e102ee2278aee8cf05858d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5b403e86e102ee2278aee8cf05858d">&sect;&nbsp;</a></span>RES_4F0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_4F0[516]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E400-0xE000E4EF Interrupt Priority Registers </p>

</div>
</div>
<a id="a8c4349993c720d9efc4f5eb1ecd72ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4349993c720d9efc4f5eb1ecd72ee3">&sect;&nbsp;</a></span>CPUIDBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CPUIDBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000E4F0-0xE000ECFC reserved </p>

</div>
</div>
<a id="ae78534924138ab323a015edcc24db7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78534924138ab323a015edcc24db7f8">&sect;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED00 CPUID Base Register </p>

</div>
</div>
<a id="a9494d5207a4314638ef50c741baf3a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9494d5207a4314638ef50c741baf3a8a">&sect;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED04 Interrupt Control State Register </p>

</div>
</div>
<a id="a848ea22d8ac65e55ca41981248eca5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848ea22d8ac65e55ca41981248eca5c2">&sect;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED08 Vector Table Offset Register </p>

</div>
</div>
<a id="ad18dbdde45facc86e471d09cfd78f267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18dbdde45facc86e471d09cfd78f267">&sect;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED0C Application Interrupt/Reset Control Register </p>

</div>
</div>
<a id="aa761a4a20d0e74ca13a74bc22faf3a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa761a4a20d0e74ca13a74bc22faf3a56">&sect;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED10 System Control Register </p>

</div>
</div>
<a id="afe2719f699f03fe0b8cd696117b8f31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2719f699f03fe0b8cd696117b8f31d">&sect;&nbsp;</a></span>SHPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Hwi_NVIC::SHPR[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED14 Configuration Control Register </p>

</div>
</div>
<a id="a0c0889200e40ba8ef6c62418a8e5298a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0889200e40ba8ef6c62418a8e5298a">&sect;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED18 System Handlers 4-15 Priority Registers </p>

</div>
</div>
<a id="ae69a7f7fb72a7f1cf324e0501564167b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69a7f7fb72a7f1cf324e0501564167b">&sect;&nbsp;</a></span>MMFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Hwi_NVIC::MMFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED24 System Handler Control &amp; State Register </p>

</div>
</div>
<a id="a759784b88ffe9c190617524295526df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759784b88ffe9c190617524295526df3">&sect;&nbsp;</a></span>BFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t Hwi_NVIC::BFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED28 Memory Manage Fault Status Register </p>

</div>
</div>
<a id="a69caecdcbab947f0fc3b2c2df80aeb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69caecdcbab947f0fc3b2c2df80aeb74">&sect;&nbsp;</a></span>UFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t Hwi_NVIC::UFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED29 Bus Fault Status Register </p>

</div>
</div>
<a id="aa1a1b5111bdb9d41c57e00539a2ea6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a1b5111bdb9d41c57e00539a2ea6f2">&sect;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED2A Usage Fault Status Register </p>

</div>
</div>
<a id="a6aaf07cffbb92e0b65d587fd70263cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aaf07cffbb92e0b65d587fd70263cf2">&sect;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED2C Hard Fault Status Register </p>

</div>
</div>
<a id="a4dad4738f202f4c17a80bb33fe0b7db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dad4738f202f4c17a80bb33fe0b7db4">&sect;&nbsp;</a></span>MMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED30 Debug Fault Status Register </p>

</div>
</div>
<a id="a67339c6ae533e9e87c2fca889b123a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67339c6ae533e9e87c2fca889b123a63">&sect;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED34 Memory Manager Address Register </p>

</div>
</div>
<a id="aa7f2f16c0a5acd1a49a57ab49e9aff1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f2f16c0a5acd1a49a57ab49e9aff1a">&sect;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED38 Bus Fault Address Register </p>

</div>
</div>
<a id="a26f61051a458783df0fed1a9def63d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f61051a458783df0fed1a9def63d76">&sect;&nbsp;</a></span>PFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED3C Auxiliary Fault Status Register </p>

</div>
</div>
<a id="a384042f85bb69b7fd2c54384ebe533f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384042f85bb69b7fd2c54384ebe533f5">&sect;&nbsp;</a></span>PFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED40 Processor Feature Register </p>

</div>
</div>
<a id="a471f6e8f6fbe7caf40b56b0b9e4e1bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471f6e8f6fbe7caf40b56b0b9e4e1bba">&sect;&nbsp;</a></span>DFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::DFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED44 Processor Feature Register </p>

</div>
</div>
<a id="a8c772a7fe6edf6fc0fc2e81686d10c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c772a7fe6edf6fc0fc2e81686d10c25">&sect;&nbsp;</a></span>AFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::AFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED48 Debug Feature Register </p>

</div>
</div>
<a id="a14bfd0dd688c4c43a9e16fefc3cf6fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14bfd0dd688c4c43a9e16fefc3cf6fc7">&sect;&nbsp;</a></span>MMFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED4C Auxiliary Feature Register </p>

</div>
</div>
<a id="a138dfaf48d8f5d823a757cb90015651f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138dfaf48d8f5d823a757cb90015651f">&sect;&nbsp;</a></span>MMFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED50 Memory Model Fault Register0 </p>

</div>
</div>
<a id="afb5a6939c9ca3a0fd681221be10fe94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5a6939c9ca3a0fd681221be10fe94a">&sect;&nbsp;</a></span>MMFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED54 Memory Model Fault Register1 </p>

</div>
</div>
<a id="ae968750d2f0709ad640391c68075e1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae968750d2f0709ad640391c68075e1ac">&sect;&nbsp;</a></span>MMFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MMFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED58 Memory Model Fault Register2 </p>

</div>
</div>
<a id="a3fc9b14dda8af3d462a2fa528f3f07b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc9b14dda8af3d462a2fa528f3f07b7">&sect;&nbsp;</a></span>ISAR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED5C Memory Model Fault Register3 </p>

</div>
</div>
<a id="ad719e2f29bb5212d75d7ae29379c1025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad719e2f29bb5212d75d7ae29379c1025">&sect;&nbsp;</a></span>ISAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED60 ISA Feature Register0 </p>

</div>
</div>
<a id="aef31ea2111ff52582c0ad4ba7dd0aaa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef31ea2111ff52582c0ad4ba7dd0aaa0">&sect;&nbsp;</a></span>ISAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED64 ISA Feature Register1 </p>

</div>
</div>
<a id="a4a8a670bf2dc44a0c356223d8316fec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8a670bf2dc44a0c356223d8316fec2">&sect;&nbsp;</a></span>ISAR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED68 ISA Feature Register2 </p>

</div>
</div>
<a id="a5e052baf12c7d737d4a0da4a838ef13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e052baf12c7d737d4a0da4a838ef13f">&sect;&nbsp;</a></span>ISAR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::ISAR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED6C ISA Feature Register3 </p>

</div>
</div>
<a id="ad113ce6dd646b47ce334c5a54b395057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad113ce6dd646b47ce334c5a54b395057">&sect;&nbsp;</a></span>RES_D74</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_D74[5]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED70 ISA Feature Register4 </p>

</div>
</div>
<a id="acd85771d5cb254b96df737c02fc0c294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd85771d5cb254b96df737c02fc0c294">&sect;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED74-0xE000ED84 reserved </p>

</div>
</div>
<a id="a55b14dc58c77d916cabc6231e1403f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b14dc58c77d916cabc6231e1403f15">&sect;&nbsp;</a></span>RES_D8C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_D8C[93]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED88 Coprocessor Access Control Register </p>

</div>
</div>
<a id="a46a7d325420d0d8c1ba3ed3f4f46183e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a7d325420d0d8c1ba3ed3f4f46183e">&sect;&nbsp;</a></span>STI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::STI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000ED8C-0xE000EEFC reserved </p>

</div>
</div>
<a id="ad9bccc42d6febb5547de1acdce37c5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9bccc42d6febb5547de1acdce37c5d0">&sect;&nbsp;</a></span>RES_F04</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_F04[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF00 Software Trigger Interrupt Register </p>

</div>
</div>
<a id="aa03c0edc78c27a85597b64dd9f4dcb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03c0edc78c27a85597b64dd9f4dcb86">&sect;&nbsp;</a></span>FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::FPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF04-0xE000EF30 reserved </p>

</div>
</div>
<a id="a840e3797fa4b088001b7b5f732d484ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a840e3797fa4b088001b7b5f732d484ca">&sect;&nbsp;</a></span>FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::FPCAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF34 FP Context Control Register </p>

</div>
</div>
<a id="a84f0f1a90f27a099fad8fd3d4c5f32dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f0f1a90f27a099fad8fd3d4c5f32dc">&sect;&nbsp;</a></span>FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::FPDSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF38 FP Context Address Register </p>

</div>
</div>
<a id="adea1a24ad12410bbc9004a1635373c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea1a24ad12410bbc9004a1635373c41">&sect;&nbsp;</a></span>MVFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MVFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF3C FP Default Status Control Register </p>

</div>
</div>
<a id="a72109034a0ab0319e2a94947ff62592d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72109034a0ab0319e2a94947ff62592d">&sect;&nbsp;</a></span>MVFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::MVFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF40 Media &amp; FP Feature Register0 </p>

</div>
</div>
<a id="ac2592d1850074585bf58075c016a54f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2592d1850074585bf58075c016a54f0">&sect;&nbsp;</a></span>RES_F48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::RES_F48[34]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF44 Media &amp; FP Feature Register1 </p>

</div>
</div>
<a id="ae9c934b89e75a314ce4c27eaeada89db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c934b89e75a314ce4c27eaeada89db">&sect;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PID4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EF48-0xE000EFCC reserved </p>

</div>
</div>
<a id="a040bcd3f0281349032eb39b2f401f35a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040bcd3f0281349032eb39b2f401f35a">&sect;&nbsp;</a></span>PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PID5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFD0 Peripheral ID Register4 </p>

</div>
</div>
<a id="a76198efad343d22e4908270d86638169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76198efad343d22e4908270d86638169">&sect;&nbsp;</a></span>PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PID6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFD4 Peripheral ID Register5 </p>

</div>
</div>
<a id="a1655dd1a360a34dbbc2e75ec10f0d43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1655dd1a360a34dbbc2e75ec10f0d43a">&sect;&nbsp;</a></span>PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PID7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFD8 Peripheral ID Register6 </p>

</div>
</div>
<a id="ae64bae1b903e88b030ade149c6ddded9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64bae1b903e88b030ade149c6ddded9">&sect;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFDC Peripheral ID Register7 </p>

</div>
</div>
<a id="a68b6951b04cb1ec716a8a92bb73a6cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b6951b04cb1ec716a8a92bb73a6cdb">&sect;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFE0 Peripheral ID Register0 </p>

</div>
</div>
<a id="a2282ef954d6bab058c305d9b6ac41fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2282ef954d6bab058c305d9b6ac41fba">&sect;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFE4 Peripheral ID Register1 </p>

</div>
</div>
<a id="a25f6c2be081fecb322a0212095f9570a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25f6c2be081fecb322a0212095f9570a">&sect;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::PID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFE8 Peripheral ID Register2 </p>

</div>
</div>
<a id="a458c01ead98c978930440b062ffeb094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a458c01ead98c978930440b062ffeb094">&sect;&nbsp;</a></span>CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CID0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFEC Peripheral ID Register3 </p>

</div>
</div>
<a id="ab41b28f27443118a761e81adb061c10c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab41b28f27443118a761e81adb061c10c">&sect;&nbsp;</a></span>CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CID1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFF0 Component ID Register0 </p>

</div>
</div>
<a id="af1a7aa2dbf07cade49673cdc62c1e013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1a7aa2dbf07cade49673cdc62c1e013">&sect;&nbsp;</a></span>CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CID2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFF4 Component ID Register1 </p>

</div>
</div>
<a id="a1efab769b4f872b086352afdb7c74b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1efab769b4f872b086352afdb7c74b49">&sect;&nbsp;</a></span>CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Hwi_NVIC::CID3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>0xE000EFF8 Component ID Register2 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/developer/.conan/data/tirtos/7.03.00.10/library-sb/ga/build/5ab84d6acfe1f23c4fae0ab88f26e3a396351ac9/kernel/tirtos7/packages/ti/sysbios/family/arm/v6m/<a class="el" href="family_2arm_2v6m_2Hwi_8h_source.html">Hwi.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2023</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
