# Cadence Encounter(R) RTL Compiler
#   version v10.10-s209_1 (32-bit) built Feb  3 2011
#


set_attribute library {{ /chalmers/sw/sup/cds/cmos065-5.3.4/CORE65LPSVT_5.1/libs/CORE65LPSVT_nom_1.20V_25C.lib }}
read_hdl -vhdl const.vhd enc.vhd dec.vhd enc_dec_wrapper.vhd
elaboratedefine_clock -name main_clk -period 1000 [find / -port clk]
synthesize -to_mapped -effort medium
set_attribute lp_asserted_probability 0.5 /designs/enc_dec_wrapper/ports_in/din
set_attribute lp_asserted_toggle_rate 35.0 /designs/enc_dec_wrapper/ports_in/dinreport power > sim_power_1.0GHz.txt
report timing > sim_timing_1.0GHz.txtreport power > sim_power_1.0GHz.txt
report power > sim_power_1.0GHz.txt
read_hdl -vhdl const.vhd enc.vhd dec.vhd enc_dec_wrapper.vhd
elaborate
define_clock -name main_clk -period 1000 [find / -port clk]
synthesize -to_mapped -effort medium
report power
report timing
report power clk
report power in
report power din
report power clk
report power din
report power dout
report power reset
set_false_path -from [get_ports {reset}] 
set_false_path -from [find / -port reset] 
set_attribute lp_asserted_probability 0 /designs/enc_dec_wrapper/ports_in/reset
report power
set_attribute lp_asserted_probability 0.5 /designs/enc_dec_wrapper/ports_in/reset
report power
set_attribute lp_power_analysis_effort medium /
report power
set_attribute lp_power_analysis_effort high /
report power
set_attribute lp_power_analysis_effort medium /
set_attribute lp_asserted_toggle_rate 35.0 /designs/enc_dec_wrapper/ports_in/reset
report power
set_attribute lp_asserted_toggle_rate 0 /designs/enc_dec_wrapper/ports_in/reset
report power
set_attribute lp_asserted_probability 0 /designs/enc_dec_wrapper/ports_in/reset
report power
