{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716564631928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716564631928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 18:30:31 2024 " "Processing started: Fri May 24 18:30:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716564631928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716564631928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716564631928 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1716564632311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Kursach/Kursach v1/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716564632373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716564632373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_receiver " "Found entity 1: spi_receiver" {  } { { "spi_receiver.v" "" { Text "D:/Kursach/Kursach v1/spi_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716564632375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716564632375 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_controller.v " "Can't analyze file -- file vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1716564632380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file char_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.v" "" { Text "D:/Kursach/Kursach v1/char_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716564632386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716564632386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_memory " "Found entity 1: fifo_memory" {  } { { "fifo_memory.v" "" { Text "D:/Kursach/Kursach v1/fifo_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716564632389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716564632389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716564632435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_receiver spi_receiver:spi_inst " "Elaborating entity \"spi_receiver\" for hierarchy \"spi_receiver:spi_inst\"" {  } { { "top.v" "spi_inst" { Text "D:/Kursach/Kursach v1/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716564632445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi_receiver.v(32) " "Verilog HDL assignment warning at spi_receiver.v(32): truncated value with size 32 to match size of target (3)" {  } { { "spi_receiver.v" "" { Text "D:/Kursach/Kursach v1/spi_receiver.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632447 "|top|spi_receiver:spi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_memory fifo_memory:fifo_memory_inst " "Elaborating entity \"fifo_memory\" for hierarchy \"fifo_memory:fifo_memory_inst\"" {  } { { "top.v" "fifo_memory_inst" { Text "D:/Kursach/Kursach v1/top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716564632448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo_memory.v(26) " "Verilog HDL assignment warning at fifo_memory.v(26): truncated value with size 32 to match size of target (10)" {  } { { "fifo_memory.v" "" { Text "D:/Kursach/Kursach v1/fifo_memory.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632449 "|top|fifo_memory:fifo_memory_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo_memory.v(27) " "Verilog HDL assignment warning at fifo_memory.v(27): truncated value with size 32 to match size of target (10)" {  } { { "fifo_memory.v" "" { Text "D:/Kursach/Kursach v1/fifo_memory.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632450 "|top|fifo_memory:fifo_memory_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo_memory.v(31) " "Verilog HDL assignment warning at fifo_memory.v(31): truncated value with size 32 to match size of target (10)" {  } { { "fifo_memory.v" "" { Text "D:/Kursach/Kursach v1/fifo_memory.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632450 "|top|fifo_memory:fifo_memory_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fifo_memory.v(32) " "Verilog HDL assignment warning at fifo_memory.v(32): truncated value with size 32 to match size of target (10)" {  } { { "fifo_memory.v" "" { Text "D:/Kursach/Kursach v1/fifo_memory.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632450 "|top|fifo_memory:fifo_memory_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "fifo_memory.v(35) " "Verilog HDL warning at fifo_memory.v(35): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "fifo_memory.v" "" { Text "D:/Kursach/Kursach v1/fifo_memory.v" 35 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1716564632450 "|top|fifo_memory:fifo_memory_inst"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "fifo_memory.v(36) " "Verilog HDL warning at fifo_memory.v(36): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "fifo_memory.v" "" { Text "D:/Kursach/Kursach v1/fifo_memory.v" 36 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1716564632450 "|top|fifo_memory:fifo_memory_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rd_en 0 fifo_memory.v(6) " "Net \"rd_en\" at fifo_memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "fifo_memory.v" "" { Text "D:/Kursach/Kursach v1/fifo_memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1716564632450 "|top|fifo_memory:fifo_memory_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_display.v 1 1 " "Using design file vga_display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga_display.v" "" { Text "D:/Kursach/Kursach v1/vga_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716564632463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1716564632463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:vga_display_inst " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:vga_display_inst\"" {  } { { "top.v" "vga_display_inst" { Text "D:/Kursach/Kursach v1/top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716564632465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_display.v(29) " "Verilog HDL assignment warning at vga_display.v(29): truncated value with size 32 to match size of target (1)" {  } { { "vga_display.v" "" { Text "D:/Kursach/Kursach v1/vga_display.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632466 "|top|vga_display:vga_display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga_display.v(30) " "Verilog HDL assignment warning at vga_display.v(30): truncated value with size 32 to match size of target (1)" {  } { { "vga_display.v" "" { Text "D:/Kursach/Kursach v1/vga_display.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632466 "|top|vga_display:vga_display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(44) " "Verilog HDL assignment warning at vga_display.v(44): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "D:/Kursach/Kursach v1/vga_display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632466 "|top|vga_display:vga_display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_display.v(48) " "Verilog HDL assignment warning at vga_display.v(48): truncated value with size 32 to match size of target (10)" {  } { { "vga_display.v" "" { Text "D:/Kursach/Kursach v1/vga_display.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632466 "|top|vga_display:vga_display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_display.v(56) " "Verilog HDL assignment warning at vga_display.v(56): truncated value with size 32 to match size of target (4)" {  } { { "vga_display.v" "" { Text "D:/Kursach/Kursach v1/vga_display.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632466 "|top|vga_display:vga_display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_display.v(59) " "Verilog HDL assignment warning at vga_display.v(59): truncated value with size 32 to match size of target (4)" {  } { { "vga_display.v" "" { Text "D:/Kursach/Kursach v1/vga_display.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716564632466 "|top|vga_display:vga_display_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_display.v" "" { Text "D:/Kursach/Kursach v1/vga_display.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716564632865 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716564632865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1716564632987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716564633187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716564633187 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_mosi " "No output dependent on input pin \"spi_mosi\"" {  } { { "top.v" "" { Text "D:/Kursach/Kursach v1/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716564633218 "|top|spi_mosi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_miso " "No output dependent on input pin \"spi_miso\"" {  } { { "top.v" "" { Text "D:/Kursach/Kursach v1/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716564633218 "|top|spi_miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1716564633218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716564633219 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716564633219 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716564633219 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716564633219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716564633236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 18:30:33 2024 " "Processing ended: Fri May 24 18:30:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716564633236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716564633236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716564633236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716564633236 ""}
