{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1743123505304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1743123505305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 21:58:25 2025 " "Processing started: Thu Mar 27 21:58:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1743123505305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1743123505305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cla_16bits -c cla_16bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off cla_16bits -c cla_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1743123505305 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1743123505707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4x3_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file cla_4x3_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla4x3_2 " "Found entity 1: cla4x3_2" {  } { { "cla_4x3_2.sv" "" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/cla_4x3_2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743123505795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743123505795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_16bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file cla_16bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16bits " "Found entity 1: cla_16bits" {  } { { "cla_16bits.sv" "" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/cla_16bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743123505798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743123505798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "propagate_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file propagate_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 propagate_i " "Found entity 1: propagate_i" {  } { { "propagate_i.sv" "" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/propagate_i.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743123505810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743123505810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file generate_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_i " "Found entity 1: generate_i" {  } { { "generate_i.sv" "" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/generate_i.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743123505821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743123505821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4x3.sv 1 1 " "Found 1 design units, including 1 entities, in source file cla4x3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla4x3 " "Found entity 1: cla4x3" {  } { { "cla4x3.sv" "" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/cla4x3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743123505823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743123505823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_output " "Found entity 1: carry_output" {  } { { "carry_output.sv" "" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/carry_output.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1743123505834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1743123505834 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cla_16bits " "Elaborating entity \"cla_16bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1743123505882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_i generate_i:GENERATE_PROPAGATE\[0\].GENERATE " "Elaborating entity \"generate_i\" for hierarchy \"generate_i:GENERATE_PROPAGATE\[0\].GENERATE\"" {  } { { "cla_16bits.sv" "GENERATE_PROPAGATE\[0\].GENERATE" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/cla_16bits.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743123505911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "propagate_i propagate_i:GENERATE_PROPAGATE\[0\].PROPAGATE " "Elaborating entity \"propagate_i\" for hierarchy \"propagate_i:GENERATE_PROPAGATE\[0\].PROPAGATE\"" {  } { { "cla_16bits.sv" "GENERATE_PROPAGATE\[0\].PROPAGATE" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/cla_16bits.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743123505914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4x3_2 cla4x3_2:CLA1 " "Elaborating entity \"cla4x3_2\" for hierarchy \"cla4x3_2:CLA1\"" {  } { { "cla_16bits.sv" "CLA1" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/cla_16bits.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743123505934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4x3 cla4x3:CLA2 " "Elaborating entity \"cla4x3\" for hierarchy \"cla4x3:CLA2\"" {  } { { "cla_16bits.sv" "CLA2" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/cla_16bits.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743123505939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_output carry_output:CS0 " "Elaborating entity \"carry_output\" for hierarchy \"carry_output:CS0\"" {  } { { "cla_16bits.sv" "CS0" { Text "E:/Users/Guilherme/Documents/Github/TCC_inovame/rtl/cla_16bits/cla_16bits.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1743123505946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1743123506807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1743123507334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1743123507334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1743123507544 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1743123507544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1743123507544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1743123507544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1743123507567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 21:58:27 2025 " "Processing ended: Thu Mar 27 21:58:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1743123507567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1743123507567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1743123507567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1743123507567 ""}
