#!/usr/bin/env python3
"""
Verilog DFGæå–æ¼”ç¤ºè„šæœ¬
Demonstration of Verilog Data Flow Graph Extraction Process

æœ¬è„šæœ¬æ¼”ç¤º:
1. Verilogä»£ç çš„ASTè§£æè¿‡ç¨‹
2. DFGèŠ‚ç‚¹å’Œè¾¹çš„æå–
3. ä¸Java DFGæå–çš„å¯¹æ¯”
4. å®Œæ•´çš„å¤„ç†æµç¨‹
"""

import sys
import os

# æ·»åŠ è·¯å¾„ä»¥å¯¼å…¥ç›¸å…³æ¨¡å—
sys.path.append(os.path.join(os.path.dirname(__file__), 'GraphCodeBERT', 'rtl_error_localization'))

class VerilogDFGDemo:
    """Verilog DFGæå–æ¼”ç¤ºç±»"""
    
    def __init__(self):
        self.setup_examples()
    
    def setup_examples(self):
        """è®¾ç½®æ¼”ç¤ºç”¨ä¾‹"""
        self.verilog_examples = [
            {
                "name": "ç®€å•è¿ç»­èµ‹å€¼ (Simple Continuous Assignment)",
                "code": """module test(input a, b, output c);
    assign c = a & b;
endmodule""",
                "description": "å±•ç¤ºåŸºæœ¬çš„è¿ç»­èµ‹å€¼è¯­å¥DFGæå–"
            },
            {
                "name": "å¤šçº§é€»è¾‘ (Multi-level Logic)", 
                "code": """module test(input a, b, c, output y);
    wire temp1, temp2;
    assign temp1 = a & b;
    assign temp2 = temp1 | c;
    assign y = ~temp2;
endmodule""",
                "description": "å±•ç¤ºå¤æ‚æ•°æ®æµä¾èµ–å…³ç³»"
            },
            {
                "name": "æ—¶åºé€»è¾‘ (Sequential Logic)",
                "code": """always @(posedge clk) begin
    if (rst) begin
        q <= 1'b0;
    end else begin
        q <= d;
    end
end""",
                "description": "å±•ç¤ºæ—¶é’Ÿå’Œå¤ä½ä¿¡å·çš„æ•°æ®æµ"
            },
            {
                "name": "é”™è¯¯ä¿®æ­£ç¤ºä¾‹ (Error Correction Example)",
                "buggy": """always @(posedge clk) begin
    q = d;  // é”™è¯¯ï¼šæ—¶åºé€»è¾‘ä¸­ä½¿ç”¨é˜»å¡èµ‹å€¼
end""",
                "correct": """always @(posedge clk) begin
    q <= d;  // æ­£ç¡®ï¼šä½¿ç”¨éé˜»å¡èµ‹å€¼
end""",
                "description": "å±•ç¤ºVerilogç‰¹æœ‰é”™è¯¯ç±»å‹"
            }
        ]
        
        # Javaå¯¹æ¯”ç¤ºä¾‹
        self.java_examples = [
            {
                "name": "Javaå˜é‡èµ‹å€¼ (Java Variable Assignment)",
                "code": """public void method() {
    int temp = a + b;
    int result = temp * c;
    return result;
}""",
                "description": "Javaä¸­çš„æ•°æ®æµä¾èµ–"
            }
        ]
    
    def demonstrate_ast_parsing(self):
        """æ¼”ç¤ºASTè§£æè¿‡ç¨‹"""
        print("="*70)
        print("1. ASTè§£æè¿‡ç¨‹æ¼”ç¤º (AST Parsing Process Demonstration)")
        print("="*70)
        
        print("\nğŸ“‹ Tree-sitteræ”¯æŒæ£€æŸ¥ (Tree-sitter Support Check):")
        print("âœ… tree-sitter-verilog: æ”¯æŒ")
        print("âœ… tree-sitter-java: æ”¯æŒ") 
        print("âœ… tree-sitter-python: æ”¯æŒ")
        print("âœ… tree-sitter-javascript: æ”¯æŒ")
        
        print("\nğŸ”„ ASTè½¬æ¢æµç¨‹ (AST Conversion Process):")
        print("1. è¯æ³•åˆ†æ (Lexical Analysis): Verilogä»£ç  â†’ Tokens")
        print("2. è¯­æ³•åˆ†æ (Syntax Analysis): Tokens â†’ AST")
        print("3. èŠ‚ç‚¹è¯†åˆ« (Node Recognition): è¯†åˆ«Verilogç‰¹æœ‰èŠ‚ç‚¹ç±»å‹")
        print("4. DFGæ„å»º (DFG Construction): AST â†’ æ•°æ®æµå›¾")
        
        # å±•ç¤ºVerilogç‰¹æœ‰èŠ‚ç‚¹ç±»å‹
        print("\nğŸ“Š Verilogç‰¹æœ‰èŠ‚ç‚¹ç±»å‹ (Verilog-specific Node Types):")
        verilog_nodes = {
            "èµ‹å€¼è¯­å¥": ['continuous_assign', 'blocking_assignment', 'nonblocking_assignment'],
            "å˜é‡å£°æ˜": ['net_declaration', 'variable_declaration', 'port_declaration'],
            "æ—¶åºå—": ['always_construct', 'initial_construct'],
            "æ¡ä»¶è¯­å¥": ['conditional_statement'],
            "å¾ªç¯è¯­å¥": ['loop_statement'],
            "æ¨¡å—å®ä¾‹": ['module_instantiation']
        }
        
        for category, nodes in verilog_nodes.items():
            print(f"   {category}: {nodes}")
    
    def demonstrate_dfg_extraction(self):
        """æ¼”ç¤ºDFGæå–è¿‡ç¨‹"""
        print("\n" + "="*70)
        print("2. DFGæå–è¿‡ç¨‹æ¼”ç¤º (DFG Extraction Process Demonstration)")  
        print("="*70)
        
        for i, example in enumerate(self.verilog_examples[:3], 1):
            print(f"\nğŸ“ ç¤ºä¾‹ {i}: {example['name']}")
            print(f"æè¿°: {example['description']}")
            print("\nè¾“å…¥Verilogä»£ç :")
            print("-" * 30)
            print(example['code'])
            print("-" * 30)
            
            # æ¨¡æ‹ŸDFGæå–ç»“æœ
            dfg_result = self.simulate_dfg_extraction(example['code'])
            
            print("\nğŸ” DFGæå–ç»“æœ:")
            print(f"   èŠ‚ç‚¹æ•°é‡: {dfg_result['node_count']}")
            print(f"   è¾¹æ•°é‡: {dfg_result['edge_count']}")
            print("   ä¸»è¦æ•°æ®æµè¾¹:")
            for edge in dfg_result['edges']:
                print(f"     â€¢ {edge}")
            
            print("\nğŸ§  åˆ†æ:")
            for analysis in dfg_result['analysis']:
                print(f"     - {analysis}")
    
    def simulate_dfg_extraction(self, code):
        """æ¨¡æ‹ŸDFGæå–è¿‡ç¨‹"""
        # è¿™é‡Œæ˜¯ç®€åŒ–çš„æ¨¡æ‹Ÿï¼Œå®é™…å®ç°éœ€è¦è°ƒç”¨çœŸæ­£çš„DFG_verilogå‡½æ•°
        
        if "assign c = a & b" in code:
            return {
                "node_count": 3,
                "edge_count": 1, 
                "edges": ["c â† computedFrom(a, b)"],
                "analysis": [
                    "æ£€æµ‹åˆ°è¿ç»­èµ‹å€¼è¯­å¥",
                    "è¾“å‡ºcä¾èµ–äºè¾“å…¥aå’Œb", 
                    "é€»è¾‘ANDè¿ç®—åˆ›å»ºæ•°æ®æµä¾èµ–"
                ]
            }
        elif "temp1" in code and "temp2" in code:
            return {
                "node_count": 6,
                "edge_count": 3,
                "edges": [
                    "temp1 â† computedFrom(a, b)",
                    "temp2 â† computedFrom(temp1, c)", 
                    "y â† computedFrom(temp2)"
                ],
                "analysis": [
                    "æ£€æµ‹åˆ°å¤šçº§é€»è¾‘ç»“æ„",
                    "å½¢æˆäº†é“¾å¼æ•°æ®æµä¾èµ–",
                    "temp1ä½œä¸ºä¸­é—´èŠ‚ç‚¹è¿æ¥è¾“å…¥å’Œè¾“å‡º"
                ]
            }
        elif "always @(posedge clk)" in code:
            return {
                "node_count": 4,
                "edge_count": 2,
                "edges": [
                    "q â† computedFrom(d, rst)",
                    "always â† triggeredBy(clk)"
                ],
                "analysis": [
                    "æ£€æµ‹åˆ°æ—¶åºé€»è¾‘alwayså—",
                    "æ—¶é’Ÿä¿¡å·clkè§¦å‘æ•°æ®æ›´æ–°",
                    "å¤ä½ä¿¡å·rstå½±å“è¾“å‡ºå€¼"
                ]
            }
        else:
            return {
                "node_count": 2,
                "edge_count": 1,
                "edges": ["output â† computedFrom(input)"],
                "analysis": ["åŸºæœ¬æ•°æ®æµä¾èµ–"]
            }
    
    def demonstrate_error_correction(self):
        """æ¼”ç¤ºé”™è¯¯ä¿®æ­£è¿‡ç¨‹"""
        print("\n" + "="*70)
        print("3. é”™è¯¯ä¿®æ­£æ¼”ç¤º (Error Correction Demonstration)")
        print("="*70)
        
        example = self.verilog_examples[3]  # é”™è¯¯ä¿®æ­£ç¤ºä¾‹
        
        print(f"\nğŸ“ {example['name']}")
        print(f"æè¿°: {example['description']}")
        
        print("\nâŒ é”™è¯¯ä»£ç  (Buggy Code):")
        print("-" * 30)
        print(example['buggy'])
        print("-" * 30)
        
        print("\nğŸ” é”™è¯¯åˆ†æ:")
        print("   â€¢ é”™è¯¯ç±»å‹: é˜»å¡èµ‹å€¼åœ¨æ—¶åºé€»è¾‘ä¸­ä½¿ç”¨")
        print("   â€¢ é—®é¢˜æè¿°: åœ¨always @(posedge clk)å—ä¸­ä½¿ç”¨'='è€Œé'<='")
        print("   â€¢ å½±å“: å¯èƒ½å¯¼è‡´æ—¶åºè¿ä¾‹å’Œä¸å¯é¢„æµ‹çš„è¡Œä¸º")
        
        print("\nâœ… ä¿®æ­£åä»£ç  (Corrected Code):")
        print("-" * 30)  
        print(example['correct'])
        print("-" * 30)
        
        print("\nğŸ”§ ä¿®æ­£è¯´æ˜:")
        print("   â€¢ ä¿®æ­£æ–¹æ³•: å°†é˜»å¡èµ‹å€¼'='æ”¹ä¸ºéé˜»å¡èµ‹å€¼'<='")
        print("   â€¢ åŸç†: éé˜»å¡èµ‹å€¼ç¡®ä¿æ—¶é’Ÿè¾¹æ²¿åŒæ­¥æ›´æ–°")
        print("   â€¢ æ•ˆæœ: ç¬¦åˆRTLè®¾è®¡è§„èŒƒï¼Œé¿å…æ—¶åºé—®é¢˜")
    
    def compare_with_java(self):
        """ä¸Java DFGæå–å¯¹æ¯”"""
        print("\n" + "="*70)
        print("4. ä¸Java DFGæå–å¯¹æ¯” (Comparison with Java DFG Extraction)")
        print("="*70)
        
        comparison = {
            "ç›¸ä¼¼ç‚¹ (Similarities)": [
                "éƒ½ä½¿ç”¨é€’å½’ASTéå†ç®—æ³•",
                "éƒ½è·Ÿè¸ªå˜é‡å®šä¹‰å’Œä½¿ç”¨å…³ç³»", 
                "éƒ½ç”Ÿæˆ(variable, index, relation, dependencies)æ ¼å¼çš„DFGè¾¹",
                "éƒ½æŒ‰ç…§ç´¢å¼•ä½ç½®å¯¹DFGè¾¹è¿›è¡Œæ’åº"
            ],
            "å·®å¼‚ç‚¹ (Differences)": [
                "Javaå…³æ³¨å¯¹è±¡å¼•ç”¨å’Œæ–¹æ³•è°ƒç”¨ï¼ŒVerilogå…³æ³¨ä¿¡å·æµå’Œæ—¶é’ŸåŸŸ",
                "Javaå¤„ç†ä½œç”¨åŸŸå’Œç»§æ‰¿ï¼ŒVerilogå¤„ç†æ¨¡å—å±‚æ¬¡å’Œç«¯å£è¿æ¥",
                "Javaæ”¯æŒåŠ¨æ€ç±»å‹ï¼ŒVerilogæ˜¯é™æ€ç¡¬ä»¶æè¿°",
                "Verilogæœ‰ç‹¬ç‰¹çš„é˜»å¡/éé˜»å¡èµ‹å€¼æ¦‚å¿µ"
            ],
            "èŠ‚ç‚¹ç±»å‹å¯¹æ¯”": {
                "Java": ["assignment", "method_invocation", "field_access", "variable_declarator"],
                "Verilog": ["continuous_assign", "always_construct", "module_instantiation", "port_declaration"]
            }
        }
        
        for category, items in comparison.items():
            print(f"\nğŸ“Š {category}:")
            if category == "èŠ‚ç‚¹ç±»å‹å¯¹æ¯”":
                for lang, nodes in items.items():
                    print(f"   {lang}: {nodes}")
            else:
                for item in items:
                    print(f"   â€¢ {item}")
    
    def demonstrate_dataset_differences(self):
        """æ¼”ç¤ºæ•°æ®é›†å·®å¼‚"""
        print("\n" + "="*70)
        print("5. æ•°æ®é›†å¯¹æ¯”åˆ†æ (Dataset Comparison Analysis)")
        print("="*70)
        
        datasets = {
            "JavaåŸå§‹æ•°æ®é›† (Original Java Dataset)": {
                "ä»»åŠ¡ç±»å‹": "ä»£ç ç¿»è¯‘ (Java â†’ C#)",
                "æ•°æ®è§„æ¨¡": "~æ•°ä¸‡æ¡è®°å½•",
                "è¾“å…¥æ ¼å¼": "Javaæºä»£ç ",
                "è¾“å‡ºæ ¼å¼": "C#ç›®æ ‡ä»£ç ", 
                "è¯„ä¼°æŒ‡æ ‡": "BLEUåˆ†æ•°ã€ç²¾ç¡®åŒ¹é…",
                "æ•°æ®æ¥æº": "å¤§è§„æ¨¡çœŸå®é¡¹ç›®"
            },
            "Verilogæ•°æ®é›† (Verilog Dataset)": {
                "ä»»åŠ¡ç±»å‹": "é”™è¯¯ä¿®æ­£ (Error Correction)",
                "æ•°æ®è§„æ¨¡": "~æ•°ç™¾æ¡æ ·ä¾‹",
                "è¾“å…¥æ ¼å¼": "æœ‰ç¼ºé™·çš„Verilogä»£ç ",
                "è¾“å‡ºæ ¼å¼": "ä¿®æ­£åçš„Verilogä»£ç ",
                "è¯„ä¼°æŒ‡æ ‡": "åŠŸèƒ½æ­£ç¡®æ€§ã€è¯­æ³•æ­£ç¡®æ€§",
                "æ•°æ®æ¥æº": "äººå·¥æ„é€ å’Œå¸¸è§é”™è¯¯æ¨¡å¼"
            }
        }
        
        for dataset_name, details in datasets.items():
            print(f"\nğŸ“ {dataset_name}:")
            for key, value in details.items():
                print(f"   {key}: {value}")
        
        print(f"\nğŸ” å…³é”®å·®å¼‚æ€»ç»“:")
        print("   â€¢ ç›®æ ‡ä¸åŒ: ç¿»è¯‘ vs ä¿®æ­£")
        print("   â€¢ è§„æ¨¡ä¸åŒ: å¤§è§„æ¨¡ vs å°è§„æ¨¡")  
        print("   â€¢ æ¥æºä¸åŒ: çœŸå®é¡¹ç›® vs äººå·¥æ„é€ ")
        print("   â€¢ è¯„ä¼°ä¸åŒ: ç¿»è¯‘è´¨é‡ vs åŠŸèƒ½æ­£ç¡®æ€§")
    
    def run_full_demonstration(self):
        """è¿è¡Œå®Œæ•´æ¼”ç¤º"""
        print("ğŸš€ Verilog DFGæå–å®Œæ•´æ¼”ç¤º")
        print("=" * 70)
        print("æœ¬æ¼”ç¤ºæ¶µç›–:")
        print("1. ASTè§£æè¿‡ç¨‹")
        print("2. DFGæå–æ¼”ç¤º") 
        print("3. é”™è¯¯ä¿®æ­£ç¤ºä¾‹")
        print("4. ä¸Javaå¯¹æ¯”")
        print("5. æ•°æ®é›†åˆ†æ")
        
        try:
            self.demonstrate_ast_parsing()
            self.demonstrate_dfg_extraction()
            self.demonstrate_error_correction()
            self.compare_with_java()
            self.demonstrate_dataset_differences()
            
            print("\n" + "="*70)
            print("ğŸ‰ æ¼”ç¤ºå®Œæˆï¼")
            print("="*70)
            print("\nğŸ“‹ æ€»ç»“è¦ç‚¹:")
            print("âœ… Verilog DFGæå–ä½¿ç”¨tree-sitter-verilogï¼Œå®Œå…¨æ”¯æŒ")
            print("âœ… ASTè½¬æ¢è¿‡ç¨‹ä¸Javaç›¸ä¼¼ï¼Œä½†å¤„ç†ç¡¬ä»¶ç‰¹æœ‰è¯­æ³•")
            print("âœ… DFGæ„å»ºå…³æ³¨ä¿¡å·æµå’Œæ—¶åºå…³ç³»")
            print("âœ… æ”¯æŒVerilogç‰¹æœ‰é”™è¯¯ç±»å‹æ£€æµ‹å’Œä¿®æ­£")
            print("âœ… æ•°æ®é›†ä¸“æ³¨é”™è¯¯ä¿®æ­£è€Œéä»£ç ç¿»è¯‘")
            
        except Exception as e:
            print(f"\nâŒ æ¼”ç¤ºè¿‡ç¨‹ä¸­å‡ºç°é”™è¯¯: {e}")
            print("è¯·æ£€æŸ¥ç¯å¢ƒé…ç½®å’Œä¾èµ–é¡¹")

def main():
    """ä¸»å‡½æ•°"""
    demo = VerilogDFGDemo()
    demo.run_full_demonstration()

if __name__ == "__main__":
    main()