

================================================================
== Vivado HLS Report for 'resnet50_0'
================================================================
* Date:           Sun Jun  6 19:23:58 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  904117|  7374833|  904117|  7374833|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  18827|  18827|        13|          1|          1|  18816|    yes   |
        |- Loop 2  |  50177|  50177|         3|          1|          1|  50176|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 2
  Pipeline-0 : II = 1, D = 13, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 }
  Pipeline-1 : II = 1, D = 3, States = { 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 16 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 3 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 41 39 
39 --> 40 
40 --> 38 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 1)" [resnet50_0.cpp:393]   --->   Operation 43 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i256* %input_V), !map !214"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %sw0out_V), !map !218"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %startt_V), !map !222"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stopt_V), !map !226"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %ddr_V), !map !230"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @resnet50_0_str) nounwind"   --->   Operation 49 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [resnet50_0.cpp:367]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %startt_V, [5 x i8]* @p_str37, i32 1, i32 1, [5 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_0.cpp:368]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %stopt_V, [5 x i8]* @p_str37, i32 1, i32 1, [5 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_0.cpp:369]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %input_V, [5 x i8]* @p_str37, i32 1, i32 1, [5 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [resnet50_0.cpp:370]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %sw0out_V, [5 x i8]* @p_str37, i32 1, i32 1, [5 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_0.cpp:371]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [resnet50_0.cpp:372]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* @buf0_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* @buf1_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 57 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* @buf2_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([12544 x i1536]* @outbuf_V, [1 x i8]* @p_str, [12 x i8]* @p_str42, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 59 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6272 x i216]* @inbuf_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 1)" [resnet50_0.cpp:393]   --->   Operation 61 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 62 [1/1] (0.65ns)   --->   "br label %.preheader137" [resnet50_0.cpp:395]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 8.27>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i15 [ 0, %._crit_edge ], [ %add_ln395, %hls_label_26 ]" [resnet50_0.cpp:395]   --->   Operation 63 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ch_0 = phi i2 [ 0, %._crit_edge ], [ %select_ln399_1, %hls_label_26 ]" [resnet50_0.cpp:399]   --->   Operation 64 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %._crit_edge ], [ %select_ln396_2, %hls_label_26 ]" [resnet50_0.cpp:396]   --->   Operation 65 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%row_0 = phi i8 [ 0, %._crit_edge ], [ %select_ln396_1, %hls_label_26 ]" [resnet50_0.cpp:396]   --->   Operation 66 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%col_0 = phi i5 [ 0, %._crit_edge ], [ %col, %hls_label_26 ]"   --->   Operation 67 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.07ns)   --->   "%icmp_ln395 = icmp eq i15 %indvar_flatten47, -13952" [resnet50_0.cpp:395]   --->   Operation 68 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.84ns)   --->   "%add_ln395 = add i15 %indvar_flatten47, 1" [resnet50_0.cpp:395]   --->   Operation 69 'add' 'add_ln395' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln395, label %0, label %hls_label_26" [resnet50_0.cpp:395]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_V = call i256 @_ssdm_op_Read.axis.volatile.i256P(i256* %input_V)" [resnet50_0.cpp:399]   --->   Operation 71 'read' 'tmp_V' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i256 %tmp_V to i32" [resnet50_0.cpp:403]   --->   Operation 72 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln404 = bitcast i32 %trunc_ln681 to float" [resnet50_0.cpp:404]   --->   Operation 73 'bitcast' 'bitcast_ln404' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 74 [8/8] (8.27ns)   --->   "%tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 74 'fdiv' 'tmp345' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 32, i32 63)" [resnet50_0.cpp:403]   --->   Operation 75 'partselect' 'p_Result_1' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln404_1 = bitcast i32 %p_Result_1 to float" [resnet50_0.cpp:404]   --->   Operation 76 'bitcast' 'bitcast_ln404_1' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 77 [8/8] (8.27ns)   --->   "%tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 77 'fdiv' 'tmp_1' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 64, i32 95)" [resnet50_0.cpp:403]   --->   Operation 78 'partselect' 'p_Result_2' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 96, i32 127)" [resnet50_0.cpp:403]   --->   Operation 79 'partselect' 'p_Result_3' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 128, i32 159)" [resnet50_0.cpp:403]   --->   Operation 80 'partselect' 'p_Result_4' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_5 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 160, i32 191)" [resnet50_0.cpp:403]   --->   Operation 81 'partselect' 'p_Result_5' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_6 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 192, i32 223)" [resnet50_0.cpp:403]   --->   Operation 82 'partselect' 'p_Result_6' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V, i32 224, i32 255)" [resnet50_0.cpp:403]   --->   Operation 83 'partselect' 'p_Result_7' <Predicate = (!icmp_ln395)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.27>
ST_4 : Operation 84 [7/8] (8.27ns)   --->   "%tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 84 'fdiv' 'tmp345' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [7/8] (8.27ns)   --->   "%tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 85 'fdiv' 'tmp_1' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln404_2 = bitcast i32 %p_Result_2 to float" [resnet50_0.cpp:404]   --->   Operation 86 'bitcast' 'bitcast_ln404_2' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_4 : Operation 87 [8/8] (8.27ns)   --->   "%tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 87 'fdiv' 'tmp_2' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln404_3 = bitcast i32 %p_Result_3 to float" [resnet50_0.cpp:404]   --->   Operation 88 'bitcast' 'bitcast_ln404_3' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_4 : Operation 89 [8/8] (8.27ns)   --->   "%tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 89 'fdiv' 'tmp_3' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln404_4 = bitcast i32 %p_Result_4 to float" [resnet50_0.cpp:404]   --->   Operation 90 'bitcast' 'bitcast_ln404_4' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_4 : Operation 91 [8/8] (8.27ns)   --->   "%tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 91 'fdiv' 'tmp_4' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.27>
ST_5 : Operation 92 [6/8] (8.27ns)   --->   "%tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 92 'fdiv' 'tmp345' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [6/8] (8.27ns)   --->   "%tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 93 'fdiv' 'tmp_1' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [7/8] (8.27ns)   --->   "%tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 94 'fdiv' 'tmp_2' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [7/8] (8.27ns)   --->   "%tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 95 'fdiv' 'tmp_3' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [7/8] (8.27ns)   --->   "%tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 96 'fdiv' 'tmp_4' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln404_5 = bitcast i32 %p_Result_5 to float" [resnet50_0.cpp:404]   --->   Operation 97 'bitcast' 'bitcast_ln404_5' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_5 : Operation 98 [8/8] (8.27ns)   --->   "%tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 98 'fdiv' 'tmp_5' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln404_6 = bitcast i32 %p_Result_6 to float" [resnet50_0.cpp:404]   --->   Operation 99 'bitcast' 'bitcast_ln404_6' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_5 : Operation 100 [8/8] (8.27ns)   --->   "%tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 100 'fdiv' 'tmp_6' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln404_7 = bitcast i32 %p_Result_7 to float" [resnet50_0.cpp:404]   --->   Operation 101 'bitcast' 'bitcast_ln404_7' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_5 : Operation 102 [8/8] (8.27ns)   --->   "%tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 102 'fdiv' 'tmp_7' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.27>
ST_6 : Operation 103 [5/8] (8.27ns)   --->   "%tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 103 'fdiv' 'tmp345' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [5/8] (8.27ns)   --->   "%tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 104 'fdiv' 'tmp_1' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [6/8] (8.27ns)   --->   "%tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 105 'fdiv' 'tmp_2' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [6/8] (8.27ns)   --->   "%tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 106 'fdiv' 'tmp_3' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [6/8] (8.27ns)   --->   "%tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 107 'fdiv' 'tmp_4' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [7/8] (8.27ns)   --->   "%tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 108 'fdiv' 'tmp_5' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [7/8] (8.27ns)   --->   "%tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 109 'fdiv' 'tmp_6' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [7/8] (8.27ns)   --->   "%tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 110 'fdiv' 'tmp_7' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.27>
ST_7 : Operation 111 [4/8] (8.27ns)   --->   "%tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 111 'fdiv' 'tmp345' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [4/8] (8.27ns)   --->   "%tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 112 'fdiv' 'tmp_1' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [5/8] (8.27ns)   --->   "%tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 113 'fdiv' 'tmp_2' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [5/8] (8.27ns)   --->   "%tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 114 'fdiv' 'tmp_3' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [5/8] (8.27ns)   --->   "%tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 115 'fdiv' 'tmp_4' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [6/8] (8.27ns)   --->   "%tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 116 'fdiv' 'tmp_5' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [6/8] (8.27ns)   --->   "%tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 117 'fdiv' 'tmp_6' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [6/8] (8.27ns)   --->   "%tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 118 'fdiv' 'tmp_7' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.27>
ST_8 : Operation 119 [3/8] (8.27ns)   --->   "%tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 119 'fdiv' 'tmp345' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [3/8] (8.27ns)   --->   "%tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 120 'fdiv' 'tmp_1' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [4/8] (8.27ns)   --->   "%tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 121 'fdiv' 'tmp_2' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [4/8] (8.27ns)   --->   "%tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 122 'fdiv' 'tmp_3' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [4/8] (8.27ns)   --->   "%tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 123 'fdiv' 'tmp_4' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [5/8] (8.27ns)   --->   "%tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 124 'fdiv' 'tmp_5' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [5/8] (8.27ns)   --->   "%tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 125 'fdiv' 'tmp_6' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [5/8] (8.27ns)   --->   "%tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 126 'fdiv' 'tmp_7' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.27>
ST_9 : Operation 127 [2/8] (8.27ns)   --->   "%tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 127 'fdiv' 'tmp345' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [2/8] (8.27ns)   --->   "%tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 128 'fdiv' 'tmp_1' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [3/8] (8.27ns)   --->   "%tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 129 'fdiv' 'tmp_2' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [3/8] (8.27ns)   --->   "%tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 130 'fdiv' 'tmp_3' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [3/8] (8.27ns)   --->   "%tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 131 'fdiv' 'tmp_4' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [4/8] (8.27ns)   --->   "%tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 132 'fdiv' 'tmp_5' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [4/8] (8.27ns)   --->   "%tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 133 'fdiv' 'tmp_6' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [4/8] (8.27ns)   --->   "%tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 134 'fdiv' 'tmp_7' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.27>
ST_10 : Operation 135 [1/8] (8.27ns)   --->   "%tmp345 = fdiv float %bitcast_ln404, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 135 'fdiv' 'tmp345' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/8] (8.27ns)   --->   "%tmp_1 = fdiv float %bitcast_ln404_1, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 136 'fdiv' 'tmp_1' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [2/8] (8.27ns)   --->   "%tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 137 'fdiv' 'tmp_2' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [2/8] (8.27ns)   --->   "%tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 138 'fdiv' 'tmp_3' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [2/8] (8.27ns)   --->   "%tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 139 'fdiv' 'tmp_4' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [3/8] (8.27ns)   --->   "%tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 140 'fdiv' 'tmp_5' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [3/8] (8.27ns)   --->   "%tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 141 'fdiv' 'tmp_6' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [3/8] (8.27ns)   --->   "%tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 142 'fdiv' 'tmp_7' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.27>
ST_11 : Operation 143 [2/2] (1.23ns)   --->   "%val_assign = call fastcc float @roundf(float %tmp345) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 143 'call' 'val_assign' <Predicate = (!icmp_ln395)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 144 [2/2] (1.23ns)   --->   "%val_assign_1 = call fastcc float @roundf(float %tmp_1) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 144 'call' 'val_assign_1' <Predicate = (!icmp_ln395)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 145 [1/8] (8.27ns)   --->   "%tmp_2 = fdiv float %bitcast_ln404_2, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 145 'fdiv' 'tmp_2' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/8] (8.27ns)   --->   "%tmp_3 = fdiv float %bitcast_ln404_3, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 146 'fdiv' 'tmp_3' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/8] (8.27ns)   --->   "%tmp_4 = fdiv float %bitcast_ln404_4, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 147 'fdiv' 'tmp_4' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [2/8] (8.27ns)   --->   "%tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 148 'fdiv' 'tmp_5' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [2/8] (8.27ns)   --->   "%tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 149 'fdiv' 'tmp_6' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [2/8] (8.27ns)   --->   "%tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 150 'fdiv' 'tmp_7' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.27>
ST_12 : Operation 151 [1/1] (1.00ns)   --->   "%icmp_ln396 = icmp eq i13 %indvar_flatten, -1920" [resnet50_0.cpp:396]   --->   Operation 151 'icmp' 'icmp_ln396' <Predicate = (!icmp_ln395)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.39ns)   --->   "%select_ln399 = select i1 %icmp_ln396, i8 0, i8 %row_0" [resnet50_0.cpp:399]   --->   Operation 152 'select' 'select_ln399' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln399)   --->   "%xor_ln399 = xor i1 %icmp_ln396, true" [resnet50_0.cpp:399]   --->   Operation 153 'xor' 'xor_ln399' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.75ns)   --->   "%icmp_ln397 = icmp eq i5 %col_0, -4" [resnet50_0.cpp:397]   --->   Operation 154 'icmp' 'icmp_ln397' <Predicate = (!icmp_ln395)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln399 = and i1 %icmp_ln397, %xor_ln399" [resnet50_0.cpp:399]   --->   Operation 155 'and' 'and_ln399' <Predicate = (!icmp_ln395)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.76ns)   --->   "%row = add i8 1, %select_ln399" [resnet50_0.cpp:396]   --->   Operation 156 'add' 'row' <Predicate = (!icmp_ln395)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln396)   --->   "%or_ln396 = or i1 %and_ln399, %icmp_ln396" [resnet50_0.cpp:396]   --->   Operation 157 'or' 'or_ln396' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln396 = select i1 %or_ln396, i5 0, i5 %col_0" [resnet50_0.cpp:396]   --->   Operation 158 'select' 'select_ln396' <Predicate = (!icmp_ln395)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.39ns)   --->   "%select_ln396_1 = select i1 %and_ln399, i8 %row, i8 %select_ln399" [resnet50_0.cpp:396]   --->   Operation 159 'select' 'select_ln396_1' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_519 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %select_ln396_1, i5 0)" [resnet50_0.cpp:404]   --->   Operation 160 'bitconcatenate' 'tmp_519' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i13 %tmp_519 to i14" [resnet50_0.cpp:404]   --->   Operation 161 'zext' 'zext_ln180' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_520 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %select_ln396_1, i2 0)" [resnet50_0.cpp:404]   --->   Operation 162 'bitconcatenate' 'tmp_520' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i10 %tmp_520 to i14" [resnet50_0.cpp:404]   --->   Operation 163 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln180 = sub i14 %zext_ln180, %zext_ln180_1" [resnet50_0.cpp:404]   --->   Operation 164 'sub' 'sub_ln180' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 165 [1/2] (3.15ns)   --->   "%val_assign = call fastcc float @roundf(float %tmp345) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 165 'call' 'val_assign' <Predicate = (!icmp_ln395)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i5 %select_ln396 to i14" [resnet50_0.cpp:404]   --->   Operation 166 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln180 = add i14 %zext_ln180_2, %sub_ln180" [resnet50_0.cpp:404]   --->   Operation 167 'add' 'add_ln180' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i14 %add_ln180 to i64" [resnet50_0.cpp:404]   --->   Operation 168 'zext' 'zext_ln180_3' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%inbuf_V_addr = getelementptr [6272 x i216]* @inbuf_V, i64 0, i64 %zext_ln180_3" [resnet50_0.cpp:404]   --->   Operation 169 'getelementptr' 'inbuf_V_addr' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_12 : Operation 170 [2/2] (1.23ns)   --->   "%inbuf_V_load = load i216* %inbuf_V_addr, align 16" [resnet50_0.cpp:404]   --->   Operation 170 'load' 'inbuf_V_load' <Predicate = (!icmp_ln395)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_12 : Operation 171 [1/2] (3.15ns)   --->   "%val_assign_1 = call fastcc float @roundf(float %tmp_1) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 171 'call' 'val_assign_1' <Predicate = (!icmp_ln395)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 172 [2/2] (1.23ns)   --->   "%val_assign_2 = call fastcc float @roundf(float %tmp_2) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 172 'call' 'val_assign_2' <Predicate = (!icmp_ln395)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 173 [2/2] (1.23ns)   --->   "%val_assign_3 = call fastcc float @roundf(float %tmp_3) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 173 'call' 'val_assign_3' <Predicate = (!icmp_ln395)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 174 [2/2] (1.23ns)   --->   "%val_assign_4 = call fastcc float @roundf(float %tmp_4) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 174 'call' 'val_assign_4' <Predicate = (!icmp_ln395)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 175 [1/8] (8.27ns)   --->   "%tmp_5 = fdiv float %bitcast_ln404_5, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 175 'fdiv' 'tmp_5' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 176 [1/8] (8.27ns)   --->   "%tmp_6 = fdiv float %bitcast_ln404_6, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 176 'fdiv' 'tmp_6' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 177 [1/8] (8.27ns)   --->   "%tmp_7 = fdiv float %bitcast_ln404_7, 0x3FA32D56A0000000" [resnet50_0.cpp:404]   --->   Operation 177 'fdiv' 'tmp_7' <Predicate = (!icmp_ln395)> <Delay = 8.27> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 8.27> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.78ns)   --->   "%col = add i5 1, %select_ln396" [resnet50_0.cpp:397]   --->   Operation 178 'add' 'col' <Predicate = (!icmp_ln395)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.82ns)   --->   "%add_ln396_1 = add i13 1, %indvar_flatten" [resnet50_0.cpp:396]   --->   Operation 179 'add' 'add_ln396_1' <Predicate = (!icmp_ln395)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.30ns)   --->   "%select_ln396_2 = select i1 %icmp_ln396, i13 1, i13 %add_ln396_1" [resnet50_0.cpp:396]   --->   Operation 180 'select' 'select_ln396_2' <Predicate = (!icmp_ln395)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.60>
ST_13 : Operation 181 [1/1] (0.54ns)   --->   "%ch = add i2 1, %ch_0" [resnet50_0.cpp:395]   --->   Operation 181 'add' 'ch' <Predicate = (!icmp_ln395)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.17ns)   --->   "%select_ln399_1 = select i1 %icmp_ln396, i2 %ch, i2 %ch_0" [resnet50_0.cpp:399]   --->   Operation 182 'select' 'select_ln399_1' <Predicate = (!icmp_ln395)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_403_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i2.i3(i2 %ch, i1 false, i2 %ch, i3 0)" [resnet50_0.cpp:395]   --->   Operation 183 'bitconcatenate' 'tmp_403_mid1' <Predicate = (!icmp_ln395 & icmp_ln396)> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i2.i1.i2.i3(i2 %ch_0, i1 false, i2 %ch_0, i3 0)" [resnet50_0.cpp:399]   --->   Operation 184 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln395 & !icmp_ln396)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.39ns)   --->   "%select_ln399_2 = select i1 %icmp_ln396, i8 %tmp_403_mid1, i8 %tmp_s" [resnet50_0.cpp:399]   --->   Operation 185 'select' 'select_ln399_2' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln705 = bitcast float %val_assign to i32" [resnet50_0.cpp:404]   --->   Operation 186 'bitcast' 'bitcast_ln705' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i32 %bitcast_ln705 to i31" [resnet50_0.cpp:404]   --->   Operation 187 'trunc' 'trunc_ln263' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_1)   --->   "%tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705, i32 31)" [resnet50_0.cpp:404]   --->   Operation 188 'bitselect' 'tmp_521' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705, i32 23, i32 30)" [resnet50_0.cpp:404]   --->   Operation 189 'partselect' 'p_Result_s' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i8 %p_Result_s to i9" [resnet50_0.cpp:404]   --->   Operation 190 'zext' 'zext_ln266' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%trunc_ln270 = trunc i32 %bitcast_ln705 to i23" [resnet50_0.cpp:404]   --->   Operation 191 'trunc' 'trunc_ln270' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i32 %bitcast_ln705 to i9" [resnet50_0.cpp:404]   --->   Operation 192 'trunc' 'trunc_ln296' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp_359 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [resnet50_0.cpp:404]   --->   Operation 193 'bitconcatenate' 'tmp_359' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.99ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln263, 0" [resnet50_0.cpp:404]   --->   Operation 194 'icmp' 'icmp_ln278' <Predicate = (!icmp_ln395)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.77ns)   --->   "%sub_ln281 = sub i9 150, %zext_ln266" [resnet50_0.cpp:404]   --->   Operation 195 'sub' 'sub_ln281' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sub_ln281 to i24" [resnet50_0.cpp:404]   --->   Operation 196 'sext' 'sext_ln281' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.84ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [resnet50_0.cpp:404]   --->   Operation 197 'icmp' 'icmp_ln282' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.88ns)   --->   "%icmp_ln284 = icmp sgt i9 %sub_ln281, 0" [resnet50_0.cpp:404]   --->   Operation 198 'icmp' 'icmp_ln284' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.88ns)   --->   "%icmp_ln285 = icmp slt i9 %sub_ln281, 25" [resnet50_0.cpp:404]   --->   Operation 199 'icmp' 'icmp_ln285' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.77ns)   --->   "%sub_ln294 = sub i9 0, %sub_ln281" [resnet50_0.cpp:404]   --->   Operation 200 'sub' 'sub_ln294' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i9 %sub_ln294 to i8" [resnet50_0.cpp:404]   --->   Operation 201 'trunc' 'trunc_ln294' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.84ns)   --->   "%icmp_ln295 = icmp slt i8 %trunc_ln294, 9" [resnet50_0.cpp:404]   --->   Operation 202 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%shl_ln297 = shl i9 %trunc_ln296, %sub_ln294" [resnet50_0.cpp:404]   --->   Operation 203 'shl' 'shl_ln297' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%select_ln295 = select i1 %icmp_ln295, i9 %shl_ln297, i9 0" [resnet50_0.cpp:404]   --->   Operation 204 'select' 'select_ln295' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp_359, %sext_ln281" [resnet50_0.cpp:404]   --->   Operation 205 'lshr' 'lshr_ln286' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%trunc_ln286 = trunc i24 %lshr_ln286 to i9" [resnet50_0.cpp:404]   --->   Operation 206 'trunc' 'trunc_ln286' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705, i32 31)" [resnet50_0.cpp:404]   --->   Operation 207 'bitselect' 'tmp_522' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%select_ln288 = select i1 %tmp_522, i9 -1, i9 0" [resnet50_0.cpp:404]   --->   Operation 208 'select' 'select_ln288' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.28ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [resnet50_0.cpp:404]   --->   Operation 209 'or' 'or_ln282' <Predicate = (!icmp_ln395)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [resnet50_0.cpp:404]   --->   Operation 210 'xor' 'xor_ln282' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %icmp_ln285, %xor_ln282" [resnet50_0.cpp:404]   --->   Operation 211 'and' 'and_ln285' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285_128 = and i1 %and_ln285, %icmp_ln284" [resnet50_0.cpp:404]   --->   Operation 212 'and' 'and_ln285_128' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285_128, i9 %trunc_ln286, i9 %select_ln288" [resnet50_0.cpp:404]   --->   Operation 213 'select' 'select_ln285' <Predicate = (!icmp_ln395)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%select_ln278 = select i1 %icmp_ln278, i9 0, i9 %select_ln285" [resnet50_0.cpp:404]   --->   Operation 214 'select' 'select_ln278' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [resnet50_0.cpp:404]   --->   Operation 215 'xor' 'xor_ln278' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [resnet50_0.cpp:404]   --->   Operation 216 'and' 'and_ln282' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i9 %trunc_ln296, i9 %select_ln278" [resnet50_0.cpp:404]   --->   Operation 217 'select' 'select_ln282' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln284)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [resnet50_0.cpp:404]   --->   Operation 218 'or' 'or_ln284' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 219 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284 = select i1 %or_ln284, i9 %select_ln282, i9 %select_ln295" [resnet50_0.cpp:404]   --->   Operation 219 'select' 'select_ln284' <Predicate = (!icmp_ln395)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.77ns)   --->   "%sub_ln461 = sub i9 0, %select_ln284" [resnet50_0.cpp:404]   --->   Operation 220 'sub' 'sub_ln461' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_1)   --->   "%select_ln303 = select i1 %tmp_521, i9 %sub_ln461, i9 %select_ln284" [resnet50_0.cpp:404]   --->   Operation 221 'select' 'select_ln303' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 222 [1/2] (1.23ns)   --->   "%inbuf_V_load = load i216* %inbuf_V_addr, align 16" [resnet50_0.cpp:404]   --->   Operation 222 'load' 'inbuf_V_load' <Predicate = (!icmp_ln395)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_13 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_1)   --->   "%zext_ln180_4 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 223 'zext' 'zext_ln180_4' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_1)   --->   "%lshr_ln180 = lshr i216 %inbuf_V_load, %zext_ln180_4" [resnet50_0.cpp:404]   --->   Operation 224 'lshr' 'lshr_ln180' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_1)   --->   "%trunc_ln180 = trunc i216 %lshr_ln180 to i72" [resnet50_0.cpp:404]   --->   Operation 225 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_1)   --->   "%tmp_360 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180, i9 %select_ln303, i32 0, i32 8)" [resnet50_0.cpp:404]   --->   Operation 226 'partset' 'tmp_360' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 227 'zext' 'zext_ln180_5' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln180)   --->   "%shl_ln180 = shl i216 4722366482869645213695, %zext_ln180_5" [resnet50_0.cpp:404]   --->   Operation 228 'shl' 'shl_ln180' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln180)   --->   "%xor_ln180 = xor i216 %shl_ln180, -1" [resnet50_0.cpp:404]   --->   Operation 229 'xor' 'xor_ln180' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 230 [1/1] (1.52ns) (out node of the LUT)   --->   "%and_ln180 = and i216 %inbuf_V_load, %xor_ln180" [resnet50_0.cpp:404]   --->   Operation 230 'and' 'and_ln180' <Predicate = (!icmp_ln395)> <Delay = 1.52> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_1)   --->   "%zext_ln180_6 = zext i72 %tmp_360 to i216" [resnet50_0.cpp:404]   --->   Operation 231 'zext' 'zext_ln180_6' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln180_1 = shl i216 %zext_ln180_6, %zext_ln180_5" [resnet50_0.cpp:404]   --->   Operation 232 'shl' 'shl_ln180_1' <Predicate = (!icmp_ln395)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 233 [1/1] (0.37ns) (out node of the LUT)   --->   "%or_ln180 = or i216 %and_ln180, %shl_ln180_1" [resnet50_0.cpp:404]   --->   Operation 233 'or' 'or_ln180' <Predicate = (!icmp_ln395)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln705_1 = bitcast float %val_assign_1 to i32" [resnet50_0.cpp:404]   --->   Operation 234 'bitcast' 'bitcast_ln705_1' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln263_64 = trunc i32 %bitcast_ln705_1 to i31" [resnet50_0.cpp:404]   --->   Operation 235 'trunc' 'trunc_ln263_64' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_3)   --->   "%tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_1, i32 31)" [resnet50_0.cpp:404]   --->   Operation 236 'bitselect' 'tmp_523' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_24_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_1, i32 23, i32 30)" [resnet50_0.cpp:404]   --->   Operation 237 'partselect' 'p_Result_24_1' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln266_64 = zext i8 %p_Result_24_1 to i9" [resnet50_0.cpp:404]   --->   Operation 238 'zext' 'zext_ln266_64' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%trunc_ln270_1 = trunc i32 %bitcast_ln705_1 to i23" [resnet50_0.cpp:404]   --->   Operation 239 'trunc' 'trunc_ln270_1' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln296_64 = trunc i32 %bitcast_ln705_1 to i9" [resnet50_0.cpp:404]   --->   Operation 240 'trunc' 'trunc_ln296_64' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%tmp_361 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)" [resnet50_0.cpp:404]   --->   Operation 241 'bitconcatenate' 'tmp_361' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.99ns)   --->   "%icmp_ln278_1 = icmp eq i31 %trunc_ln263_64, 0" [resnet50_0.cpp:404]   --->   Operation 242 'icmp' 'icmp_ln278_1' <Predicate = (!icmp_ln395)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.77ns)   --->   "%sub_ln281_64 = sub i9 150, %zext_ln266_64" [resnet50_0.cpp:404]   --->   Operation 243 'sub' 'sub_ln281_64' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%sext_ln281_64 = sext i9 %sub_ln281_64 to i24" [resnet50_0.cpp:404]   --->   Operation 244 'sext' 'sext_ln281_64' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.84ns)   --->   "%icmp_ln282_1 = icmp eq i8 %p_Result_24_1, -106" [resnet50_0.cpp:404]   --->   Operation 245 'icmp' 'icmp_ln282_1' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/1] (0.88ns)   --->   "%icmp_ln284_1 = icmp sgt i9 %sub_ln281_64, 0" [resnet50_0.cpp:404]   --->   Operation 246 'icmp' 'icmp_ln284_1' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.88ns)   --->   "%icmp_ln285_1 = icmp slt i9 %sub_ln281_64, 25" [resnet50_0.cpp:404]   --->   Operation 247 'icmp' 'icmp_ln285_1' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (0.77ns)   --->   "%sub_ln294_64 = sub i9 0, %sub_ln281_64" [resnet50_0.cpp:404]   --->   Operation 248 'sub' 'sub_ln294_64' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln294_64 = trunc i9 %sub_ln294_64 to i8" [resnet50_0.cpp:404]   --->   Operation 249 'trunc' 'trunc_ln294_64' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.84ns)   --->   "%icmp_ln295_1 = icmp slt i8 %trunc_ln294_64, 9" [resnet50_0.cpp:404]   --->   Operation 250 'icmp' 'icmp_ln295_1' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_64)   --->   "%shl_ln297_1 = shl i9 %trunc_ln296_64, %sub_ln294_64" [resnet50_0.cpp:404]   --->   Operation 251 'shl' 'shl_ln297_1' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_64)   --->   "%select_ln295_64 = select i1 %icmp_ln295_1, i9 %shl_ln297_1, i9 0" [resnet50_0.cpp:404]   --->   Operation 252 'select' 'select_ln295_64' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%lshr_ln286_64 = lshr i24 %tmp_361, %sext_ln281_64" [resnet50_0.cpp:404]   --->   Operation 253 'lshr' 'lshr_ln286_64' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%trunc_ln286_64 = trunc i24 %lshr_ln286_64 to i9" [resnet50_0.cpp:404]   --->   Operation 254 'trunc' 'trunc_ln286_64' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_1, i32 31)" [resnet50_0.cpp:404]   --->   Operation 255 'bitselect' 'tmp_524' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%select_ln288_64 = select i1 %tmp_524, i9 -1, i9 0" [resnet50_0.cpp:404]   --->   Operation 256 'select' 'select_ln288_64' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 257 [1/1] (0.28ns)   --->   "%or_ln282_64 = or i1 %icmp_ln278_1, %icmp_ln282_1" [resnet50_0.cpp:404]   --->   Operation 257 'or' 'or_ln282_64' <Predicate = (!icmp_ln395)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%xor_ln282_64 = xor i1 %or_ln282_64, true" [resnet50_0.cpp:404]   --->   Operation 258 'xor' 'xor_ln282_64' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%and_ln285_129 = and i1 %icmp_ln285_1, %xor_ln282_64" [resnet50_0.cpp:404]   --->   Operation 259 'and' 'and_ln285_129' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_64)   --->   "%and_ln285_130 = and i1 %and_ln285_129, %icmp_ln284_1" [resnet50_0.cpp:404]   --->   Operation 260 'and' 'and_ln285_130' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_64 = select i1 %and_ln285_130, i9 %trunc_ln286_64, i9 %select_ln288_64" [resnet50_0.cpp:404]   --->   Operation 261 'select' 'select_ln285_64' <Predicate = (!icmp_ln395)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_64)   --->   "%select_ln278_64 = select i1 %icmp_ln278_1, i9 0, i9 %select_ln285_64" [resnet50_0.cpp:404]   --->   Operation 262 'select' 'select_ln278_64' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_64)   --->   "%xor_ln278_64 = xor i1 %icmp_ln278_1, true" [resnet50_0.cpp:404]   --->   Operation 263 'xor' 'xor_ln278_64' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_64)   --->   "%and_ln282_64 = and i1 %icmp_ln282_1, %xor_ln278_64" [resnet50_0.cpp:404]   --->   Operation 264 'and' 'and_ln282_64' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_64 = select i1 %and_ln282_64, i9 %trunc_ln296_64, i9 %select_ln278_64" [resnet50_0.cpp:404]   --->   Operation 265 'select' 'select_ln282_64' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_64)   --->   "%or_ln284_64 = or i1 %or_ln282_64, %icmp_ln284_1" [resnet50_0.cpp:404]   --->   Operation 266 'or' 'or_ln284_64' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_64 = select i1 %or_ln284_64, i9 %select_ln282_64, i9 %select_ln295_64" [resnet50_0.cpp:404]   --->   Operation 267 'select' 'select_ln284_64' <Predicate = (!icmp_ln395)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 268 [1/1] (0.77ns)   --->   "%sub_ln461_1 = sub i9 0, %select_ln284_64" [resnet50_0.cpp:404]   --->   Operation 268 'sub' 'sub_ln461_1' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_3)   --->   "%select_ln303_1 = select i1 %tmp_523, i9 %sub_ln461_1, i9 %select_ln284_64" [resnet50_0.cpp:404]   --->   Operation 269 'select' 'select_ln303_1' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_3)   --->   "%zext_ln180_7 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 270 'zext' 'zext_ln180_7' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_3)   --->   "%lshr_ln180_1 = lshr i216 %or_ln180, %zext_ln180_7" [resnet50_0.cpp:404]   --->   Operation 271 'lshr' 'lshr_ln180_1' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_3)   --->   "%trunc_ln180_1 = trunc i216 %lshr_ln180_1 to i72" [resnet50_0.cpp:404]   --->   Operation 272 'trunc' 'trunc_ln180_1' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_3)   --->   "%tmp_362 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_1, i9 %select_ln303_1, i32 9, i32 17)" [resnet50_0.cpp:404]   --->   Operation 273 'partset' 'tmp_362' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln180_8 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 274 'zext' 'zext_ln180_8' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_1)   --->   "%shl_ln180_2 = shl i216 4722366482869645213695, %zext_ln180_8" [resnet50_0.cpp:404]   --->   Operation 275 'shl' 'shl_ln180_2' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_1)   --->   "%xor_ln180_1 = xor i216 %shl_ln180_2, -1" [resnet50_0.cpp:404]   --->   Operation 276 'xor' 'xor_ln180_1' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 277 [1/1] (1.52ns) (out node of the LUT)   --->   "%and_ln180_1 = and i216 %or_ln180, %xor_ln180_1" [resnet50_0.cpp:404]   --->   Operation 277 'and' 'and_ln180_1' <Predicate = (!icmp_ln395)> <Delay = 1.52> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_3)   --->   "%zext_ln180_9 = zext i72 %tmp_362 to i216" [resnet50_0.cpp:404]   --->   Operation 278 'zext' 'zext_ln180_9' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln180_3 = shl i216 %zext_ln180_9, %zext_ln180_8" [resnet50_0.cpp:404]   --->   Operation 279 'shl' 'shl_ln180_3' <Predicate = (!icmp_ln395)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [1/1] (0.37ns) (out node of the LUT)   --->   "%or_ln180_1 = or i216 %and_ln180_1, %shl_ln180_3" [resnet50_0.cpp:404]   --->   Operation 280 'or' 'or_ln180_1' <Predicate = (!icmp_ln395)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [1/2] (3.15ns)   --->   "%val_assign_2 = call fastcc float @roundf(float %tmp_2) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 281 'call' 'val_assign_2' <Predicate = (!icmp_ln395)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln705_2 = bitcast float %val_assign_2 to i32" [resnet50_0.cpp:404]   --->   Operation 282 'bitcast' 'bitcast_ln705_2' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln263_65 = trunc i32 %bitcast_ln705_2 to i31" [resnet50_0.cpp:404]   --->   Operation 283 'trunc' 'trunc_ln263_65' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_24_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_2, i32 23, i32 30)" [resnet50_0.cpp:404]   --->   Operation 284 'partselect' 'p_Result_24_2' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln266_65 = zext i8 %p_Result_24_2 to i9" [resnet50_0.cpp:404]   --->   Operation 285 'zext' 'zext_ln266_65' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%trunc_ln270_2 = trunc i32 %bitcast_ln705_2 to i23" [resnet50_0.cpp:404]   --->   Operation 286 'trunc' 'trunc_ln270_2' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln296_65 = trunc i32 %bitcast_ln705_2 to i9" [resnet50_0.cpp:404]   --->   Operation 287 'trunc' 'trunc_ln296_65' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%tmp_363 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_2)" [resnet50_0.cpp:404]   --->   Operation 288 'bitconcatenate' 'tmp_363' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (0.99ns)   --->   "%icmp_ln278_2 = icmp eq i31 %trunc_ln263_65, 0" [resnet50_0.cpp:404]   --->   Operation 289 'icmp' 'icmp_ln278_2' <Predicate = (!icmp_ln395)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 290 [1/1] (0.77ns)   --->   "%sub_ln281_65 = sub i9 150, %zext_ln266_65" [resnet50_0.cpp:404]   --->   Operation 290 'sub' 'sub_ln281_65' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%sext_ln281_65 = sext i9 %sub_ln281_65 to i24" [resnet50_0.cpp:404]   --->   Operation 291 'sext' 'sext_ln281_65' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 292 [1/1] (0.84ns)   --->   "%icmp_ln282_2 = icmp eq i8 %p_Result_24_2, -106" [resnet50_0.cpp:404]   --->   Operation 292 'icmp' 'icmp_ln282_2' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 293 [1/1] (0.88ns)   --->   "%icmp_ln284_2 = icmp sgt i9 %sub_ln281_65, 0" [resnet50_0.cpp:404]   --->   Operation 293 'icmp' 'icmp_ln284_2' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 294 [1/1] (0.88ns)   --->   "%icmp_ln285_2 = icmp slt i9 %sub_ln281_65, 25" [resnet50_0.cpp:404]   --->   Operation 294 'icmp' 'icmp_ln285_2' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 295 [1/1] (0.77ns)   --->   "%sub_ln294_65 = sub i9 0, %sub_ln281_65" [resnet50_0.cpp:404]   --->   Operation 295 'sub' 'sub_ln294_65' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln294_65 = trunc i9 %sub_ln294_65 to i8" [resnet50_0.cpp:404]   --->   Operation 296 'trunc' 'trunc_ln294_65' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.84ns)   --->   "%icmp_ln295_2 = icmp slt i8 %trunc_ln294_65, 9" [resnet50_0.cpp:404]   --->   Operation 297 'icmp' 'icmp_ln295_2' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_65)   --->   "%shl_ln297_2 = shl i9 %trunc_ln296_65, %sub_ln294_65" [resnet50_0.cpp:404]   --->   Operation 298 'shl' 'shl_ln297_2' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_65)   --->   "%select_ln295_65 = select i1 %icmp_ln295_2, i9 %shl_ln297_2, i9 0" [resnet50_0.cpp:404]   --->   Operation 299 'select' 'select_ln295_65' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%lshr_ln286_65 = lshr i24 %tmp_363, %sext_ln281_65" [resnet50_0.cpp:404]   --->   Operation 300 'lshr' 'lshr_ln286_65' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%trunc_ln286_65 = trunc i24 %lshr_ln286_65 to i9" [resnet50_0.cpp:404]   --->   Operation 301 'trunc' 'trunc_ln286_65' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_2, i32 31)" [resnet50_0.cpp:404]   --->   Operation 302 'bitselect' 'tmp_526' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%select_ln288_65 = select i1 %tmp_526, i9 -1, i9 0" [resnet50_0.cpp:404]   --->   Operation 303 'select' 'select_ln288_65' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 304 [1/1] (0.28ns)   --->   "%or_ln282_65 = or i1 %icmp_ln278_2, %icmp_ln282_2" [resnet50_0.cpp:404]   --->   Operation 304 'or' 'or_ln282_65' <Predicate = (!icmp_ln395)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%xor_ln282_65 = xor i1 %or_ln282_65, true" [resnet50_0.cpp:404]   --->   Operation 305 'xor' 'xor_ln282_65' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%and_ln285_131 = and i1 %icmp_ln285_2, %xor_ln282_65" [resnet50_0.cpp:404]   --->   Operation 306 'and' 'and_ln285_131' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_65)   --->   "%and_ln285_132 = and i1 %and_ln285_131, %icmp_ln284_2" [resnet50_0.cpp:404]   --->   Operation 307 'and' 'and_ln285_132' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 308 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_65 = select i1 %and_ln285_132, i9 %trunc_ln286_65, i9 %select_ln288_65" [resnet50_0.cpp:404]   --->   Operation 308 'select' 'select_ln285_65' <Predicate = (!icmp_ln395)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_65)   --->   "%select_ln278_65 = select i1 %icmp_ln278_2, i9 0, i9 %select_ln285_65" [resnet50_0.cpp:404]   --->   Operation 309 'select' 'select_ln278_65' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_65)   --->   "%xor_ln278_65 = xor i1 %icmp_ln278_2, true" [resnet50_0.cpp:404]   --->   Operation 310 'xor' 'xor_ln278_65' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_65)   --->   "%and_ln282_65 = and i1 %icmp_ln282_2, %xor_ln278_65" [resnet50_0.cpp:404]   --->   Operation 311 'and' 'and_ln282_65' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 312 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_65 = select i1 %and_ln282_65, i9 %trunc_ln296_65, i9 %select_ln278_65" [resnet50_0.cpp:404]   --->   Operation 312 'select' 'select_ln282_65' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_65)   --->   "%or_ln284_65 = or i1 %or_ln282_65, %icmp_ln284_2" [resnet50_0.cpp:404]   --->   Operation 313 'or' 'or_ln284_65' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_65 = select i1 %or_ln284_65, i9 %select_ln282_65, i9 %select_ln295_65" [resnet50_0.cpp:404]   --->   Operation 314 'select' 'select_ln284_65' <Predicate = (!icmp_ln395)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 315 [1/2] (3.15ns)   --->   "%val_assign_3 = call fastcc float @roundf(float %tmp_3) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 315 'call' 'val_assign_3' <Predicate = (!icmp_ln395)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 316 [1/2] (3.15ns)   --->   "%val_assign_4 = call fastcc float @roundf(float %tmp_4) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 316 'call' 'val_assign_4' <Predicate = (!icmp_ln395)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 317 [2/2] (1.23ns)   --->   "%val_assign_5 = call fastcc float @roundf(float %tmp_5) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 317 'call' 'val_assign_5' <Predicate = (!icmp_ln395)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 318 [2/2] (1.23ns)   --->   "%val_assign_6 = call fastcc float @roundf(float %tmp_6) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 318 'call' 'val_assign_6' <Predicate = (!icmp_ln395)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 319 [2/2] (1.23ns)   --->   "%val_assign_7 = call fastcc float @roundf(float %tmp_7) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 319 'call' 'val_assign_7' <Predicate = (!icmp_ln395)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.60>
ST_14 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_5)   --->   "%tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_2, i32 31)" [resnet50_0.cpp:404]   --->   Operation 320 'bitselect' 'tmp_525' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 321 [1/1] (0.77ns)   --->   "%sub_ln461_2 = sub i9 0, %select_ln284_65" [resnet50_0.cpp:404]   --->   Operation 321 'sub' 'sub_ln461_2' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_5)   --->   "%select_ln303_2 = select i1 %tmp_525, i9 %sub_ln461_2, i9 %select_ln284_65" [resnet50_0.cpp:404]   --->   Operation 322 'select' 'select_ln303_2' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_5)   --->   "%zext_ln180_10 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 323 'zext' 'zext_ln180_10' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_5)   --->   "%lshr_ln180_2 = lshr i216 %or_ln180_1, %zext_ln180_10" [resnet50_0.cpp:404]   --->   Operation 324 'lshr' 'lshr_ln180_2' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_5)   --->   "%trunc_ln180_2 = trunc i216 %lshr_ln180_2 to i72" [resnet50_0.cpp:404]   --->   Operation 325 'trunc' 'trunc_ln180_2' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_5)   --->   "%tmp_364 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_2, i9 %select_ln303_2, i32 18, i32 26)" [resnet50_0.cpp:404]   --->   Operation 326 'partset' 'tmp_364' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln180_11 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 327 'zext' 'zext_ln180_11' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_2)   --->   "%shl_ln180_4 = shl i216 4722366482869645213695, %zext_ln180_11" [resnet50_0.cpp:404]   --->   Operation 328 'shl' 'shl_ln180_4' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_2)   --->   "%xor_ln180_2 = xor i216 %shl_ln180_4, -1" [resnet50_0.cpp:404]   --->   Operation 329 'xor' 'xor_ln180_2' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/1] (1.52ns) (out node of the LUT)   --->   "%and_ln180_2 = and i216 %or_ln180_1, %xor_ln180_2" [resnet50_0.cpp:404]   --->   Operation 330 'and' 'and_ln180_2' <Predicate = (!icmp_ln395)> <Delay = 1.52> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_5)   --->   "%zext_ln180_12 = zext i72 %tmp_364 to i216" [resnet50_0.cpp:404]   --->   Operation 331 'zext' 'zext_ln180_12' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln180_5 = shl i216 %zext_ln180_12, %zext_ln180_11" [resnet50_0.cpp:404]   --->   Operation 332 'shl' 'shl_ln180_5' <Predicate = (!icmp_ln395)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (0.37ns) (out node of the LUT)   --->   "%or_ln180_2 = or i216 %and_ln180_2, %shl_ln180_5" [resnet50_0.cpp:404]   --->   Operation 333 'or' 'or_ln180_2' <Predicate = (!icmp_ln395)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln705_3 = bitcast float %val_assign_3 to i32" [resnet50_0.cpp:404]   --->   Operation 334 'bitcast' 'bitcast_ln705_3' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln263_66 = trunc i32 %bitcast_ln705_3 to i31" [resnet50_0.cpp:404]   --->   Operation 335 'trunc' 'trunc_ln263_66' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_7)   --->   "%tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_3, i32 31)" [resnet50_0.cpp:404]   --->   Operation 336 'bitselect' 'tmp_527' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%p_Result_24_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_3, i32 23, i32 30)" [resnet50_0.cpp:404]   --->   Operation 337 'partselect' 'p_Result_24_3' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln266_66 = zext i8 %p_Result_24_3 to i9" [resnet50_0.cpp:404]   --->   Operation 338 'zext' 'zext_ln266_66' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%trunc_ln270_3 = trunc i32 %bitcast_ln705_3 to i23" [resnet50_0.cpp:404]   --->   Operation 339 'trunc' 'trunc_ln270_3' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln296_66 = trunc i32 %bitcast_ln705_3 to i9" [resnet50_0.cpp:404]   --->   Operation 340 'trunc' 'trunc_ln296_66' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%tmp_365 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_3)" [resnet50_0.cpp:404]   --->   Operation 341 'bitconcatenate' 'tmp_365' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.99ns)   --->   "%icmp_ln278_3 = icmp eq i31 %trunc_ln263_66, 0" [resnet50_0.cpp:404]   --->   Operation 342 'icmp' 'icmp_ln278_3' <Predicate = (!icmp_ln395)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 343 [1/1] (0.77ns)   --->   "%sub_ln281_66 = sub i9 150, %zext_ln266_66" [resnet50_0.cpp:404]   --->   Operation 343 'sub' 'sub_ln281_66' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%sext_ln281_66 = sext i9 %sub_ln281_66 to i24" [resnet50_0.cpp:404]   --->   Operation 344 'sext' 'sext_ln281_66' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.84ns)   --->   "%icmp_ln282_3 = icmp eq i8 %p_Result_24_3, -106" [resnet50_0.cpp:404]   --->   Operation 345 'icmp' 'icmp_ln282_3' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [1/1] (0.88ns)   --->   "%icmp_ln284_3 = icmp sgt i9 %sub_ln281_66, 0" [resnet50_0.cpp:404]   --->   Operation 346 'icmp' 'icmp_ln284_3' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 347 [1/1] (0.88ns)   --->   "%icmp_ln285_3 = icmp slt i9 %sub_ln281_66, 25" [resnet50_0.cpp:404]   --->   Operation 347 'icmp' 'icmp_ln285_3' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 348 [1/1] (0.77ns)   --->   "%sub_ln294_66 = sub i9 0, %sub_ln281_66" [resnet50_0.cpp:404]   --->   Operation 348 'sub' 'sub_ln294_66' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln294_66 = trunc i9 %sub_ln294_66 to i8" [resnet50_0.cpp:404]   --->   Operation 349 'trunc' 'trunc_ln294_66' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.84ns)   --->   "%icmp_ln295_3 = icmp slt i8 %trunc_ln294_66, 9" [resnet50_0.cpp:404]   --->   Operation 350 'icmp' 'icmp_ln295_3' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_66)   --->   "%shl_ln297_3 = shl i9 %trunc_ln296_66, %sub_ln294_66" [resnet50_0.cpp:404]   --->   Operation 351 'shl' 'shl_ln297_3' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_66)   --->   "%select_ln295_66 = select i1 %icmp_ln295_3, i9 %shl_ln297_3, i9 0" [resnet50_0.cpp:404]   --->   Operation 352 'select' 'select_ln295_66' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%lshr_ln286_66 = lshr i24 %tmp_365, %sext_ln281_66" [resnet50_0.cpp:404]   --->   Operation 353 'lshr' 'lshr_ln286_66' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%trunc_ln286_66 = trunc i24 %lshr_ln286_66 to i9" [resnet50_0.cpp:404]   --->   Operation 354 'trunc' 'trunc_ln286_66' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_3, i32 31)" [resnet50_0.cpp:404]   --->   Operation 355 'bitselect' 'tmp_528' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%select_ln288_66 = select i1 %tmp_528, i9 -1, i9 0" [resnet50_0.cpp:404]   --->   Operation 356 'select' 'select_ln288_66' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 357 [1/1] (0.28ns)   --->   "%or_ln282_66 = or i1 %icmp_ln278_3, %icmp_ln282_3" [resnet50_0.cpp:404]   --->   Operation 357 'or' 'or_ln282_66' <Predicate = (!icmp_ln395)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%xor_ln282_66 = xor i1 %or_ln282_66, true" [resnet50_0.cpp:404]   --->   Operation 358 'xor' 'xor_ln282_66' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%and_ln285_133 = and i1 %icmp_ln285_3, %xor_ln282_66" [resnet50_0.cpp:404]   --->   Operation 359 'and' 'and_ln285_133' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_66)   --->   "%and_ln285_134 = and i1 %and_ln285_133, %icmp_ln284_3" [resnet50_0.cpp:404]   --->   Operation 360 'and' 'and_ln285_134' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_66 = select i1 %and_ln285_134, i9 %trunc_ln286_66, i9 %select_ln288_66" [resnet50_0.cpp:404]   --->   Operation 361 'select' 'select_ln285_66' <Predicate = (!icmp_ln395)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_66)   --->   "%select_ln278_66 = select i1 %icmp_ln278_3, i9 0, i9 %select_ln285_66" [resnet50_0.cpp:404]   --->   Operation 362 'select' 'select_ln278_66' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_66)   --->   "%xor_ln278_66 = xor i1 %icmp_ln278_3, true" [resnet50_0.cpp:404]   --->   Operation 363 'xor' 'xor_ln278_66' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_66)   --->   "%and_ln282_66 = and i1 %icmp_ln282_3, %xor_ln278_66" [resnet50_0.cpp:404]   --->   Operation 364 'and' 'and_ln282_66' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_66 = select i1 %and_ln282_66, i9 %trunc_ln296_66, i9 %select_ln278_66" [resnet50_0.cpp:404]   --->   Operation 365 'select' 'select_ln282_66' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_66)   --->   "%or_ln284_66 = or i1 %or_ln282_66, %icmp_ln284_3" [resnet50_0.cpp:404]   --->   Operation 366 'or' 'or_ln284_66' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 367 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_66 = select i1 %or_ln284_66, i9 %select_ln282_66, i9 %select_ln295_66" [resnet50_0.cpp:404]   --->   Operation 367 'select' 'select_ln284_66' <Predicate = (!icmp_ln395)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (0.77ns)   --->   "%sub_ln461_3 = sub i9 0, %select_ln284_66" [resnet50_0.cpp:404]   --->   Operation 368 'sub' 'sub_ln461_3' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_7)   --->   "%select_ln303_3 = select i1 %tmp_527, i9 %sub_ln461_3, i9 %select_ln284_66" [resnet50_0.cpp:404]   --->   Operation 369 'select' 'select_ln303_3' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_7)   --->   "%zext_ln180_13 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 370 'zext' 'zext_ln180_13' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_7)   --->   "%lshr_ln180_3 = lshr i216 %or_ln180_2, %zext_ln180_13" [resnet50_0.cpp:404]   --->   Operation 371 'lshr' 'lshr_ln180_3' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_7)   --->   "%trunc_ln180_3 = trunc i216 %lshr_ln180_3 to i72" [resnet50_0.cpp:404]   --->   Operation 372 'trunc' 'trunc_ln180_3' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_7)   --->   "%tmp_366 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_3, i9 %select_ln303_3, i32 27, i32 35)" [resnet50_0.cpp:404]   --->   Operation 373 'partset' 'tmp_366' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln180_14 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 374 'zext' 'zext_ln180_14' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_3)   --->   "%shl_ln180_6 = shl i216 4722366482869645213695, %zext_ln180_14" [resnet50_0.cpp:404]   --->   Operation 375 'shl' 'shl_ln180_6' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_3)   --->   "%xor_ln180_3 = xor i216 %shl_ln180_6, -1" [resnet50_0.cpp:404]   --->   Operation 376 'xor' 'xor_ln180_3' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 377 [1/1] (1.52ns) (out node of the LUT)   --->   "%and_ln180_3 = and i216 %or_ln180_2, %xor_ln180_3" [resnet50_0.cpp:404]   --->   Operation 377 'and' 'and_ln180_3' <Predicate = (!icmp_ln395)> <Delay = 1.52> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_7)   --->   "%zext_ln180_15 = zext i72 %tmp_366 to i216" [resnet50_0.cpp:404]   --->   Operation 378 'zext' 'zext_ln180_15' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln180_7 = shl i216 %zext_ln180_15, %zext_ln180_14" [resnet50_0.cpp:404]   --->   Operation 379 'shl' 'shl_ln180_7' <Predicate = (!icmp_ln395)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 380 [1/1] (0.37ns) (out node of the LUT)   --->   "%or_ln180_3 = or i216 %and_ln180_3, %shl_ln180_7" [resnet50_0.cpp:404]   --->   Operation 380 'or' 'or_ln180_3' <Predicate = (!icmp_ln395)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%bitcast_ln705_4 = bitcast float %val_assign_4 to i32" [resnet50_0.cpp:404]   --->   Operation 381 'bitcast' 'bitcast_ln705_4' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln263_67 = trunc i32 %bitcast_ln705_4 to i31" [resnet50_0.cpp:404]   --->   Operation 382 'trunc' 'trunc_ln263_67' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_9)   --->   "%tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_4, i32 31)" [resnet50_0.cpp:404]   --->   Operation 383 'bitselect' 'tmp_529' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_24_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_4, i32 23, i32 30)" [resnet50_0.cpp:404]   --->   Operation 384 'partselect' 'p_Result_24_4' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln266_67 = zext i8 %p_Result_24_4 to i9" [resnet50_0.cpp:404]   --->   Operation 385 'zext' 'zext_ln266_67' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%trunc_ln270_4 = trunc i32 %bitcast_ln705_4 to i23" [resnet50_0.cpp:404]   --->   Operation 386 'trunc' 'trunc_ln270_4' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln296_67 = trunc i32 %bitcast_ln705_4 to i9" [resnet50_0.cpp:404]   --->   Operation 387 'trunc' 'trunc_ln296_67' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%tmp_367 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_4)" [resnet50_0.cpp:404]   --->   Operation 388 'bitconcatenate' 'tmp_367' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.99ns)   --->   "%icmp_ln278_4 = icmp eq i31 %trunc_ln263_67, 0" [resnet50_0.cpp:404]   --->   Operation 389 'icmp' 'icmp_ln278_4' <Predicate = (!icmp_ln395)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 390 [1/1] (0.77ns)   --->   "%sub_ln281_67 = sub i9 150, %zext_ln266_67" [resnet50_0.cpp:404]   --->   Operation 390 'sub' 'sub_ln281_67' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%sext_ln281_67 = sext i9 %sub_ln281_67 to i24" [resnet50_0.cpp:404]   --->   Operation 391 'sext' 'sext_ln281_67' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.84ns)   --->   "%icmp_ln282_4 = icmp eq i8 %p_Result_24_4, -106" [resnet50_0.cpp:404]   --->   Operation 392 'icmp' 'icmp_ln282_4' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 393 [1/1] (0.88ns)   --->   "%icmp_ln284_4 = icmp sgt i9 %sub_ln281_67, 0" [resnet50_0.cpp:404]   --->   Operation 393 'icmp' 'icmp_ln284_4' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [1/1] (0.88ns)   --->   "%icmp_ln285_4 = icmp slt i9 %sub_ln281_67, 25" [resnet50_0.cpp:404]   --->   Operation 394 'icmp' 'icmp_ln285_4' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 395 [1/1] (0.77ns)   --->   "%sub_ln294_67 = sub i9 0, %sub_ln281_67" [resnet50_0.cpp:404]   --->   Operation 395 'sub' 'sub_ln294_67' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln294_67 = trunc i9 %sub_ln294_67 to i8" [resnet50_0.cpp:404]   --->   Operation 396 'trunc' 'trunc_ln294_67' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (0.84ns)   --->   "%icmp_ln295_4 = icmp slt i8 %trunc_ln294_67, 9" [resnet50_0.cpp:404]   --->   Operation 397 'icmp' 'icmp_ln295_4' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_67)   --->   "%shl_ln297_4 = shl i9 %trunc_ln296_67, %sub_ln294_67" [resnet50_0.cpp:404]   --->   Operation 398 'shl' 'shl_ln297_4' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_67)   --->   "%select_ln295_67 = select i1 %icmp_ln295_4, i9 %shl_ln297_4, i9 0" [resnet50_0.cpp:404]   --->   Operation 399 'select' 'select_ln295_67' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%lshr_ln286_67 = lshr i24 %tmp_367, %sext_ln281_67" [resnet50_0.cpp:404]   --->   Operation 400 'lshr' 'lshr_ln286_67' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%trunc_ln286_67 = trunc i24 %lshr_ln286_67 to i9" [resnet50_0.cpp:404]   --->   Operation 401 'trunc' 'trunc_ln286_67' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_4, i32 31)" [resnet50_0.cpp:404]   --->   Operation 402 'bitselect' 'tmp_530' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%select_ln288_67 = select i1 %tmp_530, i9 -1, i9 0" [resnet50_0.cpp:404]   --->   Operation 403 'select' 'select_ln288_67' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 404 [1/1] (0.28ns)   --->   "%or_ln282_67 = or i1 %icmp_ln278_4, %icmp_ln282_4" [resnet50_0.cpp:404]   --->   Operation 404 'or' 'or_ln282_67' <Predicate = (!icmp_ln395)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%xor_ln282_67 = xor i1 %or_ln282_67, true" [resnet50_0.cpp:404]   --->   Operation 405 'xor' 'xor_ln282_67' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%and_ln285_135 = and i1 %icmp_ln285_4, %xor_ln282_67" [resnet50_0.cpp:404]   --->   Operation 406 'and' 'and_ln285_135' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_67)   --->   "%and_ln285_136 = and i1 %and_ln285_135, %icmp_ln284_4" [resnet50_0.cpp:404]   --->   Operation 407 'and' 'and_ln285_136' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 408 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_67 = select i1 %and_ln285_136, i9 %trunc_ln286_67, i9 %select_ln288_67" [resnet50_0.cpp:404]   --->   Operation 408 'select' 'select_ln285_67' <Predicate = (!icmp_ln395)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_67)   --->   "%select_ln278_67 = select i1 %icmp_ln278_4, i9 0, i9 %select_ln285_67" [resnet50_0.cpp:404]   --->   Operation 409 'select' 'select_ln278_67' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_67)   --->   "%xor_ln278_67 = xor i1 %icmp_ln278_4, true" [resnet50_0.cpp:404]   --->   Operation 410 'xor' 'xor_ln278_67' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_67)   --->   "%and_ln282_67 = and i1 %icmp_ln282_4, %xor_ln278_67" [resnet50_0.cpp:404]   --->   Operation 411 'and' 'and_ln282_67' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 412 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_67 = select i1 %and_ln282_67, i9 %trunc_ln296_67, i9 %select_ln278_67" [resnet50_0.cpp:404]   --->   Operation 412 'select' 'select_ln282_67' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_67)   --->   "%or_ln284_67 = or i1 %or_ln282_67, %icmp_ln284_4" [resnet50_0.cpp:404]   --->   Operation 413 'or' 'or_ln284_67' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 414 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_67 = select i1 %or_ln284_67, i9 %select_ln282_67, i9 %select_ln295_67" [resnet50_0.cpp:404]   --->   Operation 414 'select' 'select_ln284_67' <Predicate = (!icmp_ln395)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 415 [1/1] (0.77ns)   --->   "%sub_ln461_4 = sub i9 0, %select_ln284_67" [resnet50_0.cpp:404]   --->   Operation 415 'sub' 'sub_ln461_4' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_9)   --->   "%select_ln303_4 = select i1 %tmp_529, i9 %sub_ln461_4, i9 %select_ln284_67" [resnet50_0.cpp:404]   --->   Operation 416 'select' 'select_ln303_4' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_9)   --->   "%zext_ln180_16 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 417 'zext' 'zext_ln180_16' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_9)   --->   "%lshr_ln180_4 = lshr i216 %or_ln180_3, %zext_ln180_16" [resnet50_0.cpp:404]   --->   Operation 418 'lshr' 'lshr_ln180_4' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_9)   --->   "%trunc_ln180_4 = trunc i216 %lshr_ln180_4 to i72" [resnet50_0.cpp:404]   --->   Operation 419 'trunc' 'trunc_ln180_4' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_9)   --->   "%tmp_368 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_4, i9 %select_ln303_4, i32 36, i32 44)" [resnet50_0.cpp:404]   --->   Operation 420 'partset' 'tmp_368' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln180_17 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 421 'zext' 'zext_ln180_17' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_4)   --->   "%shl_ln180_8 = shl i216 4722366482869645213695, %zext_ln180_17" [resnet50_0.cpp:404]   --->   Operation 422 'shl' 'shl_ln180_8' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_4)   --->   "%xor_ln180_4 = xor i216 %shl_ln180_8, -1" [resnet50_0.cpp:404]   --->   Operation 423 'xor' 'xor_ln180_4' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 424 [1/1] (1.52ns) (out node of the LUT)   --->   "%and_ln180_4 = and i216 %or_ln180_3, %xor_ln180_4" [resnet50_0.cpp:404]   --->   Operation 424 'and' 'and_ln180_4' <Predicate = (!icmp_ln395)> <Delay = 1.52> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_9)   --->   "%zext_ln180_18 = zext i72 %tmp_368 to i216" [resnet50_0.cpp:404]   --->   Operation 425 'zext' 'zext_ln180_18' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln180_9 = shl i216 %zext_ln180_18, %zext_ln180_17" [resnet50_0.cpp:404]   --->   Operation 426 'shl' 'shl_ln180_9' <Predicate = (!icmp_ln395)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 427 [1/1] (0.37ns) (out node of the LUT)   --->   "%or_ln180_4 = or i216 %and_ln180_4, %shl_ln180_9" [resnet50_0.cpp:404]   --->   Operation 427 'or' 'or_ln180_4' <Predicate = (!icmp_ln395)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/2] (3.15ns)   --->   "%val_assign_5 = call fastcc float @roundf(float %tmp_5) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 428 'call' 'val_assign_5' <Predicate = (!icmp_ln395)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%bitcast_ln705_5 = bitcast float %val_assign_5 to i32" [resnet50_0.cpp:404]   --->   Operation 429 'bitcast' 'bitcast_ln705_5' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln263_68 = trunc i32 %bitcast_ln705_5 to i31" [resnet50_0.cpp:404]   --->   Operation 430 'trunc' 'trunc_ln263_68' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%p_Result_24_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_5, i32 23, i32 30)" [resnet50_0.cpp:404]   --->   Operation 431 'partselect' 'p_Result_24_5' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln266_68 = zext i8 %p_Result_24_5 to i9" [resnet50_0.cpp:404]   --->   Operation 432 'zext' 'zext_ln266_68' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%trunc_ln270_5 = trunc i32 %bitcast_ln705_5 to i23" [resnet50_0.cpp:404]   --->   Operation 433 'trunc' 'trunc_ln270_5' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln296_68 = trunc i32 %bitcast_ln705_5 to i9" [resnet50_0.cpp:404]   --->   Operation 434 'trunc' 'trunc_ln296_68' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%tmp_370 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_5)" [resnet50_0.cpp:404]   --->   Operation 435 'bitconcatenate' 'tmp_370' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.99ns)   --->   "%icmp_ln278_5 = icmp eq i31 %trunc_ln263_68, 0" [resnet50_0.cpp:404]   --->   Operation 436 'icmp' 'icmp_ln278_5' <Predicate = (!icmp_ln395)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 437 [1/1] (0.77ns)   --->   "%sub_ln281_68 = sub i9 150, %zext_ln266_68" [resnet50_0.cpp:404]   --->   Operation 437 'sub' 'sub_ln281_68' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%sext_ln281_68 = sext i9 %sub_ln281_68 to i24" [resnet50_0.cpp:404]   --->   Operation 438 'sext' 'sext_ln281_68' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (0.84ns)   --->   "%icmp_ln282_5 = icmp eq i8 %p_Result_24_5, -106" [resnet50_0.cpp:404]   --->   Operation 439 'icmp' 'icmp_ln282_5' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 440 [1/1] (0.88ns)   --->   "%icmp_ln284_5 = icmp sgt i9 %sub_ln281_68, 0" [resnet50_0.cpp:404]   --->   Operation 440 'icmp' 'icmp_ln284_5' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 441 [1/1] (0.88ns)   --->   "%icmp_ln285_5 = icmp slt i9 %sub_ln281_68, 25" [resnet50_0.cpp:404]   --->   Operation 441 'icmp' 'icmp_ln285_5' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [1/1] (0.77ns)   --->   "%sub_ln294_68 = sub i9 0, %sub_ln281_68" [resnet50_0.cpp:404]   --->   Operation 442 'sub' 'sub_ln294_68' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln294_68 = trunc i9 %sub_ln294_68 to i8" [resnet50_0.cpp:404]   --->   Operation 443 'trunc' 'trunc_ln294_68' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.84ns)   --->   "%icmp_ln295_5 = icmp slt i8 %trunc_ln294_68, 9" [resnet50_0.cpp:404]   --->   Operation 444 'icmp' 'icmp_ln295_5' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_68)   --->   "%shl_ln297_5 = shl i9 %trunc_ln296_68, %sub_ln294_68" [resnet50_0.cpp:404]   --->   Operation 445 'shl' 'shl_ln297_5' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_68)   --->   "%select_ln295_68 = select i1 %icmp_ln295_5, i9 %shl_ln297_5, i9 0" [resnet50_0.cpp:404]   --->   Operation 446 'select' 'select_ln295_68' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%lshr_ln286_68 = lshr i24 %tmp_370, %sext_ln281_68" [resnet50_0.cpp:404]   --->   Operation 447 'lshr' 'lshr_ln286_68' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%trunc_ln286_68 = trunc i24 %lshr_ln286_68 to i9" [resnet50_0.cpp:404]   --->   Operation 448 'trunc' 'trunc_ln286_68' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_5, i32 31)" [resnet50_0.cpp:404]   --->   Operation 449 'bitselect' 'tmp_532' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%select_ln288_68 = select i1 %tmp_532, i9 -1, i9 0" [resnet50_0.cpp:404]   --->   Operation 450 'select' 'select_ln288_68' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 451 [1/1] (0.28ns)   --->   "%or_ln282_68 = or i1 %icmp_ln278_5, %icmp_ln282_5" [resnet50_0.cpp:404]   --->   Operation 451 'or' 'or_ln282_68' <Predicate = (!icmp_ln395)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%xor_ln282_68 = xor i1 %or_ln282_68, true" [resnet50_0.cpp:404]   --->   Operation 452 'xor' 'xor_ln282_68' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%and_ln285_137 = and i1 %icmp_ln285_5, %xor_ln282_68" [resnet50_0.cpp:404]   --->   Operation 453 'and' 'and_ln285_137' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_68)   --->   "%and_ln285_138 = and i1 %and_ln285_137, %icmp_ln284_5" [resnet50_0.cpp:404]   --->   Operation 454 'and' 'and_ln285_138' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 455 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_68 = select i1 %and_ln285_138, i9 %trunc_ln286_68, i9 %select_ln288_68" [resnet50_0.cpp:404]   --->   Operation 455 'select' 'select_ln285_68' <Predicate = (!icmp_ln395)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_68)   --->   "%select_ln278_68 = select i1 %icmp_ln278_5, i9 0, i9 %select_ln285_68" [resnet50_0.cpp:404]   --->   Operation 456 'select' 'select_ln278_68' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_68)   --->   "%xor_ln278_68 = xor i1 %icmp_ln278_5, true" [resnet50_0.cpp:404]   --->   Operation 457 'xor' 'xor_ln278_68' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_68)   --->   "%and_ln282_68 = and i1 %icmp_ln282_5, %xor_ln278_68" [resnet50_0.cpp:404]   --->   Operation 458 'and' 'and_ln282_68' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 459 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_68 = select i1 %and_ln282_68, i9 %trunc_ln296_68, i9 %select_ln278_68" [resnet50_0.cpp:404]   --->   Operation 459 'select' 'select_ln282_68' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_68)   --->   "%or_ln284_68 = or i1 %or_ln282_68, %icmp_ln284_5" [resnet50_0.cpp:404]   --->   Operation 460 'or' 'or_ln284_68' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 461 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_68 = select i1 %or_ln284_68, i9 %select_ln282_68, i9 %select_ln295_68" [resnet50_0.cpp:404]   --->   Operation 461 'select' 'select_ln284_68' <Predicate = (!icmp_ln395)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 462 [1/2] (3.15ns)   --->   "%val_assign_6 = call fastcc float @roundf(float %tmp_6) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 462 'call' 'val_assign_6' <Predicate = (!icmp_ln395)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln705_6 = bitcast float %val_assign_6 to i32" [resnet50_0.cpp:404]   --->   Operation 463 'bitcast' 'bitcast_ln705_6' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln263_69 = trunc i32 %bitcast_ln705_6 to i31" [resnet50_0.cpp:404]   --->   Operation 464 'trunc' 'trunc_ln263_69' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%p_Result_24_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_6, i32 23, i32 30)" [resnet50_0.cpp:404]   --->   Operation 465 'partselect' 'p_Result_24_6' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln266_69 = zext i8 %p_Result_24_6 to i9" [resnet50_0.cpp:404]   --->   Operation 466 'zext' 'zext_ln266_69' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%trunc_ln270_6 = trunc i32 %bitcast_ln705_6 to i23" [resnet50_0.cpp:404]   --->   Operation 467 'trunc' 'trunc_ln270_6' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%trunc_ln296_69 = trunc i32 %bitcast_ln705_6 to i9" [resnet50_0.cpp:404]   --->   Operation 468 'trunc' 'trunc_ln296_69' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%tmp_372 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_6)" [resnet50_0.cpp:404]   --->   Operation 469 'bitconcatenate' 'tmp_372' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (0.99ns)   --->   "%icmp_ln278_6 = icmp eq i31 %trunc_ln263_69, 0" [resnet50_0.cpp:404]   --->   Operation 470 'icmp' 'icmp_ln278_6' <Predicate = (!icmp_ln395)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 471 [1/1] (0.77ns)   --->   "%sub_ln281_69 = sub i9 150, %zext_ln266_69" [resnet50_0.cpp:404]   --->   Operation 471 'sub' 'sub_ln281_69' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%sext_ln281_69 = sext i9 %sub_ln281_69 to i24" [resnet50_0.cpp:404]   --->   Operation 472 'sext' 'sext_ln281_69' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 473 [1/1] (0.84ns)   --->   "%icmp_ln282_6 = icmp eq i8 %p_Result_24_6, -106" [resnet50_0.cpp:404]   --->   Operation 473 'icmp' 'icmp_ln282_6' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 474 [1/1] (0.88ns)   --->   "%icmp_ln284_6 = icmp sgt i9 %sub_ln281_69, 0" [resnet50_0.cpp:404]   --->   Operation 474 'icmp' 'icmp_ln284_6' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 475 [1/1] (0.88ns)   --->   "%icmp_ln285_6 = icmp slt i9 %sub_ln281_69, 25" [resnet50_0.cpp:404]   --->   Operation 475 'icmp' 'icmp_ln285_6' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 476 [1/1] (0.77ns)   --->   "%sub_ln294_69 = sub i9 0, %sub_ln281_69" [resnet50_0.cpp:404]   --->   Operation 476 'sub' 'sub_ln294_69' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln294_69 = trunc i9 %sub_ln294_69 to i8" [resnet50_0.cpp:404]   --->   Operation 477 'trunc' 'trunc_ln294_69' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 478 [1/1] (0.84ns)   --->   "%icmp_ln295_6 = icmp slt i8 %trunc_ln294_69, 9" [resnet50_0.cpp:404]   --->   Operation 478 'icmp' 'icmp_ln295_6' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_69)   --->   "%shl_ln297_6 = shl i9 %trunc_ln296_69, %sub_ln294_69" [resnet50_0.cpp:404]   --->   Operation 479 'shl' 'shl_ln297_6' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_69)   --->   "%select_ln295_69 = select i1 %icmp_ln295_6, i9 %shl_ln297_6, i9 0" [resnet50_0.cpp:404]   --->   Operation 480 'select' 'select_ln295_69' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%lshr_ln286_69 = lshr i24 %tmp_372, %sext_ln281_69" [resnet50_0.cpp:404]   --->   Operation 481 'lshr' 'lshr_ln286_69' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%trunc_ln286_69 = trunc i24 %lshr_ln286_69 to i9" [resnet50_0.cpp:404]   --->   Operation 482 'trunc' 'trunc_ln286_69' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_6, i32 31)" [resnet50_0.cpp:404]   --->   Operation 483 'bitselect' 'tmp_534' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_14 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%select_ln288_69 = select i1 %tmp_534, i9 -1, i9 0" [resnet50_0.cpp:404]   --->   Operation 484 'select' 'select_ln288_69' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 485 [1/1] (0.28ns)   --->   "%or_ln282_69 = or i1 %icmp_ln278_6, %icmp_ln282_6" [resnet50_0.cpp:404]   --->   Operation 485 'or' 'or_ln282_69' <Predicate = (!icmp_ln395)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%xor_ln282_69 = xor i1 %or_ln282_69, true" [resnet50_0.cpp:404]   --->   Operation 486 'xor' 'xor_ln282_69' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%and_ln285_139 = and i1 %icmp_ln285_6, %xor_ln282_69" [resnet50_0.cpp:404]   --->   Operation 487 'and' 'and_ln285_139' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_69)   --->   "%and_ln285_140 = and i1 %and_ln285_139, %icmp_ln284_6" [resnet50_0.cpp:404]   --->   Operation 488 'and' 'and_ln285_140' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 489 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_69 = select i1 %and_ln285_140, i9 %trunc_ln286_69, i9 %select_ln288_69" [resnet50_0.cpp:404]   --->   Operation 489 'select' 'select_ln285_69' <Predicate = (!icmp_ln395)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_69)   --->   "%select_ln278_69 = select i1 %icmp_ln278_6, i9 0, i9 %select_ln285_69" [resnet50_0.cpp:404]   --->   Operation 490 'select' 'select_ln278_69' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_69)   --->   "%xor_ln278_69 = xor i1 %icmp_ln278_6, true" [resnet50_0.cpp:404]   --->   Operation 491 'xor' 'xor_ln278_69' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_69)   --->   "%and_ln282_69 = and i1 %icmp_ln282_6, %xor_ln278_69" [resnet50_0.cpp:404]   --->   Operation 492 'and' 'and_ln282_69' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 493 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_69 = select i1 %and_ln282_69, i9 %trunc_ln296_69, i9 %select_ln278_69" [resnet50_0.cpp:404]   --->   Operation 493 'select' 'select_ln282_69' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_69)   --->   "%or_ln284_69 = or i1 %or_ln282_69, %icmp_ln284_6" [resnet50_0.cpp:404]   --->   Operation 494 'or' 'or_ln284_69' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 495 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_69 = select i1 %or_ln284_69, i9 %select_ln282_69, i9 %select_ln295_69" [resnet50_0.cpp:404]   --->   Operation 495 'select' 'select_ln284_69' <Predicate = (!icmp_ln395)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 496 [1/2] (3.15ns)   --->   "%val_assign_7 = call fastcc float @roundf(float %tmp_7) nounwind readnone" [resnet50_0.cpp:404]   --->   Operation 496 'call' 'val_assign_7' <Predicate = (!icmp_ln395)> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.93>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18816, i64 18816, i64 18816)"   --->   Operation 497 'speclooptripcount' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_358 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)" [resnet50_0.cpp:397]   --->   Operation 498 'specregionbegin' 'tmp_358' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_0.cpp:398]   --->   Operation 499 'specpipeline' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_11)   --->   "%tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_5, i32 31)" [resnet50_0.cpp:404]   --->   Operation 500 'bitselect' 'tmp_531' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.77ns)   --->   "%sub_ln461_5 = sub i9 0, %select_ln284_68" [resnet50_0.cpp:404]   --->   Operation 501 'sub' 'sub_ln461_5' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_11)   --->   "%select_ln303_5 = select i1 %tmp_531, i9 %sub_ln461_5, i9 %select_ln284_68" [resnet50_0.cpp:404]   --->   Operation 502 'select' 'select_ln303_5' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_11)   --->   "%zext_ln180_19 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 503 'zext' 'zext_ln180_19' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_11)   --->   "%lshr_ln180_5 = lshr i216 %or_ln180_4, %zext_ln180_19" [resnet50_0.cpp:404]   --->   Operation 504 'lshr' 'lshr_ln180_5' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_11)   --->   "%trunc_ln180_5 = trunc i216 %lshr_ln180_5 to i72" [resnet50_0.cpp:404]   --->   Operation 505 'trunc' 'trunc_ln180_5' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_11)   --->   "%tmp_371 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_5, i9 %select_ln303_5, i32 45, i32 53)" [resnet50_0.cpp:404]   --->   Operation 506 'partset' 'tmp_371' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln180_20 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 507 'zext' 'zext_ln180_20' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_5)   --->   "%shl_ln180_10 = shl i216 4722366482869645213695, %zext_ln180_20" [resnet50_0.cpp:404]   --->   Operation 508 'shl' 'shl_ln180_10' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_5)   --->   "%xor_ln180_5 = xor i216 %shl_ln180_10, -1" [resnet50_0.cpp:404]   --->   Operation 509 'xor' 'xor_ln180_5' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [1/1] (1.52ns) (out node of the LUT)   --->   "%and_ln180_5 = and i216 %or_ln180_4, %xor_ln180_5" [resnet50_0.cpp:404]   --->   Operation 510 'and' 'and_ln180_5' <Predicate = (!icmp_ln395)> <Delay = 1.52> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_11)   --->   "%zext_ln180_21 = zext i72 %tmp_371 to i216" [resnet50_0.cpp:404]   --->   Operation 511 'zext' 'zext_ln180_21' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 512 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln180_11 = shl i216 %zext_ln180_21, %zext_ln180_20" [resnet50_0.cpp:404]   --->   Operation 512 'shl' 'shl_ln180_11' <Predicate = (!icmp_ln395)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 513 [1/1] (0.37ns) (out node of the LUT)   --->   "%or_ln180_5 = or i216 %and_ln180_5, %shl_ln180_11" [resnet50_0.cpp:404]   --->   Operation 513 'or' 'or_ln180_5' <Predicate = (!icmp_ln395)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_13)   --->   "%tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_6, i32 31)" [resnet50_0.cpp:404]   --->   Operation 514 'bitselect' 'tmp_533' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.77ns)   --->   "%sub_ln461_6 = sub i9 0, %select_ln284_69" [resnet50_0.cpp:404]   --->   Operation 515 'sub' 'sub_ln461_6' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_13)   --->   "%select_ln303_6 = select i1 %tmp_533, i9 %sub_ln461_6, i9 %select_ln284_69" [resnet50_0.cpp:404]   --->   Operation 516 'select' 'select_ln303_6' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_13)   --->   "%zext_ln180_22 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 517 'zext' 'zext_ln180_22' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_13)   --->   "%lshr_ln180_6 = lshr i216 %or_ln180_5, %zext_ln180_22" [resnet50_0.cpp:404]   --->   Operation 518 'lshr' 'lshr_ln180_6' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_13)   --->   "%trunc_ln180_6 = trunc i216 %lshr_ln180_6 to i72" [resnet50_0.cpp:404]   --->   Operation 519 'trunc' 'trunc_ln180_6' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_13)   --->   "%tmp_373 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_6, i9 %select_ln303_6, i32 54, i32 62)" [resnet50_0.cpp:404]   --->   Operation 520 'partset' 'tmp_373' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln180_23 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 521 'zext' 'zext_ln180_23' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_6)   --->   "%shl_ln180_12 = shl i216 4722366482869645213695, %zext_ln180_23" [resnet50_0.cpp:404]   --->   Operation 522 'shl' 'shl_ln180_12' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_6)   --->   "%xor_ln180_6 = xor i216 %shl_ln180_12, -1" [resnet50_0.cpp:404]   --->   Operation 523 'xor' 'xor_ln180_6' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 524 [1/1] (1.52ns) (out node of the LUT)   --->   "%and_ln180_6 = and i216 %or_ln180_5, %xor_ln180_6" [resnet50_0.cpp:404]   --->   Operation 524 'and' 'and_ln180_6' <Predicate = (!icmp_ln395)> <Delay = 1.52> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_13)   --->   "%zext_ln180_24 = zext i72 %tmp_373 to i216" [resnet50_0.cpp:404]   --->   Operation 525 'zext' 'zext_ln180_24' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln180_13 = shl i216 %zext_ln180_24, %zext_ln180_23" [resnet50_0.cpp:404]   --->   Operation 526 'shl' 'shl_ln180_13' <Predicate = (!icmp_ln395)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 527 [1/1] (0.37ns) (out node of the LUT)   --->   "%or_ln180_6 = or i216 %and_ln180_6, %shl_ln180_13" [resnet50_0.cpp:404]   --->   Operation 527 'or' 'or_ln180_6' <Predicate = (!icmp_ln395)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 528 [1/1] (0.00ns)   --->   "%bitcast_ln705_7 = bitcast float %val_assign_7 to i32" [resnet50_0.cpp:404]   --->   Operation 528 'bitcast' 'bitcast_ln705_7' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln263_70 = trunc i32 %bitcast_ln705_7 to i31" [resnet50_0.cpp:404]   --->   Operation 529 'trunc' 'trunc_ln263_70' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_15)   --->   "%tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_7, i32 31)" [resnet50_0.cpp:404]   --->   Operation 530 'bitselect' 'tmp_535' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 531 [1/1] (0.00ns)   --->   "%p_Result_24_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln705_7, i32 23, i32 30)" [resnet50_0.cpp:404]   --->   Operation 531 'partselect' 'p_Result_24_7' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln266_70 = zext i8 %p_Result_24_7 to i9" [resnet50_0.cpp:404]   --->   Operation 532 'zext' 'zext_ln266_70' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%trunc_ln270_7 = trunc i32 %bitcast_ln705_7 to i23" [resnet50_0.cpp:404]   --->   Operation 533 'trunc' 'trunc_ln270_7' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln296_70 = trunc i32 %bitcast_ln705_7 to i9" [resnet50_0.cpp:404]   --->   Operation 534 'trunc' 'trunc_ln296_70' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%tmp_374 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_7)" [resnet50_0.cpp:404]   --->   Operation 535 'bitconcatenate' 'tmp_374' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 536 [1/1] (0.99ns)   --->   "%icmp_ln278_7 = icmp eq i31 %trunc_ln263_70, 0" [resnet50_0.cpp:404]   --->   Operation 536 'icmp' 'icmp_ln278_7' <Predicate = (!icmp_ln395)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 537 [1/1] (0.77ns)   --->   "%sub_ln281_70 = sub i9 150, %zext_ln266_70" [resnet50_0.cpp:404]   --->   Operation 537 'sub' 'sub_ln281_70' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%sext_ln281_70 = sext i9 %sub_ln281_70 to i24" [resnet50_0.cpp:404]   --->   Operation 538 'sext' 'sext_ln281_70' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 539 [1/1] (0.84ns)   --->   "%icmp_ln282_7 = icmp eq i8 %p_Result_24_7, -106" [resnet50_0.cpp:404]   --->   Operation 539 'icmp' 'icmp_ln282_7' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 540 [1/1] (0.88ns)   --->   "%icmp_ln284_7 = icmp sgt i9 %sub_ln281_70, 0" [resnet50_0.cpp:404]   --->   Operation 540 'icmp' 'icmp_ln284_7' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 541 [1/1] (0.88ns)   --->   "%icmp_ln285_7 = icmp slt i9 %sub_ln281_70, 25" [resnet50_0.cpp:404]   --->   Operation 541 'icmp' 'icmp_ln285_7' <Predicate = (!icmp_ln395)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 542 [1/1] (0.77ns)   --->   "%sub_ln294_70 = sub i9 0, %sub_ln281_70" [resnet50_0.cpp:404]   --->   Operation 542 'sub' 'sub_ln294_70' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln294_70 = trunc i9 %sub_ln294_70 to i8" [resnet50_0.cpp:404]   --->   Operation 543 'trunc' 'trunc_ln294_70' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 544 [1/1] (0.84ns)   --->   "%icmp_ln295_7 = icmp slt i8 %trunc_ln294_70, 9" [resnet50_0.cpp:404]   --->   Operation 544 'icmp' 'icmp_ln295_7' <Predicate = (!icmp_ln395)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_70)   --->   "%shl_ln297_7 = shl i9 %trunc_ln296_70, %sub_ln294_70" [resnet50_0.cpp:404]   --->   Operation 545 'shl' 'shl_ln297_7' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_70)   --->   "%select_ln295_70 = select i1 %icmp_ln295_7, i9 %shl_ln297_7, i9 0" [resnet50_0.cpp:404]   --->   Operation 546 'select' 'select_ln295_70' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%lshr_ln286_70 = lshr i24 %tmp_374, %sext_ln281_70" [resnet50_0.cpp:404]   --->   Operation 547 'lshr' 'lshr_ln286_70' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%trunc_ln286_70 = trunc i24 %lshr_ln286_70 to i9" [resnet50_0.cpp:404]   --->   Operation 548 'trunc' 'trunc_ln286_70' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln705_7, i32 31)" [resnet50_0.cpp:404]   --->   Operation 549 'bitselect' 'tmp_536' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%select_ln288_70 = select i1 %tmp_536, i9 -1, i9 0" [resnet50_0.cpp:404]   --->   Operation 550 'select' 'select_ln288_70' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 551 [1/1] (0.28ns)   --->   "%or_ln282_70 = or i1 %icmp_ln278_7, %icmp_ln282_7" [resnet50_0.cpp:404]   --->   Operation 551 'or' 'or_ln282_70' <Predicate = (!icmp_ln395)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%xor_ln282_70 = xor i1 %or_ln282_70, true" [resnet50_0.cpp:404]   --->   Operation 552 'xor' 'xor_ln282_70' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%and_ln285_141 = and i1 %icmp_ln285_7, %xor_ln282_70" [resnet50_0.cpp:404]   --->   Operation 553 'and' 'and_ln285_141' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_70)   --->   "%and_ln285_142 = and i1 %and_ln285_141, %icmp_ln284_7" [resnet50_0.cpp:404]   --->   Operation 554 'and' 'and_ln285_142' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 555 [1/1] (1.15ns) (out node of the LUT)   --->   "%select_ln285_70 = select i1 %and_ln285_142, i9 %trunc_ln286_70, i9 %select_ln288_70" [resnet50_0.cpp:404]   --->   Operation 555 'select' 'select_ln285_70' <Predicate = (!icmp_ln395)> <Delay = 1.15> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_70)   --->   "%select_ln278_70 = select i1 %icmp_ln278_7, i9 0, i9 %select_ln285_70" [resnet50_0.cpp:404]   --->   Operation 556 'select' 'select_ln278_70' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_70)   --->   "%xor_ln278_70 = xor i1 %icmp_ln278_7, true" [resnet50_0.cpp:404]   --->   Operation 557 'xor' 'xor_ln278_70' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_70)   --->   "%and_ln282_70 = and i1 %icmp_ln282_7, %xor_ln278_70" [resnet50_0.cpp:404]   --->   Operation 558 'and' 'and_ln282_70' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 559 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln282_70 = select i1 %and_ln282_70, i9 %trunc_ln296_70, i9 %select_ln278_70" [resnet50_0.cpp:404]   --->   Operation 559 'select' 'select_ln282_70' <Predicate = (!icmp_ln395)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln284_70)   --->   "%or_ln284_70 = or i1 %or_ln282_70, %icmp_ln284_7" [resnet50_0.cpp:404]   --->   Operation 560 'or' 'or_ln284_70' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 561 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln284_70 = select i1 %or_ln284_70, i9 %select_ln282_70, i9 %select_ln295_70" [resnet50_0.cpp:404]   --->   Operation 561 'select' 'select_ln284_70' <Predicate = (!icmp_ln395)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 562 [1/1] (0.77ns)   --->   "%sub_ln461_7 = sub i9 0, %select_ln284_70" [resnet50_0.cpp:404]   --->   Operation 562 'sub' 'sub_ln461_7' <Predicate = (!icmp_ln395)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_15)   --->   "%select_ln303_7 = select i1 %tmp_535, i9 %sub_ln461_7, i9 %select_ln284_70" [resnet50_0.cpp:404]   --->   Operation 563 'select' 'select_ln303_7' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_15)   --->   "%zext_ln180_25 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 564 'zext' 'zext_ln180_25' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_15)   --->   "%lshr_ln180_7 = lshr i216 %or_ln180_6, %zext_ln180_25" [resnet50_0.cpp:404]   --->   Operation 565 'lshr' 'lshr_ln180_7' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_15)   --->   "%trunc_ln180_7 = trunc i216 %lshr_ln180_7 to i72" [resnet50_0.cpp:404]   --->   Operation 566 'trunc' 'trunc_ln180_7' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_15)   --->   "%tmp_375 = call i72 @_ssdm_op_PartSet.i72.i72.i9.i32.i32(i72 %trunc_ln180_7, i9 %select_ln303_7, i32 63, i32 71)" [resnet50_0.cpp:404]   --->   Operation 567 'partset' 'tmp_375' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln180_26 = zext i8 %select_ln399_2 to i216" [resnet50_0.cpp:404]   --->   Operation 568 'zext' 'zext_ln180_26' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_7)   --->   "%shl_ln180_14 = shl i216 4722366482869645213695, %zext_ln180_26" [resnet50_0.cpp:404]   --->   Operation 569 'shl' 'shl_ln180_14' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln180_7)   --->   "%xor_ln180_7 = xor i216 %shl_ln180_14, -1" [resnet50_0.cpp:404]   --->   Operation 570 'xor' 'xor_ln180_7' <Predicate = (!icmp_ln395)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 571 [1/1] (1.52ns) (out node of the LUT)   --->   "%and_ln180_7 = and i216 %or_ln180_6, %xor_ln180_7" [resnet50_0.cpp:404]   --->   Operation 571 'and' 'and_ln180_7' <Predicate = (!icmp_ln395)> <Delay = 1.52> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node shl_ln180_15)   --->   "%zext_ln180_27 = zext i72 %tmp_375 to i216" [resnet50_0.cpp:404]   --->   Operation 572 'zext' 'zext_ln180_27' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 573 [1/1] (1.53ns) (out node of the LUT)   --->   "%shl_ln180_15 = shl i216 %zext_ln180_27, %zext_ln180_26" [resnet50_0.cpp:404]   --->   Operation 573 'shl' 'shl_ln180_15' <Predicate = (!icmp_ln395)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 574 [1/1] (0.37ns) (out node of the LUT)   --->   "%or_ln180_7 = or i216 %and_ln180_7, %shl_ln180_15" [resnet50_0.cpp:404]   --->   Operation 574 'or' 'or_ln180_7' <Predicate = (!icmp_ln395)> <Delay = 0.37> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 575 [1/1] (1.23ns)   --->   "store i216 %or_ln180_7, i216* %inbuf_V_addr, align 16" [resnet50_0.cpp:404]   --->   Operation 575 'store' <Predicate = (!icmp_ln395)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_15 : Operation 576 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp_358)" [resnet50_0.cpp:406]   --->   Operation 576 'specregionend' 'empty' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_15 : Operation 577 [1/1] (0.00ns)   --->   "br label %.preheader137" [resnet50_0.cpp:397]   --->   Operation 577 'br' <Predicate = (!icmp_ln395)> <Delay = 0.00>

State 16 <SV = 3> <Delay = 0.00>
ST_16 : Operation 578 [1/1] (0.00ns)   --->   "%p_0106_1 = alloca i169"   --->   Operation 578 'alloca' 'p_0106_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 579 [2/2] (0.00ns)   --->   "call fastcc void @conv1([6272 x i216]* @inbuf_V, [25088 x i288]* @buf1_V)"   --->   Operation 579 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 4> <Delay = 0.00>
ST_17 : Operation 580 [1/2] (0.00ns)   --->   "call fastcc void @conv1([6272 x i216]* @inbuf_V, [25088 x i288]* @buf1_V)"   --->   Operation 580 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 5> <Delay = 0.00>
ST_18 : Operation 581 [2/2] (0.00ns)   --->   "call fastcc void @maxpool()"   --->   Operation 581 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 6> <Delay = 0.00>
ST_19 : Operation 582 [1/2] (0.00ns)   --->   "call fastcc void @maxpool()"   --->   Operation 582 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 7> <Delay = 6.85>
ST_20 : Operation 583 [2/2] (6.85ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 0)"   --->   Operation 583 'call' <Predicate = true> <Delay = 6.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 8> <Delay = 0.00>
ST_21 : Operation 584 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 0)"   --->   Operation 584 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 9> <Delay = 6.85>
ST_22 : Operation 585 [2/2] (6.85ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 1, i5 2, i4 1, i1 false, i19 18432)"   --->   Operation 585 'call' <Predicate = true> <Delay = 6.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 10> <Delay = 0.00>
ST_23 : Operation 586 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 1, i5 2, i4 1, i1 false, i19 18432)"   --->   Operation 586 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 11> <Delay = 6.85>
ST_24 : Operation 587 [2/2] (6.85ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, i128* %ddr_V, i4 1, i5 2, i4 3, i1 true, i19 23040)"   --->   Operation 587 'call' <Predicate = true> <Delay = 6.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 12> <Delay = 0.00>
ST_25 : Operation 588 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, i128* %ddr_V, i4 1, i5 2, i4 3, i1 true, i19 23040)"   --->   Operation 588 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 13> <Delay = 6.85>
ST_26 : Operation 589 [2/2] (6.85ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 60416)"   --->   Operation 589 'call' <Predicate = true> <Delay = 6.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 14> <Delay = 0.00>
ST_27 : Operation 590 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 60416)"   --->   Operation 590 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 15> <Delay = 0.65>
ST_28 : Operation 591 [2/2] (0.65ns)   --->   "call fastcc void @add([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, float 0x3FEDD8F240000000, float 0x3FE2B3C220000000)"   --->   Operation 591 'call' <Predicate = true> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 16> <Delay = 0.00>
ST_29 : Operation 592 [1/2] (0.00ns)   --->   "call fastcc void @add([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, [25088 x i288]* @buf0_V, float 0x3FEDD8F240000000, float 0x3FE2B3C220000000)"   --->   Operation 592 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 17> <Delay = 6.85>
ST_30 : Operation 593 [2/2] (6.85ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 1, i5 8, i4 1, i1 false, i19 78848)"   --->   Operation 593 'call' <Predicate = true> <Delay = 6.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 18> <Delay = 0.00>
ST_31 : Operation 594 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 1, i5 8, i4 1, i1 false, i19 78848)"   --->   Operation 594 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 19> <Delay = 6.85>
ST_32 : Operation 595 [2/2] (6.85ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 1, i5 2, i4 3, i1 true, i19 95744)"   --->   Operation 595 'call' <Predicate = true> <Delay = 6.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 20> <Delay = 0.00>
ST_33 : Operation 596 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, i128* %ddr_V, i4 1, i5 2, i4 3, i1 true, i19 95744)"   --->   Operation 596 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 21> <Delay = 6.85>
ST_34 : Operation 597 [2/2] (6.85ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 133120)"   --->   Operation 597 'call' <Predicate = true> <Delay = 6.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 22> <Delay = 0.00>
ST_35 : Operation 598 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([25088 x i288]* @buf2_V, [25088 x i288]* @buf1_V, i128* %ddr_V, i4 4, i5 2, i4 1, i1 false, i19 133120)"   --->   Operation 598 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 23> <Delay = 0.65>
ST_36 : Operation 599 [2/2] (0.65ns)   --->   "call fastcc void @add([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, float 0x3FF884C520000000, float 0x3FE687A0C0000000)"   --->   Operation 599 'call' <Predicate = true> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 24> <Delay = 0.65>
ST_37 : Operation 600 [1/2] (0.00ns)   --->   "call fastcc void @add([25088 x i288]* @buf0_V, [25088 x i288]* @buf1_V, [25088 x i288]* @buf2_V, float 0x3FF884C520000000, float 0x3FE687A0C0000000)"   --->   Operation 600 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 601 [1/1] (0.65ns)   --->   "br label %.preheader" [resnet50_0.cpp:425]   --->   Operation 601 'br' <Predicate = true> <Delay = 0.65>

State 38 <SV = 25> <Delay = 2.37>
ST_38 : Operation 602 [1/1] (0.00ns)   --->   "%indvar_flatten55 = phi i16 [ 0, %0 ], [ %add_ln425, %hls_label_28 ]" [resnet50_0.cpp:425]   --->   Operation 602 'phi' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 603 [1/1] (0.00ns)   --->   "%s_0 = phi i15 [ 0, %0 ], [ %select_ln431_1, %hls_label_28 ]" [resnet50_0.cpp:431]   --->   Operation 603 'phi' 's_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 604 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %hls_label_28 ]"   --->   Operation 604 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 605 [1/1] (1.10ns)   --->   "%icmp_ln425 = icmp eq i16 %indvar_flatten55, -15360" [resnet50_0.cpp:425]   --->   Operation 605 'icmp' 'icmp_ln425' <Predicate = true> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 606 [1/1] (0.85ns)   --->   "%add_ln425 = add i16 %indvar_flatten55, 1" [resnet50_0.cpp:425]   --->   Operation 606 'add' 'add_ln425' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 607 [1/1] (0.00ns)   --->   "br i1 %icmp_ln425, label %1, label %hls_label_28" [resnet50_0.cpp:425]   --->   Operation 607 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 608 [1/1] (0.84ns)   --->   "%s = add i15 %s_0, 1" [resnet50_0.cpp:425]   --->   Operation 608 'add' 's' <Predicate = (!icmp_ln425)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 609 [1/1] (0.44ns)   --->   "%icmp_ln426 = icmp eq i2 %i_0, -2" [resnet50_0.cpp:426]   --->   Operation 609 'icmp' 'icmp_ln426' <Predicate = (!icmp_ln425)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 610 [1/1] (0.17ns)   --->   "%select_ln431 = select i1 %icmp_ln426, i2 0, i2 %i_0" [resnet50_0.cpp:431]   --->   Operation 610 'select' 'select_ln431' <Predicate = (!icmp_ln425)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 611 [1/1] (0.29ns)   --->   "%select_ln431_1 = select i1 %icmp_ln426, i15 %s, i15 %s_0" [resnet50_0.cpp:431]   --->   Operation 611 'select' 'select_ln431_1' <Predicate = (!icmp_ln425)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln431 = zext i15 %select_ln431_1 to i64" [resnet50_0.cpp:431]   --->   Operation 612 'zext' 'zext_ln431' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_38 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i2 %select_ln431 to i1" [resnet50_0.cpp:431]   --->   Operation 613 'trunc' 'trunc_ln214' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_38 : Operation 614 [1/1] (0.00ns)   --->   "%buf2_V_addr = getelementptr [25088 x i288]* @buf2_V, i64 0, i64 %zext_ln431" [resnet50_0.cpp:431]   --->   Operation 614 'getelementptr' 'buf2_V_addr' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_38 : Operation 615 [2/2] (1.23ns)   --->   "%buf2_V_load = load i288* %buf2_V_addr, align 8" [resnet50_0.cpp:431]   --->   Operation 615 'load' 'buf2_V_load' <Predicate = (!icmp_ln425)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_38 : Operation 616 [1/1] (0.54ns)   --->   "%i = add i2 %select_ln431, 1" [resnet50_0.cpp:426]   --->   Operation 616 'add' 'i' <Predicate = (!icmp_ln425)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 26> <Delay = 4.02>
ST_39 : Operation 617 [1/1] (0.00ns)   --->   "%p_0106_1_load = load i169* %p_0106_1" [resnet50_0.cpp:432]   --->   Operation 617 'load' 'p_0106_1_load' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 618 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln214, i4 0)" [resnet50_0.cpp:431]   --->   Operation 618 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 619 [1/2] (1.23ns)   --->   "%buf2_V_load = load i288* %buf2_V_addr, align 8" [resnet50_0.cpp:431]   --->   Operation 619 'load' 'buf2_V_load' <Predicate = (!icmp_ln425)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 25088> <RAM>
ST_39 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_376 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i1.i4(i1 %trunc_ln214, i2 0, i1 %trunc_ln214, i4 0)" [resnet50_0.cpp:431]   --->   Operation 620 'bitconcatenate' 'tmp_376' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 621 [1/1] (0.00ns)   --->   "%empty_45 = or i8 %tmp_376, 8" [resnet50_0.cpp:431]   --->   Operation 621 'or' 'empty_45' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 622 [1/1] (0.84ns)   --->   "%icmp_ln214 = icmp ugt i8 %tmp_376, %empty_45" [resnet50_0.cpp:431]   --->   Operation 622 'icmp' 'icmp_ln214' <Predicate = (!icmp_ln425)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i8 %tmp_376 to i9" [resnet50_0.cpp:431]   --->   Operation 623 'zext' 'zext_ln214' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i8 %empty_45 to i9" [resnet50_0.cpp:431]   --->   Operation 624 'zext' 'zext_ln214_1' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%tmp_537 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)" [resnet50_0.cpp:431]   --->   Operation 625 'partselect' 'tmp_537' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 626 [1/1] (0.76ns)   --->   "%sub_ln214 = sub i9 %zext_ln214, %zext_ln214_1" [resnet50_0.cpp:431]   --->   Operation 626 'sub' 'sub_ln214' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 627 [1/1] (0.77ns)   --->   "%sub_ln214_1 = sub i9 -225, %zext_ln214" [resnet50_0.cpp:431]   --->   Operation 627 'sub' 'sub_ln214_1' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 628 [1/1] (0.76ns)   --->   "%sub_ln214_2 = sub i9 %zext_ln214_1, %zext_ln214" [resnet50_0.cpp:431]   --->   Operation 628 'sub' 'sub_ln214_2' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_3)   --->   "%select_ln214 = select i1 %icmp_ln214, i9 %sub_ln214, i9 %sub_ln214_2" [resnet50_0.cpp:431]   --->   Operation 629 'select' 'select_ln214' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%select_ln214_1 = select i1 %icmp_ln214, i288 %tmp_537, i288 %buf2_V_load" [resnet50_0.cpp:431]   --->   Operation 630 'select' 'select_ln214_1' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%select_ln214_2 = select i1 %icmp_ln214, i9 %sub_ln214_1, i9 %zext_ln214" [resnet50_0.cpp:431]   --->   Operation 631 'select' 'select_ln214_2' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 632 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_3 = sub i9 -225, %select_ln214" [resnet50_0.cpp:431]   --->   Operation 632 'sub' 'sub_ln214_3' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%zext_ln214_2 = zext i9 %select_ln214_2 to i288" [resnet50_0.cpp:431]   --->   Operation 633 'zext' 'zext_ln214_2' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node and_ln214)   --->   "%zext_ln214_3 = zext i9 %sub_ln214_3 to i288" [resnet50_0.cpp:431]   --->   Operation 634 'zext' 'zext_ln214_3' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 635 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214 = lshr i288 %select_ln214_1, %zext_ln214_2" [resnet50_0.cpp:431]   --->   Operation 635 'lshr' 'lshr_ln214' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln214)   --->   "%lshr_ln214_1 = lshr i288 -1, %zext_ln214_3" [resnet50_0.cpp:431]   --->   Operation 636 'lshr' 'lshr_ln214_1' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 637 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214 = and i288 %lshr_ln214, %lshr_ln214_1" [resnet50_0.cpp:431]   --->   Operation 637 'and' 'and_ln214' <Predicate = (!icmp_ln425)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i288 %and_ln214 to i8" [resnet50_0.cpp:431]   --->   Operation 638 'trunc' 'trunc_ln214_1' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 639 [1/1] (0.00ns)   --->   "%or_ln214 = or i5 %shl_ln2, 1" [resnet50_0.cpp:431]   --->   Operation 639 'or' 'or_ln214' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 640 [1/1] (0.00ns)   --->   "%empty_46 = or i5 %shl_ln2, 9" [resnet50_0.cpp:431]   --->   Operation 640 'or' 'empty_46' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_377 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214, i32 2, i32 4)" [resnet50_0.cpp:431]   --->   Operation 641 'partselect' 'tmp_377' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_378 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_377, i5 %empty_46)" [resnet50_0.cpp:431]   --->   Operation 642 'bitconcatenate' 'tmp_378' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 643 [1/1] (0.00ns)   --->   "%p_cast164 = zext i8 %tmp_378 to i10" [resnet50_0.cpp:431]   --->   Operation 643 'zext' 'p_cast164' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 644 [1/1] (0.00ns)   --->   "%p_cast163 = zext i8 %tmp_378 to i9" [resnet50_0.cpp:431]   --->   Operation 644 'zext' 'p_cast163' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 645 [1/1] (0.76ns)   --->   "%empty_47 = add i9 %p_cast163, 8" [resnet50_0.cpp:431]   --->   Operation 645 'add' 'empty_47' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 646 [1/1] (0.00ns)   --->   "%p_cast162 = zext i9 %empty_47 to i10" [resnet50_0.cpp:431]   --->   Operation 646 'zext' 'p_cast162' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 647 [1/1] (0.88ns)   --->   "%icmp_ln214_1 = icmp ugt i10 %p_cast164, %p_cast162" [resnet50_0.cpp:431]   --->   Operation 647 'icmp' 'icmp_ln214_1' <Predicate = (!icmp_ln425)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln214_4 = zext i8 %tmp_378 to i9" [resnet50_0.cpp:431]   --->   Operation 648 'zext' 'zext_ln214_4' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%tmp_538 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)" [resnet50_0.cpp:431]   --->   Operation 649 'partselect' 'tmp_538' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 650 [1/1] (0.77ns)   --->   "%sub_ln214_4 = sub i9 %zext_ln214_4, %empty_47" [resnet50_0.cpp:431]   --->   Operation 650 'sub' 'sub_ln214_4' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 651 [1/1] (0.77ns)   --->   "%sub_ln214_5 = sub i9 -225, %zext_ln214_4" [resnet50_0.cpp:431]   --->   Operation 651 'sub' 'sub_ln214_5' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 652 [1/1] (0.77ns)   --->   "%sub_ln214_6 = sub i9 %empty_47, %zext_ln214_4" [resnet50_0.cpp:431]   --->   Operation 652 'sub' 'sub_ln214_6' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_7)   --->   "%select_ln214_3 = select i1 %icmp_ln214_1, i9 %sub_ln214_4, i9 %sub_ln214_6" [resnet50_0.cpp:431]   --->   Operation 653 'select' 'select_ln214_3' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%select_ln214_4 = select i1 %icmp_ln214_1, i288 %tmp_538, i288 %buf2_V_load" [resnet50_0.cpp:431]   --->   Operation 654 'select' 'select_ln214_4' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%select_ln214_5 = select i1 %icmp_ln214_1, i9 %sub_ln214_5, i9 %zext_ln214_4" [resnet50_0.cpp:431]   --->   Operation 655 'select' 'select_ln214_5' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 656 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_7 = sub i9 -225, %select_ln214_3" [resnet50_0.cpp:431]   --->   Operation 656 'sub' 'sub_ln214_7' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%zext_ln214_5 = zext i9 %select_ln214_5 to i288" [resnet50_0.cpp:431]   --->   Operation 657 'zext' 'zext_ln214_5' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_1)   --->   "%zext_ln214_6 = zext i9 %sub_ln214_7 to i288" [resnet50_0.cpp:431]   --->   Operation 658 'zext' 'zext_ln214_6' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 659 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_2 = lshr i288 %select_ln214_4, %zext_ln214_5" [resnet50_0.cpp:431]   --->   Operation 659 'lshr' 'lshr_ln214_2' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_1)   --->   "%lshr_ln214_3 = lshr i288 -1, %zext_ln214_6" [resnet50_0.cpp:431]   --->   Operation 660 'lshr' 'lshr_ln214_3' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 661 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_1 = and i288 %lshr_ln214_2, %lshr_ln214_3" [resnet50_0.cpp:431]   --->   Operation 661 'and' 'and_ln214_1' <Predicate = (!icmp_ln425)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln214_2 = trunc i288 %and_ln214_1 to i8" [resnet50_0.cpp:431]   --->   Operation 662 'trunc' 'trunc_ln214_2' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 663 [1/1] (0.00ns)   --->   "%or_ln214_1 = or i5 %shl_ln2, 2" [resnet50_0.cpp:431]   --->   Operation 663 'or' 'or_ln214_1' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln214_2_cast161 = zext i5 %or_ln214_1 to i9" [resnet50_0.cpp:431]   --->   Operation 664 'zext' 'zext_ln214_2_cast161' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 665 [1/1] (0.00ns)   --->   "%p_shl3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_1, i3 0)" [resnet50_0.cpp:431]   --->   Operation 665 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 666 [1/1] (0.00ns)   --->   "%p_shl118_cast = zext i8 %p_shl3 to i9" [resnet50_0.cpp:431]   --->   Operation 666 'zext' 'p_shl118_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 667 [1/1] (0.76ns)   --->   "%empty_48 = add i9 %zext_ln214_2_cast161, %p_shl118_cast" [resnet50_0.cpp:431]   --->   Operation 667 'add' 'empty_48' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 668 [1/1] (0.00ns)   --->   "%empty_49 = or i9 %empty_48, 8" [resnet50_0.cpp:431]   --->   Operation 668 'or' 'empty_49' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 669 [1/1] (0.88ns)   --->   "%icmp_ln214_2 = icmp ugt i9 %empty_48, %empty_49" [resnet50_0.cpp:431]   --->   Operation 669 'icmp' 'icmp_ln214_2' <Predicate = (!icmp_ln425)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%tmp_539 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)" [resnet50_0.cpp:431]   --->   Operation 670 'partselect' 'tmp_539' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 671 [1/1] (0.77ns)   --->   "%sub_ln214_8 = sub i9 %empty_48, %empty_49" [resnet50_0.cpp:431]   --->   Operation 671 'sub' 'sub_ln214_8' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 672 [1/1] (0.77ns)   --->   "%sub_ln214_9 = sub i9 -225, %empty_48" [resnet50_0.cpp:431]   --->   Operation 672 'sub' 'sub_ln214_9' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 673 [1/1] (0.77ns)   --->   "%sub_ln214_10 = sub i9 %empty_49, %empty_48" [resnet50_0.cpp:431]   --->   Operation 673 'sub' 'sub_ln214_10' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_11)   --->   "%select_ln214_6 = select i1 %icmp_ln214_2, i9 %sub_ln214_8, i9 %sub_ln214_10" [resnet50_0.cpp:431]   --->   Operation 674 'select' 'select_ln214_6' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%select_ln214_7 = select i1 %icmp_ln214_2, i288 %tmp_539, i288 %buf2_V_load" [resnet50_0.cpp:431]   --->   Operation 675 'select' 'select_ln214_7' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%select_ln214_8 = select i1 %icmp_ln214_2, i9 %sub_ln214_9, i9 %empty_48" [resnet50_0.cpp:431]   --->   Operation 676 'select' 'select_ln214_8' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 677 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_11 = sub i9 -225, %select_ln214_6" [resnet50_0.cpp:431]   --->   Operation 677 'sub' 'sub_ln214_11' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%zext_ln214_7 = zext i9 %select_ln214_8 to i288" [resnet50_0.cpp:431]   --->   Operation 678 'zext' 'zext_ln214_7' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_2)   --->   "%zext_ln214_8 = zext i9 %sub_ln214_11 to i288" [resnet50_0.cpp:431]   --->   Operation 679 'zext' 'zext_ln214_8' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 680 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_4 = lshr i288 %select_ln214_7, %zext_ln214_7" [resnet50_0.cpp:431]   --->   Operation 680 'lshr' 'lshr_ln214_4' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_2)   --->   "%lshr_ln214_5 = lshr i288 -1, %zext_ln214_8" [resnet50_0.cpp:431]   --->   Operation 681 'lshr' 'lshr_ln214_5' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 682 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_2 = and i288 %lshr_ln214_4, %lshr_ln214_5" [resnet50_0.cpp:431]   --->   Operation 682 'and' 'and_ln214_2' <Predicate = (!icmp_ln425)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln214_3 = trunc i288 %and_ln214_2 to i8" [resnet50_0.cpp:431]   --->   Operation 683 'trunc' 'trunc_ln214_3' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 684 [1/1] (0.00ns)   --->   "%or_ln214_2 = or i5 %shl_ln2, 3" [resnet50_0.cpp:431]   --->   Operation 684 'or' 'or_ln214_2' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln214_3_cast158 = zext i5 %or_ln214_2 to i9" [resnet50_0.cpp:431]   --->   Operation 685 'zext' 'zext_ln214_3_cast158' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 686 [1/1] (0.00ns)   --->   "%p_shl4 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_2, i3 0)" [resnet50_0.cpp:431]   --->   Operation 686 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 687 [1/1] (0.00ns)   --->   "%p_shl117_cast = zext i8 %p_shl4 to i9" [resnet50_0.cpp:431]   --->   Operation 687 'zext' 'p_shl117_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 688 [1/1] (0.76ns)   --->   "%empty_50 = add i9 %zext_ln214_3_cast158, %p_shl117_cast" [resnet50_0.cpp:431]   --->   Operation 688 'add' 'empty_50' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln214_9 = zext i9 %empty_50 to i288" [resnet50_0.cpp:431]   --->   Operation 689 'zext' 'zext_ln214_9' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 690 [1/1] (1.57ns)   --->   "%lshr_ln214_6 = lshr i288 %buf2_V_load, %zext_ln214_9" [resnet50_0.cpp:431]   --->   Operation 690 'lshr' 'lshr_ln214_6' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln214_4 = trunc i288 %lshr_ln214_6 to i8" [resnet50_0.cpp:431]   --->   Operation 691 'trunc' 'trunc_ln214_4' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 692 [1/1] (0.00ns)   --->   "%or_ln214_3 = or i5 %shl_ln2, 4" [resnet50_0.cpp:431]   --->   Operation 692 'or' 'or_ln214_3' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_379 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_3, i32 2, i32 4)" [resnet50_0.cpp:431]   --->   Operation 693 'partselect' 'tmp_379' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_380 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_379, i5 %or_ln214_3)" [resnet50_0.cpp:431]   --->   Operation 694 'bitconcatenate' 'tmp_380' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 695 [1/1] (0.00ns)   --->   "%empty_51 = or i8 %tmp_380, 8" [resnet50_0.cpp:431]   --->   Operation 695 'or' 'empty_51' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 696 [1/1] (0.84ns)   --->   "%icmp_ln214_3 = icmp ugt i8 %tmp_380, %empty_51" [resnet50_0.cpp:431]   --->   Operation 696 'icmp' 'icmp_ln214_3' <Predicate = (!icmp_ln425)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln214_10 = zext i8 %tmp_380 to i9" [resnet50_0.cpp:431]   --->   Operation 697 'zext' 'zext_ln214_10' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 698 [1/1] (0.00ns)   --->   "%zext_ln214_11 = zext i8 %empty_51 to i9" [resnet50_0.cpp:431]   --->   Operation 698 'zext' 'zext_ln214_11' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%tmp_540 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)" [resnet50_0.cpp:431]   --->   Operation 699 'partselect' 'tmp_540' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 700 [1/1] (0.76ns)   --->   "%sub_ln214_12 = sub i9 %zext_ln214_10, %zext_ln214_11" [resnet50_0.cpp:431]   --->   Operation 700 'sub' 'sub_ln214_12' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 701 [1/1] (0.77ns)   --->   "%sub_ln214_13 = sub i9 -225, %zext_ln214_10" [resnet50_0.cpp:431]   --->   Operation 701 'sub' 'sub_ln214_13' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 702 [1/1] (0.76ns)   --->   "%sub_ln214_14 = sub i9 %zext_ln214_11, %zext_ln214_10" [resnet50_0.cpp:431]   --->   Operation 702 'sub' 'sub_ln214_14' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_15)   --->   "%select_ln214_9 = select i1 %icmp_ln214_3, i9 %sub_ln214_12, i9 %sub_ln214_14" [resnet50_0.cpp:431]   --->   Operation 703 'select' 'select_ln214_9' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%select_ln214_10 = select i1 %icmp_ln214_3, i288 %tmp_540, i288 %buf2_V_load" [resnet50_0.cpp:431]   --->   Operation 704 'select' 'select_ln214_10' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%select_ln214_11 = select i1 %icmp_ln214_3, i9 %sub_ln214_13, i9 %zext_ln214_10" [resnet50_0.cpp:431]   --->   Operation 705 'select' 'select_ln214_11' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 706 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_15 = sub i9 -225, %select_ln214_9" [resnet50_0.cpp:431]   --->   Operation 706 'sub' 'sub_ln214_15' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%zext_ln214_12 = zext i9 %select_ln214_11 to i288" [resnet50_0.cpp:431]   --->   Operation 707 'zext' 'zext_ln214_12' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_3)   --->   "%zext_ln214_13 = zext i9 %sub_ln214_15 to i288" [resnet50_0.cpp:431]   --->   Operation 708 'zext' 'zext_ln214_13' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 709 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_7 = lshr i288 %select_ln214_10, %zext_ln214_12" [resnet50_0.cpp:431]   --->   Operation 709 'lshr' 'lshr_ln214_7' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_3)   --->   "%lshr_ln214_8 = lshr i288 -1, %zext_ln214_13" [resnet50_0.cpp:431]   --->   Operation 710 'lshr' 'lshr_ln214_8' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 711 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_3 = and i288 %lshr_ln214_7, %lshr_ln214_8" [resnet50_0.cpp:431]   --->   Operation 711 'and' 'and_ln214_3' <Predicate = (!icmp_ln425)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln214_5 = trunc i288 %and_ln214_3 to i8" [resnet50_0.cpp:431]   --->   Operation 712 'trunc' 'trunc_ln214_5' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 713 [1/1] (0.00ns)   --->   "%or_ln214_4 = or i5 %shl_ln2, 5" [resnet50_0.cpp:431]   --->   Operation 713 'or' 'or_ln214_4' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 714 [1/1] (0.00ns)   --->   "%empty_52 = or i5 %shl_ln2, 13" [resnet50_0.cpp:431]   --->   Operation 714 'or' 'empty_52' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_381 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_4, i32 2, i32 4)" [resnet50_0.cpp:431]   --->   Operation 715 'partselect' 'tmp_381' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_382 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_381, i5 %empty_52)" [resnet50_0.cpp:431]   --->   Operation 716 'bitconcatenate' 'tmp_382' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 717 [1/1] (0.00ns)   --->   "%empty_53 = zext i8 %tmp_382 to i9" [resnet50_0.cpp:431]   --->   Operation 717 'zext' 'empty_53' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 718 [1/1] (0.00ns)   --->   "%p_cast151 = zext i8 %tmp_382 to i10" [resnet50_0.cpp:431]   --->   Operation 718 'zext' 'p_cast151' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 719 [1/1] (0.76ns)   --->   "%empty_54 = add i9 %empty_53, 8" [resnet50_0.cpp:431]   --->   Operation 719 'add' 'empty_54' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 720 [1/1] (0.00ns)   --->   "%p_cast150 = zext i9 %empty_54 to i10" [resnet50_0.cpp:431]   --->   Operation 720 'zext' 'p_cast150' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 721 [1/1] (0.88ns)   --->   "%icmp_ln214_4 = icmp ugt i10 %p_cast151, %p_cast150" [resnet50_0.cpp:431]   --->   Operation 721 'icmp' 'icmp_ln214_4' <Predicate = (!icmp_ln425)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln214_14 = zext i8 %tmp_382 to i9" [resnet50_0.cpp:431]   --->   Operation 722 'zext' 'zext_ln214_14' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%tmp_541 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)" [resnet50_0.cpp:431]   --->   Operation 723 'partselect' 'tmp_541' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 724 [1/1] (0.77ns)   --->   "%sub_ln214_16 = sub i9 %zext_ln214_14, %empty_54" [resnet50_0.cpp:431]   --->   Operation 724 'sub' 'sub_ln214_16' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 725 [1/1] (0.77ns)   --->   "%sub_ln214_17 = sub i9 -225, %zext_ln214_14" [resnet50_0.cpp:431]   --->   Operation 725 'sub' 'sub_ln214_17' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 726 [1/1] (0.77ns)   --->   "%sub_ln214_18 = sub i9 %empty_54, %zext_ln214_14" [resnet50_0.cpp:431]   --->   Operation 726 'sub' 'sub_ln214_18' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_19)   --->   "%select_ln214_12 = select i1 %icmp_ln214_4, i9 %sub_ln214_16, i9 %sub_ln214_18" [resnet50_0.cpp:431]   --->   Operation 727 'select' 'select_ln214_12' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%select_ln214_13 = select i1 %icmp_ln214_4, i288 %tmp_541, i288 %buf2_V_load" [resnet50_0.cpp:431]   --->   Operation 728 'select' 'select_ln214_13' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%select_ln214_14 = select i1 %icmp_ln214_4, i9 %sub_ln214_17, i9 %zext_ln214_14" [resnet50_0.cpp:431]   --->   Operation 729 'select' 'select_ln214_14' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 730 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_19 = sub i9 -225, %select_ln214_12" [resnet50_0.cpp:431]   --->   Operation 730 'sub' 'sub_ln214_19' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%zext_ln214_15 = zext i9 %select_ln214_14 to i288" [resnet50_0.cpp:431]   --->   Operation 731 'zext' 'zext_ln214_15' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_4)   --->   "%zext_ln214_16 = zext i9 %sub_ln214_19 to i288" [resnet50_0.cpp:431]   --->   Operation 732 'zext' 'zext_ln214_16' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 733 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_9 = lshr i288 %select_ln214_13, %zext_ln214_15" [resnet50_0.cpp:431]   --->   Operation 733 'lshr' 'lshr_ln214_9' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_4)   --->   "%lshr_ln214_10 = lshr i288 -1, %zext_ln214_16" [resnet50_0.cpp:431]   --->   Operation 734 'lshr' 'lshr_ln214_10' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 735 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_4 = and i288 %lshr_ln214_9, %lshr_ln214_10" [resnet50_0.cpp:431]   --->   Operation 735 'and' 'and_ln214_4' <Predicate = (!icmp_ln425)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln214_6 = trunc i288 %and_ln214_4 to i8" [resnet50_0.cpp:431]   --->   Operation 736 'trunc' 'trunc_ln214_6' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 737 [1/1] (0.00ns)   --->   "%or_ln214_5 = or i5 %shl_ln2, 6" [resnet50_0.cpp:431]   --->   Operation 737 'or' 'or_ln214_5' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln214_6_cast149 = zext i5 %or_ln214_5 to i9" [resnet50_0.cpp:431]   --->   Operation 738 'zext' 'zext_ln214_6_cast149' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 739 [1/1] (0.00ns)   --->   "%p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_5, i3 0)" [resnet50_0.cpp:431]   --->   Operation 739 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 740 [1/1] (0.00ns)   --->   "%p_shl114_cast = zext i8 %p_shl5 to i9" [resnet50_0.cpp:431]   --->   Operation 740 'zext' 'p_shl114_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 741 [1/1] (0.76ns)   --->   "%empty_55 = add i9 %zext_ln214_6_cast149, %p_shl114_cast" [resnet50_0.cpp:431]   --->   Operation 741 'add' 'empty_55' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 742 [1/1] (0.00ns)   --->   "%empty_56 = or i9 %empty_55, 8" [resnet50_0.cpp:431]   --->   Operation 742 'or' 'empty_56' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 743 [1/1] (0.88ns)   --->   "%icmp_ln214_5 = icmp ugt i9 %empty_55, %empty_56" [resnet50_0.cpp:431]   --->   Operation 743 'icmp' 'icmp_ln214_5' <Predicate = (!icmp_ln425)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%tmp_542 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)" [resnet50_0.cpp:431]   --->   Operation 744 'partselect' 'tmp_542' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 745 [1/1] (0.77ns)   --->   "%sub_ln214_20 = sub i9 %empty_55, %empty_56" [resnet50_0.cpp:431]   --->   Operation 745 'sub' 'sub_ln214_20' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 746 [1/1] (0.77ns)   --->   "%sub_ln214_21 = sub i9 -225, %empty_55" [resnet50_0.cpp:431]   --->   Operation 746 'sub' 'sub_ln214_21' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 747 [1/1] (0.77ns)   --->   "%sub_ln214_22 = sub i9 %empty_56, %empty_55" [resnet50_0.cpp:431]   --->   Operation 747 'sub' 'sub_ln214_22' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_23)   --->   "%select_ln214_15 = select i1 %icmp_ln214_5, i9 %sub_ln214_20, i9 %sub_ln214_22" [resnet50_0.cpp:431]   --->   Operation 748 'select' 'select_ln214_15' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%select_ln214_16 = select i1 %icmp_ln214_5, i288 %tmp_542, i288 %buf2_V_load" [resnet50_0.cpp:431]   --->   Operation 749 'select' 'select_ln214_16' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%select_ln214_17 = select i1 %icmp_ln214_5, i9 %sub_ln214_21, i9 %empty_55" [resnet50_0.cpp:431]   --->   Operation 750 'select' 'select_ln214_17' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 751 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_23 = sub i9 -225, %select_ln214_15" [resnet50_0.cpp:431]   --->   Operation 751 'sub' 'sub_ln214_23' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%zext_ln214_17 = zext i9 %select_ln214_17 to i288" [resnet50_0.cpp:431]   --->   Operation 752 'zext' 'zext_ln214_17' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_5)   --->   "%zext_ln214_18 = zext i9 %sub_ln214_23 to i288" [resnet50_0.cpp:431]   --->   Operation 753 'zext' 'zext_ln214_18' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 754 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_11 = lshr i288 %select_ln214_16, %zext_ln214_17" [resnet50_0.cpp:431]   --->   Operation 754 'lshr' 'lshr_ln214_11' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_5)   --->   "%lshr_ln214_12 = lshr i288 -1, %zext_ln214_18" [resnet50_0.cpp:431]   --->   Operation 755 'lshr' 'lshr_ln214_12' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 756 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_5 = and i288 %lshr_ln214_11, %lshr_ln214_12" [resnet50_0.cpp:431]   --->   Operation 756 'and' 'and_ln214_5' <Predicate = (!icmp_ln425)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln214_7 = trunc i288 %and_ln214_5 to i8" [resnet50_0.cpp:431]   --->   Operation 757 'trunc' 'trunc_ln214_7' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 758 [1/1] (0.00ns)   --->   "%or_ln214_6 = or i5 %shl_ln2, 7" [resnet50_0.cpp:431]   --->   Operation 758 'or' 'or_ln214_6' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln214_7_cast146 = zext i5 %or_ln214_6 to i9" [resnet50_0.cpp:431]   --->   Operation 759 'zext' 'zext_ln214_7_cast146' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 760 [1/1] (0.00ns)   --->   "%p_shl6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_6, i3 0)" [resnet50_0.cpp:431]   --->   Operation 760 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 761 [1/1] (0.00ns)   --->   "%p_shl113_cast = zext i8 %p_shl6 to i9" [resnet50_0.cpp:431]   --->   Operation 761 'zext' 'p_shl113_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 762 [1/1] (0.76ns)   --->   "%empty_57 = add i9 %zext_ln214_7_cast146, %p_shl113_cast" [resnet50_0.cpp:431]   --->   Operation 762 'add' 'empty_57' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln214_19 = zext i9 %empty_57 to i288" [resnet50_0.cpp:431]   --->   Operation 763 'zext' 'zext_ln214_19' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 764 [1/1] (1.57ns)   --->   "%lshr_ln214_13 = lshr i288 %buf2_V_load, %zext_ln214_19" [resnet50_0.cpp:431]   --->   Operation 764 'lshr' 'lshr_ln214_13' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln214_8 = trunc i288 %lshr_ln214_13 to i8" [resnet50_0.cpp:431]   --->   Operation 765 'trunc' 'trunc_ln214_8' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 766 [1/1] (0.00ns)   --->   "%or_ln214_7 = or i5 %shl_ln2, 8" [resnet50_0.cpp:431]   --->   Operation 766 'or' 'or_ln214_7' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_383 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_7, i32 2, i32 4)" [resnet50_0.cpp:431]   --->   Operation 767 'partselect' 'tmp_383' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_384 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_383, i5 %or_ln214_7)" [resnet50_0.cpp:431]   --->   Operation 768 'bitconcatenate' 'tmp_384' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 769 [1/1] (0.00ns)   --->   "%empty_58 = zext i8 %tmp_384 to i9" [resnet50_0.cpp:431]   --->   Operation 769 'zext' 'empty_58' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 770 [1/1] (0.00ns)   --->   "%p_cast142 = zext i8 %tmp_384 to i10" [resnet50_0.cpp:431]   --->   Operation 770 'zext' 'p_cast142' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 771 [1/1] (0.76ns)   --->   "%empty_59 = add i9 %empty_58, 8" [resnet50_0.cpp:431]   --->   Operation 771 'add' 'empty_59' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 772 [1/1] (0.00ns)   --->   "%p_cast141 = zext i9 %empty_59 to i10" [resnet50_0.cpp:431]   --->   Operation 772 'zext' 'p_cast141' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 773 [1/1] (0.88ns)   --->   "%icmp_ln214_6 = icmp ugt i10 %p_cast142, %p_cast141" [resnet50_0.cpp:431]   --->   Operation 773 'icmp' 'icmp_ln214_6' <Predicate = (!icmp_ln425)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln214_20 = zext i8 %tmp_384 to i9" [resnet50_0.cpp:431]   --->   Operation 774 'zext' 'zext_ln214_20' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%tmp_543 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)" [resnet50_0.cpp:431]   --->   Operation 775 'partselect' 'tmp_543' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 776 [1/1] (0.77ns)   --->   "%sub_ln214_24 = sub i9 %zext_ln214_20, %empty_59" [resnet50_0.cpp:431]   --->   Operation 776 'sub' 'sub_ln214_24' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 777 [1/1] (0.77ns)   --->   "%sub_ln214_25 = sub i9 -225, %zext_ln214_20" [resnet50_0.cpp:431]   --->   Operation 777 'sub' 'sub_ln214_25' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 778 [1/1] (0.77ns)   --->   "%sub_ln214_26 = sub i9 %empty_59, %zext_ln214_20" [resnet50_0.cpp:431]   --->   Operation 778 'sub' 'sub_ln214_26' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_27)   --->   "%select_ln214_18 = select i1 %icmp_ln214_6, i9 %sub_ln214_24, i9 %sub_ln214_26" [resnet50_0.cpp:431]   --->   Operation 779 'select' 'select_ln214_18' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%select_ln214_19 = select i1 %icmp_ln214_6, i288 %tmp_543, i288 %buf2_V_load" [resnet50_0.cpp:431]   --->   Operation 780 'select' 'select_ln214_19' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%select_ln214_20 = select i1 %icmp_ln214_6, i9 %sub_ln214_25, i9 %zext_ln214_20" [resnet50_0.cpp:431]   --->   Operation 781 'select' 'select_ln214_20' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 782 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_27 = sub i9 -225, %select_ln214_18" [resnet50_0.cpp:431]   --->   Operation 782 'sub' 'sub_ln214_27' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%zext_ln214_21 = zext i9 %select_ln214_20 to i288" [resnet50_0.cpp:431]   --->   Operation 783 'zext' 'zext_ln214_21' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_6)   --->   "%zext_ln214_22 = zext i9 %sub_ln214_27 to i288" [resnet50_0.cpp:431]   --->   Operation 784 'zext' 'zext_ln214_22' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 785 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_14 = lshr i288 %select_ln214_19, %zext_ln214_21" [resnet50_0.cpp:431]   --->   Operation 785 'lshr' 'lshr_ln214_14' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_6)   --->   "%lshr_ln214_15 = lshr i288 -1, %zext_ln214_22" [resnet50_0.cpp:431]   --->   Operation 786 'lshr' 'lshr_ln214_15' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 787 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_6 = and i288 %lshr_ln214_14, %lshr_ln214_15" [resnet50_0.cpp:431]   --->   Operation 787 'and' 'and_ln214_6' <Predicate = (!icmp_ln425)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln214_9 = trunc i288 %and_ln214_6 to i8" [resnet50_0.cpp:431]   --->   Operation 788 'trunc' 'trunc_ln214_9' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln214_9_cast140 = zext i5 %empty_46 to i9" [resnet50_0.cpp:431]   --->   Operation 789 'zext' 'zext_ln214_9_cast140' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 790 [1/1] (0.00ns)   --->   "%p_shl7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_46, i3 0)" [resnet50_0.cpp:431]   --->   Operation 790 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 791 [1/1] (0.00ns)   --->   "%p_shl111_cast = zext i8 %p_shl7 to i9" [resnet50_0.cpp:431]   --->   Operation 791 'zext' 'p_shl111_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 792 [1/1] (0.76ns)   --->   "%empty_60 = add i9 %zext_ln214_9_cast140, %p_shl111_cast" [resnet50_0.cpp:431]   --->   Operation 792 'add' 'empty_60' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln214_23 = zext i9 %empty_60 to i288" [resnet50_0.cpp:431]   --->   Operation 793 'zext' 'zext_ln214_23' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 794 [1/1] (1.57ns)   --->   "%lshr_ln214_16 = lshr i288 %buf2_V_load, %zext_ln214_23" [resnet50_0.cpp:431]   --->   Operation 794 'lshr' 'lshr_ln214_16' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln214_10 = trunc i288 %lshr_ln214_16 to i8" [resnet50_0.cpp:431]   --->   Operation 795 'trunc' 'trunc_ln214_10' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 796 [1/1] (0.00ns)   --->   "%or_ln214_8 = or i5 %shl_ln2, 10" [resnet50_0.cpp:431]   --->   Operation 796 'or' 'or_ln214_8' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln214_10_cast13 = zext i5 %or_ln214_8 to i9" [resnet50_0.cpp:431]   --->   Operation 797 'zext' 'zext_ln214_10_cast13' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 798 [1/1] (0.00ns)   --->   "%p_shl8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_8, i3 0)" [resnet50_0.cpp:431]   --->   Operation 798 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 799 [1/1] (0.00ns)   --->   "%p_shl110_cast = zext i8 %p_shl8 to i9" [resnet50_0.cpp:431]   --->   Operation 799 'zext' 'p_shl110_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 800 [1/1] (0.76ns)   --->   "%empty_61 = add i9 %zext_ln214_10_cast13, %p_shl110_cast" [resnet50_0.cpp:431]   --->   Operation 800 'add' 'empty_61' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln214_24 = zext i9 %empty_61 to i288" [resnet50_0.cpp:431]   --->   Operation 801 'zext' 'zext_ln214_24' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 802 [1/1] (1.57ns)   --->   "%lshr_ln214_17 = lshr i288 %buf2_V_load, %zext_ln214_24" [resnet50_0.cpp:431]   --->   Operation 802 'lshr' 'lshr_ln214_17' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln214_11 = trunc i288 %lshr_ln214_17 to i8" [resnet50_0.cpp:431]   --->   Operation 803 'trunc' 'trunc_ln214_11' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 804 [1/1] (0.00ns)   --->   "%or_ln214_9 = or i5 %shl_ln2, 11" [resnet50_0.cpp:431]   --->   Operation 804 'or' 'or_ln214_9' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln214_11_cast13 = zext i5 %or_ln214_9 to i9" [resnet50_0.cpp:431]   --->   Operation 805 'zext' 'zext_ln214_11_cast13' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 806 [1/1] (0.00ns)   --->   "%p_shl9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_9, i3 0)" [resnet50_0.cpp:431]   --->   Operation 806 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 807 [1/1] (0.00ns)   --->   "%p_shl109_cast = zext i8 %p_shl9 to i9" [resnet50_0.cpp:431]   --->   Operation 807 'zext' 'p_shl109_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 808 [1/1] (0.76ns)   --->   "%empty_62 = add i9 %zext_ln214_11_cast13, %p_shl109_cast" [resnet50_0.cpp:431]   --->   Operation 808 'add' 'empty_62' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln214_25 = zext i9 %empty_62 to i288" [resnet50_0.cpp:431]   --->   Operation 809 'zext' 'zext_ln214_25' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 810 [1/1] (1.57ns)   --->   "%lshr_ln214_18 = lshr i288 %buf2_V_load, %zext_ln214_25" [resnet50_0.cpp:431]   --->   Operation 810 'lshr' 'lshr_ln214_18' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln214_12 = trunc i288 %lshr_ln214_18 to i8" [resnet50_0.cpp:431]   --->   Operation 811 'trunc' 'trunc_ln214_12' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 812 [1/1] (0.00ns)   --->   "%or_ln214_10 = or i5 %shl_ln2, 12" [resnet50_0.cpp:431]   --->   Operation 812 'or' 'or_ln214_10' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_385 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_10, i32 2, i32 4)" [resnet50_0.cpp:431]   --->   Operation 813 'partselect' 'tmp_385' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_386 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_385, i5 %or_ln214_10)" [resnet50_0.cpp:431]   --->   Operation 814 'bitconcatenate' 'tmp_386' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 815 [1/1] (0.00ns)   --->   "%empty_63 = zext i8 %tmp_386 to i9" [resnet50_0.cpp:431]   --->   Operation 815 'zext' 'empty_63' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 816 [1/1] (0.00ns)   --->   "%p_cast130 = zext i8 %tmp_386 to i10" [resnet50_0.cpp:431]   --->   Operation 816 'zext' 'p_cast130' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 817 [1/1] (0.76ns)   --->   "%empty_64 = add i9 %empty_63, 8" [resnet50_0.cpp:431]   --->   Operation 817 'add' 'empty_64' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 818 [1/1] (0.00ns)   --->   "%p_cast129 = zext i9 %empty_64 to i10" [resnet50_0.cpp:431]   --->   Operation 818 'zext' 'p_cast129' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 819 [1/1] (0.88ns)   --->   "%icmp_ln214_7 = icmp ugt i10 %p_cast130, %p_cast129" [resnet50_0.cpp:431]   --->   Operation 819 'icmp' 'icmp_ln214_7' <Predicate = (!icmp_ln425)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln214_26 = zext i8 %tmp_386 to i9" [resnet50_0.cpp:431]   --->   Operation 820 'zext' 'zext_ln214_26' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%tmp_544 = call i288 @llvm.part.select.i288(i288 %buf2_V_load, i32 287, i32 0)" [resnet50_0.cpp:431]   --->   Operation 821 'partselect' 'tmp_544' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 822 [1/1] (0.77ns)   --->   "%sub_ln214_28 = sub i9 %zext_ln214_26, %empty_64" [resnet50_0.cpp:431]   --->   Operation 822 'sub' 'sub_ln214_28' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 823 [1/1] (0.77ns)   --->   "%sub_ln214_29 = sub i9 -225, %zext_ln214_26" [resnet50_0.cpp:431]   --->   Operation 823 'sub' 'sub_ln214_29' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 824 [1/1] (0.77ns)   --->   "%sub_ln214_30 = sub i9 %empty_64, %zext_ln214_26" [resnet50_0.cpp:431]   --->   Operation 824 'sub' 'sub_ln214_30' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_31)   --->   "%select_ln214_21 = select i1 %icmp_ln214_7, i9 %sub_ln214_28, i9 %sub_ln214_30" [resnet50_0.cpp:431]   --->   Operation 825 'select' 'select_ln214_21' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%select_ln214_22 = select i1 %icmp_ln214_7, i288 %tmp_544, i288 %buf2_V_load" [resnet50_0.cpp:431]   --->   Operation 826 'select' 'select_ln214_22' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%select_ln214_23 = select i1 %icmp_ln214_7, i9 %sub_ln214_29, i9 %zext_ln214_26" [resnet50_0.cpp:431]   --->   Operation 827 'select' 'select_ln214_23' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 828 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_31 = sub i9 -225, %select_ln214_21" [resnet50_0.cpp:431]   --->   Operation 828 'sub' 'sub_ln214_31' <Predicate = (!icmp_ln425)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%zext_ln214_27 = zext i9 %select_ln214_23 to i288" [resnet50_0.cpp:431]   --->   Operation 829 'zext' 'zext_ln214_27' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_7)   --->   "%zext_ln214_28 = zext i9 %sub_ln214_31 to i288" [resnet50_0.cpp:431]   --->   Operation 830 'zext' 'zext_ln214_28' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 831 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_19 = lshr i288 %select_ln214_22, %zext_ln214_27" [resnet50_0.cpp:431]   --->   Operation 831 'lshr' 'lshr_ln214_19' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_7)   --->   "%lshr_ln214_20 = lshr i288 -1, %zext_ln214_28" [resnet50_0.cpp:431]   --->   Operation 832 'lshr' 'lshr_ln214_20' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 833 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_7 = and i288 %lshr_ln214_19, %lshr_ln214_20" [resnet50_0.cpp:431]   --->   Operation 833 'and' 'and_ln214_7' <Predicate = (!icmp_ln425)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln214_13 = trunc i288 %and_ln214_7 to i8" [resnet50_0.cpp:431]   --->   Operation 834 'trunc' 'trunc_ln214_13' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln214_13_cast12 = zext i5 %empty_52 to i9" [resnet50_0.cpp:431]   --->   Operation 835 'zext' 'zext_ln214_13_cast12' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 836 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_52, i3 0)" [resnet50_0.cpp:431]   --->   Operation 836 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 837 [1/1] (0.00ns)   --->   "%p_shl107_cast = zext i8 %p_shl to i9" [resnet50_0.cpp:431]   --->   Operation 837 'zext' 'p_shl107_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 838 [1/1] (0.76ns)   --->   "%empty_65 = add i9 %zext_ln214_13_cast12, %p_shl107_cast" [resnet50_0.cpp:431]   --->   Operation 838 'add' 'empty_65' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln214_29 = zext i9 %empty_65 to i288" [resnet50_0.cpp:431]   --->   Operation 839 'zext' 'zext_ln214_29' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 840 [1/1] (1.57ns)   --->   "%lshr_ln214_21 = lshr i288 %buf2_V_load, %zext_ln214_29" [resnet50_0.cpp:431]   --->   Operation 840 'lshr' 'lshr_ln214_21' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 841 [1/1] (0.00ns)   --->   "%trunc_ln214_14 = trunc i288 %lshr_ln214_21 to i8" [resnet50_0.cpp:431]   --->   Operation 841 'trunc' 'trunc_ln214_14' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 842 [1/1] (0.00ns)   --->   "%or_ln214_11 = or i5 %shl_ln2, 14" [resnet50_0.cpp:431]   --->   Operation 842 'or' 'or_ln214_11' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln214_14_cast12 = zext i5 %or_ln214_11 to i9" [resnet50_0.cpp:431]   --->   Operation 843 'zext' 'zext_ln214_14_cast12' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 844 [1/1] (0.00ns)   --->   "%p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_11, i3 0)" [resnet50_0.cpp:431]   --->   Operation 844 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 845 [1/1] (0.00ns)   --->   "%p_shl106_cast = zext i8 %p_shl1 to i9" [resnet50_0.cpp:431]   --->   Operation 845 'zext' 'p_shl106_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 846 [1/1] (0.76ns)   --->   "%empty_66 = add i9 %zext_ln214_14_cast12, %p_shl106_cast" [resnet50_0.cpp:431]   --->   Operation 846 'add' 'empty_66' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln214_30 = zext i9 %empty_66 to i288" [resnet50_0.cpp:431]   --->   Operation 847 'zext' 'zext_ln214_30' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 848 [1/1] (1.57ns)   --->   "%lshr_ln214_22 = lshr i288 %buf2_V_load, %zext_ln214_30" [resnet50_0.cpp:431]   --->   Operation 848 'lshr' 'lshr_ln214_22' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln214_15 = trunc i288 %lshr_ln214_22 to i8" [resnet50_0.cpp:431]   --->   Operation 849 'trunc' 'trunc_ln214_15' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 850 [1/1] (0.00ns)   --->   "%or_ln214_12 = or i5 %shl_ln2, 15" [resnet50_0.cpp:431]   --->   Operation 850 'or' 'or_ln214_12' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln214_15_cast12 = zext i5 %or_ln214_12 to i9" [resnet50_0.cpp:431]   --->   Operation 851 'zext' 'zext_ln214_15_cast12' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 852 [1/1] (0.00ns)   --->   "%p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_12, i3 0)" [resnet50_0.cpp:431]   --->   Operation 852 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 853 [1/1] (0.00ns)   --->   "%p_shl105_cast = zext i8 %p_shl2 to i9" [resnet50_0.cpp:431]   --->   Operation 853 'zext' 'p_shl105_cast' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 854 [1/1] (0.76ns)   --->   "%empty_67 = add i9 %zext_ln214_15_cast12, %p_shl105_cast" [resnet50_0.cpp:431]   --->   Operation 854 'add' 'empty_67' <Predicate = (!icmp_ln425)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln214_31 = zext i9 %empty_67 to i288" [resnet50_0.cpp:431]   --->   Operation 855 'zext' 'zext_ln214_31' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 856 [1/1] (1.57ns)   --->   "%lshr_ln214_23 = lshr i288 %buf2_V_load, %zext_ln214_31" [resnet50_0.cpp:431]   --->   Operation 856 'lshr' 'lshr_ln214_23' <Predicate = (!icmp_ln425)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln214_16 = trunc i288 %lshr_ln214_23 to i8" [resnet50_0.cpp:431]   --->   Operation 857 'trunc' 'trunc_ln214_16' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 858 [1/1] (0.00ns)   --->   "%tmp_369 = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %trunc_ln214_16, i8 %trunc_ln214_15, i8 %trunc_ln214_14, i8 %trunc_ln214_13, i8 %trunc_ln214_12, i8 %trunc_ln214_11, i8 %trunc_ln214_10, i8 %trunc_ln214_9, i8 %trunc_ln214_8, i8 %trunc_ln214_7, i8 %trunc_ln214_6, i8 %trunc_ln214_5, i8 %trunc_ln214_4, i8 %trunc_ln214_3, i8 %trunc_ln214_2, i8 %trunc_ln214_1)" [resnet50_0.cpp:432]   --->   Operation 858 'bitconcatenate' 'tmp_369' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 859 [1/1] (0.00ns)   --->   "%p_Result_30_s = call i169 @_ssdm_op_PartSet.i169.i169.i128.i32.i32(i169 %p_0106_1_load, i128 %tmp_369, i32 0, i32 127)" [resnet50_0.cpp:432]   --->   Operation 859 'partset' 'p_Result_30_s' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i169 %p_Result_30_s to i176" [resnet50_0.cpp:434]   --->   Operation 860 'zext' 'zext_ln332' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_39 : Operation 861 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)" [resnet50_0.cpp:434]   --->   Operation 861 'write' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_39 : Operation 862 [1/1] (0.00ns)   --->   "store i169 %p_Result_30_s, i169* %p_0106_1" [resnet50_0.cpp:426]   --->   Operation 862 'store' <Predicate = (!icmp_ln425)> <Delay = 0.00>

State 40 <SV = 27> <Delay = 0.00>
ST_40 : Operation 863 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 50176, i64 50176, i64 50176)"   --->   Operation 863 'speclooptripcount' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_40 : Operation 864 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [resnet50_0.cpp:426]   --->   Operation 864 'specregionbegin' 'tmp' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_40 : Operation 865 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_0.cpp:427]   --->   Operation 865 'specpipeline' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_40 : Operation 866 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)" [resnet50_0.cpp:434]   --->   Operation 866 'write' <Predicate = (!icmp_ln425)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_40 : Operation 867 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp)" [resnet50_0.cpp:435]   --->   Operation 867 'specregionend' 'empty_68' <Predicate = (!icmp_ln425)> <Delay = 0.00>
ST_40 : Operation 868 [1/1] (0.00ns)   --->   "br label %.preheader" [resnet50_0.cpp:426]   --->   Operation 868 'br' <Predicate = (!icmp_ln425)> <Delay = 0.00>

State 41 <SV = 26> <Delay = 0.00>
ST_41 : Operation 869 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 1)" [resnet50_0.cpp:438]   --->   Operation 869 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 42 <SV = 27> <Delay = 0.00>
ST_42 : Operation 870 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 1)" [resnet50_0.cpp:438]   --->   Operation 870 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_42 : Operation 871 [1/1] (0.00ns)   --->   "ret void" [resnet50_0.cpp:440]   --->   Operation 871 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten47', resnet50_0.cpp:395) with incoming values : ('add_ln395', resnet50_0.cpp:395) [222]  (0.656 ns)

 <State 3>: 8.27ns
The critical path consists of the following:
	axis read on port 'input_V' (resnet50_0.cpp:399) [253]  (0 ns)
	'fdiv' operation ('tmp345', resnet50_0.cpp:404) [256]  (8.27 ns)

 <State 4>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp345', resnet50_0.cpp:404) [256]  (8.27 ns)

 <State 5>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp345', resnet50_0.cpp:404) [256]  (8.27 ns)

 <State 6>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp345', resnet50_0.cpp:404) [256]  (8.27 ns)

 <State 7>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp345', resnet50_0.cpp:404) [256]  (8.27 ns)

 <State 8>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp345', resnet50_0.cpp:404) [256]  (8.27 ns)

 <State 9>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp345', resnet50_0.cpp:404) [256]  (8.27 ns)

 <State 10>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp345', resnet50_0.cpp:404) [256]  (8.27 ns)

 <State 11>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_2', resnet50_0.cpp:404) [363]  (8.27 ns)

 <State 12>: 8.27ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', resnet50_0.cpp:404) [516]  (8.27 ns)

 <State 13>: 8.61ns
The critical path consists of the following:
	'sub' operation ('sub_ln281', resnet50_0.cpp:404) [267]  (0.776 ns)
	'icmp' operation ('icmp_ln284', resnet50_0.cpp:404) [270]  (0.881 ns)
	'and' operation ('and_ln285_128', resnet50_0.cpp:404) [284]  (0 ns)
	'select' operation ('select_ln285', resnet50_0.cpp:404) [285]  (1.15 ns)
	'select' operation ('select_ln278', resnet50_0.cpp:404) [286]  (0 ns)
	'select' operation ('select_ln282', resnet50_0.cpp:404) [289]  (0.398 ns)
	'select' operation ('select_ln284', resnet50_0.cpp:404) [291]  (0.801 ns)
	'sub' operation ('sub_ln461', resnet50_0.cpp:404) [292]  (0.776 ns)
	'select' operation ('select_ln303', resnet50_0.cpp:404) [293]  (0 ns)
	'shl' operation ('shl_ln180_1', resnet50_0.cpp:404) [308]  (1.53 ns)
	'or' operation ('or_ln180', resnet50_0.cpp:404) [309]  (0.379 ns)
	'lshr' operation ('lshr_ln180_1', resnet50_0.cpp:404) [351]  (0 ns)
	'shl' operation ('shl_ln180_3', resnet50_0.cpp:404) [359]  (1.53 ns)
	'or' operation ('or_ln180_1', resnet50_0.cpp:404) [360]  (0.379 ns)

 <State 14>: 8.61ns
The critical path consists of the following:
	'sub' operation ('sub_ln281_66', resnet50_0.cpp:404) [425]  (0.776 ns)
	'icmp' operation ('icmp_ln284_3', resnet50_0.cpp:404) [428]  (0.881 ns)
	'and' operation ('and_ln285_134', resnet50_0.cpp:404) [442]  (0 ns)
	'select' operation ('select_ln285_66', resnet50_0.cpp:404) [443]  (1.15 ns)
	'select' operation ('select_ln278_66', resnet50_0.cpp:404) [444]  (0 ns)
	'select' operation ('select_ln282_66', resnet50_0.cpp:404) [447]  (0.398 ns)
	'select' operation ('select_ln284_66', resnet50_0.cpp:404) [449]  (0.801 ns)
	'sub' operation ('sub_ln461_3', resnet50_0.cpp:404) [450]  (0.776 ns)
	'select' operation ('select_ln303_3', resnet50_0.cpp:404) [451]  (0 ns)
	'shl' operation ('shl_ln180_7', resnet50_0.cpp:404) [461]  (1.53 ns)
	'or' operation ('or_ln180_3', resnet50_0.cpp:404) [462]  (0.379 ns)
	'lshr' operation ('lshr_ln180_4', resnet50_0.cpp:404) [504]  (0 ns)
	'shl' operation ('shl_ln180_9', resnet50_0.cpp:404) [512]  (1.53 ns)
	'or' operation ('or_ln180_4', resnet50_0.cpp:404) [513]  (0.379 ns)

 <State 15>: 7.93ns
The critical path consists of the following:
	'sub' operation ('sub_ln281_70', resnet50_0.cpp:404) [629]  (0.776 ns)
	'icmp' operation ('icmp_ln284_7', resnet50_0.cpp:404) [632]  (0.881 ns)
	'and' operation ('and_ln285_142', resnet50_0.cpp:404) [646]  (0 ns)
	'select' operation ('select_ln285_70', resnet50_0.cpp:404) [647]  (1.15 ns)
	'select' operation ('select_ln278_70', resnet50_0.cpp:404) [648]  (0 ns)
	'select' operation ('select_ln282_70', resnet50_0.cpp:404) [651]  (0.398 ns)
	'select' operation ('select_ln284_70', resnet50_0.cpp:404) [653]  (0.801 ns)
	'sub' operation ('sub_ln461_7', resnet50_0.cpp:404) [654]  (0.776 ns)
	'select' operation ('select_ln303_7', resnet50_0.cpp:404) [655]  (0 ns)
	'shl' operation ('shl_ln180_15', resnet50_0.cpp:404) [665]  (1.53 ns)
	'or' operation ('or_ln180_7', resnet50_0.cpp:404) [666]  (0.379 ns)
	'store' operation ('store_ln404', resnet50_0.cpp:404) of variable 'or_ln180_7', resnet50_0.cpp:404 on array 'inbuf_V' [667]  (1.24 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 6.86ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [677]  (6.86 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 6.86ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [678]  (6.86 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 6.86ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [679]  (6.86 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 6.86ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [680]  (6.86 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0.656ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [681]  (0.656 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 6.86ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [682]  (6.86 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 6.86ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [683]  (6.86 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 6.86ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [684]  (6.86 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0.656ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [685]  (0.656 ns)

 <State 37>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten55', resnet50_0.cpp:425) with incoming values : ('add_ln425', resnet50_0.cpp:425) [688]  (0.656 ns)

 <State 38>: 2.37ns
The critical path consists of the following:
	'phi' operation ('s_0', resnet50_0.cpp:431) with incoming values : ('select_ln431_1', resnet50_0.cpp:431) [689]  (0 ns)
	'add' operation ('s', resnet50_0.cpp:425) [696]  (0.842 ns)
	'select' operation ('select_ln431_1', resnet50_0.cpp:431) [700]  (0.294 ns)
	'getelementptr' operation ('buf2_V_addr', resnet50_0.cpp:431) [706]  (0 ns)
	'load' operation ('buf2_V_load', resnet50_0.cpp:431) on array 'buf2_V' [707]  (1.24 ns)

 <State 39>: 4.02ns
The critical path consists of the following:
	'or' operation ('empty_46', resnet50_0.cpp:431) [728]  (0 ns)
	'add' operation ('empty_47', resnet50_0.cpp:431) [733]  (0.765 ns)
	'icmp' operation ('icmp_ln214_1', resnet50_0.cpp:431) [735]  (0.881 ns)
	'select' operation ('select_ln214_4', resnet50_0.cpp:431) [742]  (0 ns)
	'lshr' operation ('lshr_ln214_2', resnet50_0.cpp:431) [747]  (1.58 ns)
	'and' operation ('and_ln214_1', resnet50_0.cpp:431) [749]  (0.801 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
