Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d249b825e84a45e78b5942e057f6922c --incr --debug typical --relax --mt 2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_dsp48_macro_v3_0_17 -L xil_defaultlib -L secureip -L xpm --snapshot MULTIPLIER_UNIT_TB_behav xil_defaultlib.MULTIPLIER_UNIT_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 24 elements ; expected 25 [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/class_labs/DSP_EXERCISE/DSP_EXERCISE.srcs/sim_1/new/MULTIPLIER_UNIT_TB.vhd:100]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_unit_tb in library work failed.
