<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="xilinx.com" name="zcu111" display_name="Zynq UltraScale+ ZCU111 Evaluation Platform" url="www.xilinx.com/zcu111" preset_file="preset.xml">
<images>
    <image name="zcu111_board.jpeg" display_name="ZCU111 BOARD" sub_type="board">
      <description>ZCU111 Board File Image</description>
    </image>
  </images>
  <compatible_board_revisions>
	<revision id="0">Rev A</revision>
	<revision id="1">Rev B</revision>
	<revision id="1">Rev 1.0</revision>
  </compatible_board_revisions>
  <file_version>1.2</file_version>
  <description>Zynq UltraScale+ ZCU111 Evaluation Platform</description>
  <parameters>
    <parameter name="heat_sink_type" value="medium" value_type="string"/>
    <parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
  </parameters>
  <jumpers>
  </jumpers>
  <components>   
  
     <component name="part0" display_name="Zynq UltraScale+ ZCU111 Evaluation Platform" type="fpga" part_name="xczu28dr-ffvg1517-2-e" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com/zcu111">
	 
      <description>FPGA part on the board</description>
	  
      <interfaces>
      
	    <interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset"> 
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
          </preferred_ips>
        </interface>
		
	    <interface mode="slave" name="default_sysclk1_300mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk1_300mhz">
          <parameters>
            <parameter name="frequency" value="300000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_si570_sysclk_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_sysclk_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_si570_sysclk_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_si570_sysclk_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
 	    <interface mode="slave" name="default_sysclk2_125mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk2_125mhz">
          <parameters>
            <parameter name="frequency" value="125000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="clk_125_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_125_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="clk_125_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_125_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

		
	    <interface mode="slave" name="default_sysclk3_100mhz" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="default_sysclk3_100mhz">
          <parameters>
            <parameter name="frequency" value="100000000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="clk_100_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_100_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="clk_100_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="clk_100_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>		 


<!-- 	    <interface mode="slave" name="user_mgt_si570" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="user_mgt_si570">
          <parameters>
            <parameter name="frequency" value="156250000"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="user_mgt_si570_p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_mgt_si570_p"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="user_mgt_si570_n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="user_mgt_si570_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface> -->			
		

		
	    <interface mode="master" name="uart2_pl" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart2_pl" preset_proc="uart2_PL_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="rs232_uart_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="uart2_PL_TX"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="rs232_uart_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="uart2_PL_RX"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
	    <interface mode="master" name="iic0_pl" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic0_pl">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic0_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic0_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic0_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic0_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic0_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic0_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC0_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="iic1_pl" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic1_pl">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic1_main_sda_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic1_main_sda_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic1_main_sda_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SDA_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic1_main_scl_i" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic1_main_scl_o" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SCL_MAIN"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic1_main_scl_t" dir="inout">
              <pin_maps>
                <pin_map port_index="0" component_pin="IIC1_SCL_MAIN"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="ddr4_sdram" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4_sdram" preset_proc="ddr4_sdram_preset">
          <description>DDR4 board interface, it can use DDR4 controller IP for connection. </description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="ACT_N" physical_port="c0_ddr4_act_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_act_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ADR" physical_port="c0_ddr4_adr" dir="out" left="16" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_adr0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_adr1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_adr2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_adr3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_adr4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_adr5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_adr6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_adr7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_adr8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_adr9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_adr10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_adr11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_adr12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_adr13"/>
				<pin_map port_index="14" component_pin="c0_ddr4_adr14"/>
				<pin_map port_index="15" component_pin="c0_ddr4_adr15"/>
				<pin_map port_index="16" component_pin="c0_ddr4_adr16"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BA" physical_port="c0_ddr4_ba" dir="out" left="1" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ba0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_ba1"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="BG" physical_port="c0_ddr4_bg" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_bg"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_C" physical_port="c0_ddr4_ck_c" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CK_T" physical_port="c0_ddr4_ck_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_ck_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CKE" physical_port="c0_ddr4_cke" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cke"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="CS_N" physical_port="c0_ddr4_cs_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_cs_n"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DM_N" physical_port="c0_ddr4_dm_dbi_n" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dm_dbi_n0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dm_dbi_n1"/>
				<pin_map port_index="2" component_pin="c0_ddr4_dm_dbi_n2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dm_dbi_n3"/>
				<pin_map port_index="4" component_pin="c0_ddr4_dm_dbi_n4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dm_dbi_n5"/>
				<pin_map port_index="6" component_pin="c0_ddr4_dm_dbi_n6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dm_dbi_n7"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQ" physical_port="c0_ddr4_dq" dir="inout" left="63" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dq0"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dq1"/>
                <pin_map port_index="2" component_pin="c0_ddr4_dq2"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dq3"/>
                <pin_map port_index="4" component_pin="c0_ddr4_dq4"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dq5"/>
                <pin_map port_index="6" component_pin="c0_ddr4_dq6"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dq7"/>
                <pin_map port_index="8" component_pin="c0_ddr4_dq8"/>
                <pin_map port_index="9" component_pin="c0_ddr4_dq9"/>
                <pin_map port_index="10" component_pin="c0_ddr4_dq10"/>
                <pin_map port_index="11" component_pin="c0_ddr4_dq11"/>
                <pin_map port_index="12" component_pin="c0_ddr4_dq12"/>
                <pin_map port_index="13" component_pin="c0_ddr4_dq13"/>
                <pin_map port_index="14" component_pin="c0_ddr4_dq14"/>
                <pin_map port_index="15" component_pin="c0_ddr4_dq15"/>
				
                <pin_map port_index="16" component_pin="c0_ddr4_dq16"/>
                <pin_map port_index="17" component_pin="c0_ddr4_dq17"/>
                <pin_map port_index="18" component_pin="c0_ddr4_dq18"/>
                <pin_map port_index="19" component_pin="c0_ddr4_dq19"/>
                <pin_map port_index="20" component_pin="c0_ddr4_dq20"/>
                <pin_map port_index="21" component_pin="c0_ddr4_dq21"/>
                <pin_map port_index="22" component_pin="c0_ddr4_dq22"/>
                <pin_map port_index="23" component_pin="c0_ddr4_dq23"/>
                <pin_map port_index="24" component_pin="c0_ddr4_dq24"/>
                <pin_map port_index="25" component_pin="c0_ddr4_dq25"/>
                <pin_map port_index="26" component_pin="c0_ddr4_dq26"/>
                <pin_map port_index="27" component_pin="c0_ddr4_dq27"/>
                <pin_map port_index="28" component_pin="c0_ddr4_dq28"/>
                <pin_map port_index="29" component_pin="c0_ddr4_dq29"/>
                <pin_map port_index="30" component_pin="c0_ddr4_dq30"/>
                <pin_map port_index="31" component_pin="c0_ddr4_dq31"/>	

                <pin_map port_index="32" component_pin="c0_ddr4_dq32"/>
                <pin_map port_index="33" component_pin="c0_ddr4_dq33"/>
                <pin_map port_index="34" component_pin="c0_ddr4_dq34"/>
                <pin_map port_index="35" component_pin="c0_ddr4_dq35"/>
                <pin_map port_index="36" component_pin="c0_ddr4_dq36"/>
                <pin_map port_index="37" component_pin="c0_ddr4_dq37"/>
                <pin_map port_index="38" component_pin="c0_ddr4_dq38"/>
                <pin_map port_index="39" component_pin="c0_ddr4_dq39"/>
                <pin_map port_index="40" component_pin="c0_ddr4_dq40"/>
                <pin_map port_index="41" component_pin="c0_ddr4_dq41"/>
                <pin_map port_index="42" component_pin="c0_ddr4_dq42"/>
                <pin_map port_index="43" component_pin="c0_ddr4_dq43"/>
                <pin_map port_index="44" component_pin="c0_ddr4_dq44"/>
                <pin_map port_index="45" component_pin="c0_ddr4_dq45"/>
                <pin_map port_index="46" component_pin="c0_ddr4_dq46"/>
                <pin_map port_index="47" component_pin="c0_ddr4_dq47"/>		

                <pin_map port_index="48" component_pin="c0_ddr4_dq48"/>
                <pin_map port_index="49" component_pin="c0_ddr4_dq49"/>
                <pin_map port_index="50" component_pin="c0_ddr4_dq50"/>
                <pin_map port_index="51" component_pin="c0_ddr4_dq51"/>
                <pin_map port_index="52" component_pin="c0_ddr4_dq52"/>
                <pin_map port_index="53" component_pin="c0_ddr4_dq53"/>
                <pin_map port_index="54" component_pin="c0_ddr4_dq54"/>
                <pin_map port_index="55" component_pin="c0_ddr4_dq55"/>
                <pin_map port_index="56" component_pin="c0_ddr4_dq56"/>
                <pin_map port_index="57" component_pin="c0_ddr4_dq57"/>
                <pin_map port_index="58" component_pin="c0_ddr4_dq58"/>
                <pin_map port_index="59" component_pin="c0_ddr4_dq59"/>
                <pin_map port_index="60" component_pin="c0_ddr4_dq60"/>
                <pin_map port_index="61" component_pin="c0_ddr4_dq61"/>
                <pin_map port_index="62" component_pin="c0_ddr4_dq62"/>
                <pin_map port_index="63" component_pin="c0_ddr4_dq63"/>						
              </pin_maps>
            </port_map>
			
            <port_map logical_port="DQS_C" physical_port="c0_ddr4_dqs_c" dir="inout" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_c"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_c"/>
				<pin_map port_index="2" component_pin="c0_ddr4_dqs2_c"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_c"/>
				<pin_map port_index="4" component_pin="c0_ddr4_dqs4_c"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs5_c"/>
				<pin_map port_index="6" component_pin="c0_ddr4_dqs6_c"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs7_c"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="DQS_T" physical_port="c0_ddr4_dqs_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_dqs0_t"/>
                <pin_map port_index="1" component_pin="c0_ddr4_dqs1_t"/>
				<pin_map port_index="2" component_pin="c0_ddr4_dqs2_t"/>
                <pin_map port_index="3" component_pin="c0_ddr4_dqs3_t"/>
				<pin_map port_index="4" component_pin="c0_ddr4_dqs4_t"/>
                <pin_map port_index="5" component_pin="c0_ddr4_dqs5_t"/>
				<pin_map port_index="6" component_pin="c0_ddr4_dqs6_t"/>
                <pin_map port_index="7" component_pin="c0_ddr4_dqs7_t"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="ODT" physical_port="c0_ddr4_odt" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_odt"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="RESET_N" physical_port="c0_ddr4_reset_n" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="c0_ddr4_reset_n"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
	    <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <parameters>
            <parameter name="rst_polarity" value="1"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RESET" physical_port="reset" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="CPU_RESET"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
	    <interface mode="master" name="dip_switches_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_8bits" preset_proc="dip_switches_8bits_preset">
          <description>8-position user DIP Switch</description>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="dip_switches_tri_i" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_DIP_SW0"/>
                <pin_map port_index="1" component_pin="GPIO_DIP_SW1"/>
                <pin_map port_index="2" component_pin="GPIO_DIP_SW2"/>
                <pin_map port_index="3" component_pin="GPIO_DIP_SW3"/>
				<pin_map port_index="4" component_pin="GPIO_DIP_SW4"/>
                <pin_map port_index="5" component_pin="GPIO_DIP_SW5"/>
                <pin_map port_index="6" component_pin="GPIO_DIP_SW6"/>
                <pin_map port_index="7" component_pin="GPIO_DIP_SW7"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_8bits_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_LED_0_LS"/>
                <pin_map port_index="1" component_pin="GPIO_LED_1_LS"/>
                <pin_map port_index="2" component_pin="GPIO_LED_2_LS"/>
                <pin_map port_index="3" component_pin="GPIO_LED_3_LS"/>
                <pin_map port_index="4" component_pin="GPIO_LED_4_LS"/>
                <pin_map port_index="5" component_pin="GPIO_LED_5_LS"/>
                <pin_map port_index="6" component_pin="GPIO_LED_6_LS"/>
                <pin_map port_index="7" component_pin="GPIO_LED_7_LS"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
		<interface mode="master" name="push_buttons_5bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="push_buttons_5bits" preset_proc="push_buttons_5bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_I" physical_port="push_buttons_5bits_tri" dir="in" left="4" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="GPIO_SW_C"/>
                <pin_map port_index="1" component_pin="GPIO_SW_W"/>
                <pin_map port_index="2" component_pin="GPIO_SW_S"/>
                <pin_map port_index="3" component_pin="GPIO_SW_E"/>
                <pin_map port_index="4" component_pin="GPIO_SW_N"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
       </interfaces>
	  
    </component>
	
    <component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>

	<component name="default_sysclk1_300mhz" display_name="300 MHZ sysclk" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI570" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>SI570 based User programmable differential 300 MHz Clock. Can be used for DDR4 input system clock</description>
      <parameters>
        <parameter name="frequency" value="300000000"/>
      </parameters>
    </component>
	
	
 	<component name="default_sysclk2_125mhz" display_name="125 MHZ LVDS clk" type="chip"  sub_type="system_clock"  major_group="Clock Sources" part_name="SI5341B" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>PL HP Bank GC input with external termination</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>

	<component name="default_sysclk3_100mhz" display_name="100 MHZ LVDS clk" type="chip"  sub_type="system_clock"  major_group="Clock Sources" part_name="SI5341B" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>PL HP Bank GC input with external termination</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component> 


<!-- 	<component name="user_mgt_si570" display_name="156.25 MHZ MGT clk" type="chip" sub_type="mgt_clock"  major_group="Clock Sources" part_name="SI5341B" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>Programmable GTY REF CLOCK with 156.25MHz default frequency</description>
      <parameters>
        <parameter name="frequency" value="156250000"/>
      </parameters>
    </component> -->	
		

    <component name="uart2_pl" display_name="UART" type="chip" sub_type="uart" major_group="Miscellaneous" part_name="FT4232HL_LQFP64" vendor="FTDI">
      <description>PL UART </description>
      <pins>
        <pin index="0" name="rs232_uart_USB_TX" iostandard="LVCMOS18"/>
        <pin index="1" name="rs232_uart_USB_RX" iostandard="LVCMOS18"/>
      </pins>
    </component>
	
	<component name="iic0_pl" display_name="PL IIC0" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>PL I2C0</description>
    </component>
	
    <component name="iic1_pl" display_name="PL IIC1" type="chip" sub_type="mux" major_group="Miscellaneous">
      <description>PL I2C1</description>
    </component>
	
    <component name="ddr4_sdram" display_name="DDR4 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A512M16JY-075E" vendor="Micron" spec_url="https://www.micron.com/parts/dram/ddr4-sdram/mt40a512m16jy-075e-ait">
      <description>8Gb DDR4 SDRAM memory SODIMM</description>
      <parameters>
        <parameter name="ddr_type" value="ddr4"/>
        <parameter name="size" value="8Gb"/>
      </parameters>
	  
	  <component_modes>
	   <component_mode name="ddr4_sdram" display_name="ddr4_sdram">
          <interfaces>
            <interface name="ddr4_sdram"/>
			<interface name="default_sysclk1_300mhz" optional="true"/>
          </interfaces>
        </component_mode>
	  </component_modes>
	  
    </component>
	
    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset" part_name="TCA9548APWR" vendor="TI">
      <description>CPU Reset Push Button, Active High</description>
    </component>
	
    <component name="dip_switches_8bits" display_name="DIP switches" type="chip" sub_type="switch" major_group="General Purpose Input or Output" part_name="SDA08H1SBD" vendor="CandK" spec_url="www.ck-components.com">
      <description>DIP Switches 7 to 0</description>
    </component>

    <component name="led_8bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LEDs, 7 to 0, Active High</description>
    </component>

    <component name="push_buttons_5bits" display_name="Push buttons" type="chip" sub_type="push_button" major_group="General Purpose Input or Output" part_name="TL3301EF100QG" vendor="ESwitch">
      <description>Push Buttons, C W E S N, Active High</description>
    </component>
	
    </components>
	
  <jtag_chains>
  
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
  
  <connections>
  
	<connection name="part0_uart2_pl" component1="part0" component2="uart2_pl">
      <connection_map name="part0_rs232_uart_1" typical_delay="5" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_iic0_pl" component1="part0" component2="iic0_pl">
      <connection_map name="part0_iic0_pl" typical_delay="5" c1_st_index="2" c1_end_index="3" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_iic1_pl" component1="part0" component2="iic1_pl">
      <connection_map name="part0_iic1_pl" typical_delay="5" c1_st_index="4" c1_end_index="5" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
    <connection name="part0_ddr_sdram" component1="part0" component2="ddr4_sdram">
      <connection_map name="part0_ddr_sdram_pl" typical_delay="5" c1_st_index="6" c1_end_index="121" c2_st_index="0" c2_end_index="115"/>
    </connection>
	

    <connection name="part0_dip_switches_8bits" component1="part0" component2="dip_switches_8bits">
      <connection_map name="part0_dip_switches_8bits_1" typical_delay="5" c1_st_index="130" c1_end_index="137" c2_st_index="0" c2_end_index="7"/>
    </connection>
	
    <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
      <connection_map name="part0_led_8bits_1" typical_delay="5" c1_st_index="140" c1_end_index="147" c2_st_index="0" c2_end_index="7"/>
    </connection>
	
    <connection name="part0_push_buttons_5bits" component1="part0" component2="push_buttons_5bits">
      <connection_map name="part0_push_buttons_5bits_1" typical_delay="5" c1_st_index="150" c1_end_index="154" c2_st_index="0" c2_end_index="4"/>
    </connection>
	

    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" typical_delay="5" c1_st_index="160" c1_end_index="160" component2="reset" c2_st_index="0" c2_end_index="0"/>
    </connection>
	
    <connection name="part0_default_sysclk1_300mhz" component1="part0" component2="default_sysclk1_300mhz">
      <connection_map name="part0_default_300mhz_sysclk_1" typical_delay="5" c1_st_index="161" c1_end_index="162" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_default_sysclk2_125mhz" component1="part0" component2="default_sysclk2_125mhz">
      <connection_map name="part0_default_sysclk2_125mhz" typical_delay="5" c1_st_index="163" c1_end_index="164" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
	<connection name="part0_default_sysclk3_100mhz" component1="part0" component2="default_sysclk3_100mhz">
      <connection_map name="part0_default_sysclk3_100mhz_1" typical_delay="5" c1_st_index="165" c1_end_index="166" c2_st_index="0" c2_end_index="1"/>
    </connection>
	
<!-- 	<connection name="part0_user_mgt_si570" component1="part0" component2="user_mgt_si570">
      <connection_map name="part0_user_mgt_si570_1" typical_delay="5" c1_st_index="167" c1_end_index="168" c2_st_index="0" c2_end_index="1"/>
    </connection>  -->   	
		
	
  </connections>
  
<ip_associated_rules>
  <ip_associated_rule name="default">
  
    <ip vendor="xilinx.com" library="ip" name="ddr4" version="*" ip_interface="C0_SYS_CLK">
      <associated_board_interfaces>
			<associated_board_interface name="default_sysclk1_300mhz" order="0"/> 
      </associated_board_interfaces>
    </ip>
	

  </ip_associated_rule>
</ip_associated_rules>
</board>

