	clear		dir = 'test';		facomp.name = 'fa';	facomp.generics = [];	facomp.inputs(1).name = 'in1';	facomp.inputs(1).type.class = 0;	facomp.inputs(2).name = 'in2';	facomp.inputs(2).type.class = 0;	facomp.inputs(3).name = 'in3';	facomp.inputs(3).type.class = 0;	facomp.outputs(1).name = 'outs';	facomp.outputs(1).type.class = 0;	facomp.outputs(2).name = 'outc';	facomp.outputs(2).type.class = 0;	faif = facomp;	facomp.arch.class = 0;		rccomp.name = 'rc';	rccomp.generics = [];	rccomp.inputs(1).name = 'x1';	rccomp.inputs(1).type.class = 1;	rccomp.inputs(1).type.width = 2;	rccomp.inputs(2).name = 'x2';	rccomp.inputs(2).type.class = 1;	rccomp.inputs(2).type.width = 2;	rccomp.outputs(1).name = 'y';	rccomp.outputs(1).type.class = 1;	rccomp.outputs(1).type.width = 3;	rccomp.arch.class = 1;	rccomp.arch.components = faif;	rccomp.arch.signals(1).name = 'cin1';	rccomp.arch.signals(1).type.class = 0;	rccomp.arch.signals(2).name = 'cin2';	rccomp.arch.signals(2).type.class = 0;		i1.type = 'fa';	i1.generics = [];	i1.inputs(1).formal = 'in1';	i1.inputs(1).actual.name = 'x1';	i1.inputs(1).actual.type.class = 1;	i1.inputs(1).actual.type.width = 2;	i1.inputs(1).actual.mod = 0;	i1.inputs(2).formal = 'in2';	i1.inputs(2).actual.name = 'x2';	i1.inputs(2).actual.type.class = 1;	i1.inputs(2).actual.type.width = 2;	i1.inputs(2).actual.mod = 0;	i1.inputs(3).formal = 'in3';	i1.inputs(3).actual.name = 'cin1';	i1.inputs(3).actual.type.class = 0;	i1.outputs(1).formal = 'outs';	i1.outputs(1).actual.name = 'y';	i1.outputs(1).actual.type.class = 1;	i1.outputs(1).actual.type.width = 3;	i1.outputs(1).actual.mod = 0;	i1.outputs(2).formal = 'outc';	i1.outputs(2).actual.name = 'cin2';	i1.outputs(2).actual.type.class = 0;		i2.type = 'fa';	i2.generics = [];	i2.inputs(1).formal = 'in1';	i2.inputs(1).actual.name = 'x1';	i2.inputs(1).actual.type.class = 1;	i2.inputs(1).actual.type.width = 2;	i2.inputs(1).actual.mod = 1;	i2.inputs(2).formal = 'in2';	i2.inputs(2).actual.name = 'x2';	i2.inputs(2).actual.type.class = 1;	i2.inputs(2).actual.type.width = 2;	i2.inputs(2).actual.mod = 1;	i2.inputs(3).formal = 'in3';	i2.inputs(3).actual.name = 'cin2';	i2.inputs(3).actual.type.class = 0;	i2.outputs(1).formal = 'outs';	i2.outputs(1).actual.name = 'y';	i2.outputs(1).actual.type.class = 1;	i2.outputs(1).actual.type.width = 3;	i2.outputs(1).actual.mod = 1;	i2.outputs(2).formal = 'outc';	i2.outputs(2).actual.name = 'y';	i2.outputs(2).actual.type.class = 1;	i2.outputs(2).actual.type.width = 3;	i2.outputs(2).actual.mod = 2;		rccomp.arch.instances = [i1,i2];	rccomp.arch.assignments(1).class = 0;	rccomp.arch.assignments(1).dest.name = 'cin1';	rccomp.arch.assignments(1).dest.type.class = 0;	rccomp.arch.assignments(1).constant = '''0''';		hdlspec.top = 'rc';	hdlspec.components = [facomp,rccomp];		hdlconf.leafstub = 1;	