rfpower 
bypass aware instruction scheduling register file power reduction 
bypass
aware
instruction
scheduling
register
file
power
reduction
sanghyun
park
aviral
shrivastava
nikil
dutt
alex
nicolau
eugene
earlie
yunheung
paek
lctes
2006
proceedings
international
conference
languages
compilers
tools
embedded
systems
abstract
since
register
files
suffer
highest
power
densities
within
processors
designers
investigated
several
architectural
strategies
register
file
power
reduction
including
demand
rf
read
register
file
read
operand
value
available
bypasses
however
show
paper
significant
additional
reductions
register
file
power
consumption
can
obtained
scheduling
instructions
transfer
operands
via
bypasses
rather
reading
register
file
instruction
scheduling
requires
compiler
cognizant
bypasses
processor
pipeline
paper
develop
several
bypass
aware
instruction
scheduling
heuristics
varying
time
complexity
study
effectiveness
intel
xscale
processor
pipeline
running
mibench
benchmarks
experimental
results
show
additional
power
consumption
reductions
26
average
12
register
file
power
reduction
achieved
existing
techniques
center
embedded
computer
systems
department
information
computer
science
university
california
irvine
soar
group
school
electrical
engineering
seoul
national
university
seoul
korea
strategic
cad
labs
intel
corporation
hudson
massachussets
