
stm32_simple-foc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c74c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001978  0800c8f0  0800c8f0  0000d8f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e268  0800e268  00010260  2**0
                  CONTENTS
  4 .ARM          00000008  0800e268  0800e268  0000f268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e270  0800e270  00010260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e270  0800e270  0000f270  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e274  0800e274  0000f274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000260  20000000  0800e278  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b08  20000260  0800e4d8  00010260  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d68  0800e4d8  00010d68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010260  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001547a  00000000  00000000  00010290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031e5  00000000  00000000  0002570a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  000288f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fdf  00000000  00000000  00029d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fc9  00000000  00000000  0002ad1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001946a  00000000  00000000  00043ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000953eb  00000000  00000000  0005d152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f253d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ad0  00000000  00000000  000f2580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000f9050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000260 	.word	0x20000260
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800c8d4 	.word	0x0800c8d4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000264 	.word	0x20000264
 80001dc:	0800c8d4 	.word	0x0800c8d4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <spi_calc_event_parity>:
uint16_t write(uint16_t reg_addr, uint16_t data);

/* Private Functions ********************************************************/

uint8_t spi_calc_event_parity(uint16_t value)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	80fb      	strh	r3, [r7, #6]
  uint8_t cnt = 0;
 8000ffe:	2300      	movs	r3, #0
 8001000:	73fb      	strb	r3, [r7, #15]

  for (uint8_t i = 0; i < 16; i++)
 8001002:	2300      	movs	r3, #0
 8001004:	73bb      	strb	r3, [r7, #14]
 8001006:	e00d      	b.n	8001024 <spi_calc_event_parity+0x30>
  {
    if (value & 0x1)
 8001008:	88fb      	ldrh	r3, [r7, #6]
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	2b00      	cmp	r3, #0
 8001010:	d002      	beq.n	8001018 <spi_calc_event_parity+0x24>
    {
      cnt++;
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	3301      	adds	r3, #1
 8001016:	73fb      	strb	r3, [r7, #15]
    }
    value >>= 1;
 8001018:	88fb      	ldrh	r3, [r7, #6]
 800101a:	085b      	lsrs	r3, r3, #1
 800101c:	80fb      	strh	r3, [r7, #6]
  for (uint8_t i = 0; i < 16; i++)
 800101e:	7bbb      	ldrb	r3, [r7, #14]
 8001020:	3301      	adds	r3, #1
 8001022:	73bb      	strb	r3, [r7, #14]
 8001024:	7bbb      	ldrb	r3, [r7, #14]
 8001026:	2b0f      	cmp	r3, #15
 8001028:	d9ee      	bls.n	8001008 <spi_calc_event_parity+0x14>
  }

  return cnt & 0x1;
 800102a:	7bfb      	ldrb	r3, [r7, #15]
 800102c:	f003 0301 	and.w	r3, r3, #1
 8001030:	b2db      	uxtb	r3, r3
}
 8001032:	4618      	mov	r0, r3
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <read>:

uint16_t read(const uint16_t reg_addr)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	4603      	mov	r3, r0
 8001048:	80fb      	strh	r3, [r7, #6]
  uint8_t data[2];

  uint16_t command = 0b0100000000000000;
 800104a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800104e:	81fb      	strh	r3, [r7, #14]
  command          = command | reg_addr;
 8001050:	89fa      	ldrh	r2, [r7, #14]
 8001052:	88fb      	ldrh	r3, [r7, #6]
 8001054:	4313      	orrs	r3, r2
 8001056:	81fb      	strh	r3, [r7, #14]

  command |= (uint16_t)spi_calc_event_parity(command) << 15;
 8001058:	89fb      	ldrh	r3, [r7, #14]
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff ffca 	bl	8000ff4 <spi_calc_event_parity>
 8001060:	4603      	mov	r3, r0
 8001062:	03db      	lsls	r3, r3, #15
 8001064:	b21a      	sxth	r2, r3
 8001066:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800106a:	4313      	orrs	r3, r2
 800106c:	b21b      	sxth	r3, r3
 800106e:	81fb      	strh	r3, [r7, #14]

  data[1] = command & 0xFF;
 8001070:	89fb      	ldrh	r3, [r7, #14]
 8001072:	b2db      	uxtb	r3, r3
 8001074:	737b      	strb	r3, [r7, #13]
  data[0] = command >> 8 & 0xFF;
 8001076:	89fb      	ldrh	r3, [r7, #14]
 8001078:	0a1b      	lsrs	r3, r3, #8
 800107a:	b29b      	uxth	r3, r3
 800107c:	b2db      	uxtb	r3, r3
 800107e:	733b      	strb	r3, [r7, #12]

  EN_SPI;
 8001080:	4b25      	ldr	r3, [pc, #148]	@ (8001118 <read+0xd8>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a25      	ldr	r2, [pc, #148]	@ (800111c <read+0xdc>)
 8001086:	8811      	ldrh	r1, [r2, #0]
 8001088:	2200      	movs	r2, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f003 f850 	bl	8004130 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&ss_hspi, (uint8_t *)&data, 2, 0xFFFF);
 8001090:	f107 010c 	add.w	r1, r7, #12
 8001094:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001098:	2202      	movs	r2, #2
 800109a:	4821      	ldr	r0, [pc, #132]	@ (8001120 <read+0xe0>)
 800109c:	f004 fa4b 	bl	8005536 <HAL_SPI_Transmit>
  DIS_SPI;
 80010a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001118 <read+0xd8>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a1d      	ldr	r2, [pc, #116]	@ (800111c <read+0xdc>)
 80010a6:	8811      	ldrh	r1, [r2, #0]
 80010a8:	2201      	movs	r2, #1
 80010aa:	4618      	mov	r0, r3
 80010ac:	f003 f840 	bl	8004130 <HAL_GPIO_WritePin>

  EN_SPI;
 80010b0:	4b19      	ldr	r3, [pc, #100]	@ (8001118 <read+0xd8>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a19      	ldr	r2, [pc, #100]	@ (800111c <read+0xdc>)
 80010b6:	8811      	ldrh	r1, [r2, #0]
 80010b8:	2200      	movs	r2, #0
 80010ba:	4618      	mov	r0, r3
 80010bc:	f003 f838 	bl	8004130 <HAL_GPIO_WritePin>
  HAL_SPI_Receive(&ss_hspi, (uint8_t *)&data, 2, 0xFFFF);
 80010c0:	f107 010c 	add.w	r1, r7, #12
 80010c4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010c8:	2202      	movs	r2, #2
 80010ca:	4815      	ldr	r0, [pc, #84]	@ (8001120 <read+0xe0>)
 80010cc:	f004 fb77 	bl	80057be <HAL_SPI_Receive>
  DIS_SPI;
 80010d0:	4b11      	ldr	r3, [pc, #68]	@ (8001118 <read+0xd8>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a11      	ldr	r2, [pc, #68]	@ (800111c <read+0xdc>)
 80010d6:	8811      	ldrh	r1, [r2, #0]
 80010d8:	2201      	movs	r2, #1
 80010da:	4618      	mov	r0, r3
 80010dc:	f003 f828 	bl	8004130 <HAL_GPIO_WritePin>

  if (data[1] & 0x40)
 80010e0:	7b7b      	ldrb	r3, [r7, #13]
 80010e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <read+0xb2>
  {
    err_flg = 1;
 80010ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <read+0xe4>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	701a      	strb	r2, [r3, #0]
 80010f0:	e002      	b.n	80010f8 <read+0xb8>
  }
  else
  {
    err_flg = 0;
 80010f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <read+0xe4>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]
  }

  return ((data[1] & 0xFF) << 8 | data[0] & 0xFF) & ~0xC000;
 80010f8:	7b7b      	ldrb	r3, [r7, #13]
 80010fa:	021b      	lsls	r3, r3, #8
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	7b3b      	ldrb	r3, [r7, #12]
 8001100:	b21b      	sxth	r3, r3
 8001102:	4313      	orrs	r3, r2
 8001104:	b21b      	sxth	r3, r3
 8001106:	b29b      	uxth	r3, r3
 8001108:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800110c:	b29b      	uxth	r3, r3
}
 800110e:	4618      	mov	r0, r3
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	2000027c 	.word	0x2000027c
 800111c:	20000280 	.word	0x20000280
 8001120:	20000284 	.word	0x20000284
 8001124:	200002dc 	.word	0x200002dc

08001128 <as5048a_init>:
/* Public Functions *********************************************************/

void as5048a_init(const SPI_HandleTypeDef *hspi,
                  GPIO_TypeDef *           spi_cs_port,
                  const uint16_t           spi_cs_pin)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	4613      	mov	r3, r2
 8001134:	80fb      	strh	r3, [r7, #6]
  ss_hspi = *hspi;
 8001136:	4a09      	ldr	r2, [pc, #36]	@ (800115c <as5048a_init+0x34>)
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4610      	mov	r0, r2
 800113c:	4619      	mov	r1, r3
 800113e:	2358      	movs	r3, #88	@ 0x58
 8001140:	461a      	mov	r2, r3
 8001142:	f007 ff54 	bl	8008fee <memcpy>
  cs_port = spi_cs_port;
 8001146:	4a06      	ldr	r2, [pc, #24]	@ (8001160 <as5048a_init+0x38>)
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	6013      	str	r3, [r2, #0]
  cs_pin  = spi_cs_pin;
 800114c:	4a05      	ldr	r2, [pc, #20]	@ (8001164 <as5048a_init+0x3c>)
 800114e:	88fb      	ldrh	r3, [r7, #6]
 8001150:	8013      	strh	r3, [r2, #0]
}
 8001152:	bf00      	nop
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	20000284 	.word	0x20000284
 8001160:	2000027c 	.word	0x2000027c
 8001164:	20000280 	.word	0x20000280

08001168 <get_angle>:

float get_angle(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
  const float current_angle = (float)read(AS5048A_ANGLE) * ((float)360 /
 800116e:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff ff64 	bl	8001040 <read>
 8001178:	4603      	mov	r3, r0
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001182:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80011b0 <get_angle+0x48>
 8001186:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118a:	edc7 7a01 	vstr	s15, [r7, #4]
    16383);

  return current_angle * _PI / 180.0f;
 800118e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001192:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80011b4 <get_angle+0x4c>
 8001196:	ee67 7a87 	vmul.f32	s15, s15, s14
 800119a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80011b8 <get_angle+0x50>
 800119e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011a2:	eef0 7a66 	vmov.f32	s15, s13
}
 80011a6:	eeb0 0a67 	vmov.f32	s0, s15
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	3cb402d0 	.word	0x3cb402d0
 80011b4:	40490fdb 	.word	0x40490fdb
 80011b8:	43340000 	.word	0x43340000

080011bc <get_vel_foc>:

float get_vel_foc(const float dt)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	ed87 0a01 	vstr	s0, [r7, #4]
  const float angle = get_angle();
 80011c6:	f7ff ffcf 	bl	8001168 <get_angle>
 80011ca:	ed87 0a02 	vstr	s0, [r7, #8]

  float diff = angle - zero_angle;
 80011ce:	4b20      	ldr	r3, [pc, #128]	@ (8001250 <get_vel_foc+0x94>)
 80011d0:	edd3 7a00 	vldr	s15, [r3]
 80011d4:	ed97 7a02 	vldr	s14, [r7, #8]
 80011d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011dc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (diff > _PI)
 80011e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80011e4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001254 <get_vel_foc+0x98>
 80011e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011f0:	dd08      	ble.n	8001204 <get_vel_foc+0x48>
  {
    diff -= _PI;
 80011f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80011f6:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001254 <get_vel_foc+0x98>
 80011fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80011fe:	edc7 7a03 	vstr	s15, [r7, #12]
 8001202:	e010      	b.n	8001226 <get_vel_foc+0x6a>
  }
  else if (diff < -_PI)
 8001204:	edd7 7a03 	vldr	s15, [r7, #12]
 8001208:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001258 <get_vel_foc+0x9c>
 800120c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001210:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001214:	d507      	bpl.n	8001226 <get_vel_foc+0x6a>
  {
    diff += _PI;
 8001216:	edd7 7a03 	vldr	s15, [r7, #12]
 800121a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001254 <get_vel_foc+0x98>
 800121e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001222:	edc7 7a03 	vstr	s15, [r7, #12]
  }

  vel = diff / dt;
 8001226:	edd7 6a03 	vldr	s13, [r7, #12]
 800122a:	ed97 7a01 	vldr	s14, [r7, #4]
 800122e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001232:	4b0a      	ldr	r3, [pc, #40]	@ (800125c <get_vel_foc+0xa0>)
 8001234:	edc3 7a00 	vstr	s15, [r3]

  zero_angle = angle;
 8001238:	4a05      	ldr	r2, [pc, #20]	@ (8001250 <get_vel_foc+0x94>)
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	6013      	str	r3, [r2, #0]

  return vel;
 800123e:	4b07      	ldr	r3, [pc, #28]	@ (800125c <get_vel_foc+0xa0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	ee07 3a90 	vmov	s15, r3
}
 8001246:	eeb0 0a67 	vmov.f32	s0, s15
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	200002e0 	.word	0x200002e0
 8001254:	40490fdb 	.word	0x40490fdb
 8001258:	c0490fdb 	.word	0xc0490fdb
 800125c:	200002e4 	.word	0x200002e4

08001260 <get_vel>:

float get_vel(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  return vel;
 8001264:	4b04      	ldr	r3, [pc, #16]	@ (8001278 <get_vel+0x18>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	ee07 3a90 	vmov	s15, r3
}
 800126c:	eeb0 0a67 	vmov.f32	s0, s15
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	200002e4 	.word	0x200002e4

0800127c <set_pwm>:
uint16_t      foc_en_pin;

/* Public Functions *********************************************************/

void set_pwm(float ua, float ub, float uc)
{
 800127c:	b480      	push	{r7}
 800127e:	b087      	sub	sp, #28
 8001280:	af00      	add	r7, sp, #0
 8001282:	ed87 0a03 	vstr	s0, [r7, #12]
 8001286:	edc7 0a02 	vstr	s1, [r7, #8]
 800128a:	ed87 1a01 	vstr	s2, [r7, #4]
  /* Limit the voltage in the driver. */

  ua = _constrain(ua, 0.0f, driver_voltage_limit);
 800128e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001292:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129a:	d502      	bpl.n	80012a2 <set_pwm+0x26>
 800129c:	f04f 0300 	mov.w	r3, #0
 80012a0:	e00d      	b.n	80012be <set_pwm+0x42>
 80012a2:	4bae      	ldr	r3, [pc, #696]	@ (800155c <set_pwm+0x2e0>)
 80012a4:	edd3 7a00 	vldr	s15, [r3]
 80012a8:	ed97 7a03 	vldr	s14, [r7, #12]
 80012ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012b4:	dd02      	ble.n	80012bc <set_pwm+0x40>
 80012b6:	4ba9      	ldr	r3, [pc, #676]	@ (800155c <set_pwm+0x2e0>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	e000      	b.n	80012be <set_pwm+0x42>
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	60fb      	str	r3, [r7, #12]
  ub = _constrain(ub, 0.0f, driver_voltage_limit);
 80012c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80012c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012cc:	d502      	bpl.n	80012d4 <set_pwm+0x58>
 80012ce:	f04f 0300 	mov.w	r3, #0
 80012d2:	e00d      	b.n	80012f0 <set_pwm+0x74>
 80012d4:	4ba1      	ldr	r3, [pc, #644]	@ (800155c <set_pwm+0x2e0>)
 80012d6:	edd3 7a00 	vldr	s15, [r3]
 80012da:	ed97 7a02 	vldr	s14, [r7, #8]
 80012de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e6:	dd02      	ble.n	80012ee <set_pwm+0x72>
 80012e8:	4b9c      	ldr	r3, [pc, #624]	@ (800155c <set_pwm+0x2e0>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	e000      	b.n	80012f0 <set_pwm+0x74>
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	60bb      	str	r3, [r7, #8]
  uc = _constrain(uc, 0.0f, driver_voltage_limit);
 80012f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012fe:	d502      	bpl.n	8001306 <set_pwm+0x8a>
 8001300:	f04f 0300 	mov.w	r3, #0
 8001304:	e00d      	b.n	8001322 <set_pwm+0xa6>
 8001306:	4b95      	ldr	r3, [pc, #596]	@ (800155c <set_pwm+0x2e0>)
 8001308:	edd3 7a00 	vldr	s15, [r3]
 800130c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001310:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001318:	dd02      	ble.n	8001320 <set_pwm+0xa4>
 800131a:	4b90      	ldr	r3, [pc, #576]	@ (800155c <set_pwm+0x2e0>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	e000      	b.n	8001322 <set_pwm+0xa6>
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	607b      	str	r3, [r7, #4]

  /* Calculate duty cycle. */

  dc_a = _constrain(ua / voltage_power_supply, 0.0f, 1.0f);
 8001324:	4b8e      	ldr	r3, [pc, #568]	@ (8001560 <set_pwm+0x2e4>)
 8001326:	ed93 7a00 	vldr	s14, [r3]
 800132a:	edd7 6a03 	vldr	s13, [r7, #12]
 800132e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001332:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800133a:	d502      	bpl.n	8001342 <set_pwm+0xc6>
 800133c:	eddf 7a89 	vldr	s15, [pc, #548]	@ 8001564 <set_pwm+0x2e8>
 8001340:	e017      	b.n	8001372 <set_pwm+0xf6>
 8001342:	4b87      	ldr	r3, [pc, #540]	@ (8001560 <set_pwm+0x2e4>)
 8001344:	ed93 7a00 	vldr	s14, [r3]
 8001348:	edd7 6a03 	vldr	s13, [r7, #12]
 800134c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001350:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001354:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135c:	dd02      	ble.n	8001364 <set_pwm+0xe8>
 800135e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8001362:	e006      	b.n	8001372 <set_pwm+0xf6>
 8001364:	4b7e      	ldr	r3, [pc, #504]	@ (8001560 <set_pwm+0x2e4>)
 8001366:	ed93 7a00 	vldr	s14, [r3]
 800136a:	edd7 6a03 	vldr	s13, [r7, #12]
 800136e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001372:	4b7d      	ldr	r3, [pc, #500]	@ (8001568 <set_pwm+0x2ec>)
 8001374:	edc3 7a00 	vstr	s15, [r3]
  dc_b = _constrain(ub / voltage_power_supply, 0.0f, 1.0f);
 8001378:	4b79      	ldr	r3, [pc, #484]	@ (8001560 <set_pwm+0x2e4>)
 800137a:	ed93 7a00 	vldr	s14, [r3]
 800137e:	edd7 6a02 	vldr	s13, [r7, #8]
 8001382:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001386:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800138a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138e:	d502      	bpl.n	8001396 <set_pwm+0x11a>
 8001390:	eddf 7a74 	vldr	s15, [pc, #464]	@ 8001564 <set_pwm+0x2e8>
 8001394:	e017      	b.n	80013c6 <set_pwm+0x14a>
 8001396:	4b72      	ldr	r3, [pc, #456]	@ (8001560 <set_pwm+0x2e4>)
 8001398:	ed93 7a00 	vldr	s14, [r3]
 800139c:	edd7 6a02 	vldr	s13, [r7, #8]
 80013a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80013a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b0:	dd02      	ble.n	80013b8 <set_pwm+0x13c>
 80013b2:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80013b6:	e006      	b.n	80013c6 <set_pwm+0x14a>
 80013b8:	4b69      	ldr	r3, [pc, #420]	@ (8001560 <set_pwm+0x2e4>)
 80013ba:	ed93 7a00 	vldr	s14, [r3]
 80013be:	edd7 6a02 	vldr	s13, [r7, #8]
 80013c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013c6:	4b69      	ldr	r3, [pc, #420]	@ (800156c <set_pwm+0x2f0>)
 80013c8:	edc3 7a00 	vstr	s15, [r3]
  dc_c = _constrain(uc / voltage_power_supply, 0.0f, 1.0f);
 80013cc:	4b64      	ldr	r3, [pc, #400]	@ (8001560 <set_pwm+0x2e4>)
 80013ce:	ed93 7a00 	vldr	s14, [r3]
 80013d2:	edd7 6a01 	vldr	s13, [r7, #4]
 80013d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e2:	d502      	bpl.n	80013ea <set_pwm+0x16e>
 80013e4:	eddf 7a5f 	vldr	s15, [pc, #380]	@ 8001564 <set_pwm+0x2e8>
 80013e8:	e017      	b.n	800141a <set_pwm+0x19e>
 80013ea:	4b5d      	ldr	r3, [pc, #372]	@ (8001560 <set_pwm+0x2e4>)
 80013ec:	ed93 7a00 	vldr	s14, [r3]
 80013f0:	edd7 6a01 	vldr	s13, [r7, #4]
 80013f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80013fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001404:	dd02      	ble.n	800140c <set_pwm+0x190>
 8001406:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800140a:	e006      	b.n	800141a <set_pwm+0x19e>
 800140c:	4b54      	ldr	r3, [pc, #336]	@ (8001560 <set_pwm+0x2e4>)
 800140e:	ed93 7a00 	vldr	s14, [r3]
 8001412:	edd7 6a01 	vldr	s13, [r7, #4]
 8001416:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800141a:	4b55      	ldr	r3, [pc, #340]	@ (8001570 <set_pwm+0x2f4>)
 800141c:	edc3 7a00 	vstr	s15, [r3]

  /* PWM_A */

  uint32_t pwm_range = foc_htim1.Instance->ARR;
 8001420:	4b54      	ldr	r3, [pc, #336]	@ (8001574 <set_pwm+0x2f8>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001426:	617b      	str	r3, [r7, #20]

  __HAL_TIM_SET_COMPARE(&foc_htim1, ph_a_tim, dc_a * pwm_range);
 8001428:	4b53      	ldr	r3, [pc, #332]	@ (8001578 <set_pwm+0x2fc>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d111      	bne.n	8001454 <set_pwm+0x1d8>
 8001430:	697b      	ldr	r3, [r7, #20]
 8001432:	ee07 3a90 	vmov	s15, r3
 8001436:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800143a:	4b4b      	ldr	r3, [pc, #300]	@ (8001568 <set_pwm+0x2ec>)
 800143c:	edd3 7a00 	vldr	s15, [r3]
 8001440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001444:	4b4b      	ldr	r3, [pc, #300]	@ (8001574 <set_pwm+0x2f8>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800144c:	ee17 2a90 	vmov	r2, s15
 8001450:	635a      	str	r2, [r3, #52]	@ 0x34
 8001452:	e03c      	b.n	80014ce <set_pwm+0x252>
 8001454:	4b48      	ldr	r3, [pc, #288]	@ (8001578 <set_pwm+0x2fc>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b04      	cmp	r3, #4
 800145a:	d111      	bne.n	8001480 <set_pwm+0x204>
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	ee07 3a90 	vmov	s15, r3
 8001462:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001466:	4b40      	ldr	r3, [pc, #256]	@ (8001568 <set_pwm+0x2ec>)
 8001468:	edd3 7a00 	vldr	s15, [r3]
 800146c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001470:	4b40      	ldr	r3, [pc, #256]	@ (8001574 <set_pwm+0x2f8>)
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001478:	ee17 3a90 	vmov	r3, s15
 800147c:	6393      	str	r3, [r2, #56]	@ 0x38
 800147e:	e026      	b.n	80014ce <set_pwm+0x252>
 8001480:	4b3d      	ldr	r3, [pc, #244]	@ (8001578 <set_pwm+0x2fc>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2b08      	cmp	r3, #8
 8001486:	d111      	bne.n	80014ac <set_pwm+0x230>
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	ee07 3a90 	vmov	s15, r3
 800148e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001492:	4b35      	ldr	r3, [pc, #212]	@ (8001568 <set_pwm+0x2ec>)
 8001494:	edd3 7a00 	vldr	s15, [r3]
 8001498:	ee67 7a27 	vmul.f32	s15, s14, s15
 800149c:	4b35      	ldr	r3, [pc, #212]	@ (8001574 <set_pwm+0x2f8>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014a4:	ee17 3a90 	vmov	r3, s15
 80014a8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80014aa:	e010      	b.n	80014ce <set_pwm+0x252>
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	ee07 3a90 	vmov	s15, r3
 80014b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001568 <set_pwm+0x2ec>)
 80014b8:	edd3 7a00 	vldr	s15, [r3]
 80014bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c0:	4b2c      	ldr	r3, [pc, #176]	@ (8001574 <set_pwm+0x2f8>)
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014c8:	ee17 3a90 	vmov	r3, s15
 80014cc:	6413      	str	r3, [r2, #64]	@ 0x40

  /* PWM_B */

  pwm_range = foc_htim2.Instance->ARR;
 80014ce:	4b2b      	ldr	r3, [pc, #172]	@ (800157c <set_pwm+0x300>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014d4:	617b      	str	r3, [r7, #20]

  __HAL_TIM_SET_COMPARE(&foc_htim2, ph_b_tim, dc_b * pwm_range);
 80014d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001580 <set_pwm+0x304>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d111      	bne.n	8001502 <set_pwm+0x286>
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	ee07 3a90 	vmov	s15, r3
 80014e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014e8:	4b20      	ldr	r3, [pc, #128]	@ (800156c <set_pwm+0x2f0>)
 80014ea:	edd3 7a00 	vldr	s15, [r3]
 80014ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f2:	4b22      	ldr	r3, [pc, #136]	@ (800157c <set_pwm+0x300>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014fa:	ee17 2a90 	vmov	r2, s15
 80014fe:	635a      	str	r2, [r3, #52]	@ 0x34
 8001500:	e051      	b.n	80015a6 <set_pwm+0x32a>
 8001502:	4b1f      	ldr	r3, [pc, #124]	@ (8001580 <set_pwm+0x304>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	2b04      	cmp	r3, #4
 8001508:	d111      	bne.n	800152e <set_pwm+0x2b2>
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	ee07 3a90 	vmov	s15, r3
 8001510:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001514:	4b15      	ldr	r3, [pc, #84]	@ (800156c <set_pwm+0x2f0>)
 8001516:	edd3 7a00 	vldr	s15, [r3]
 800151a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800151e:	4b17      	ldr	r3, [pc, #92]	@ (800157c <set_pwm+0x300>)
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001526:	ee17 3a90 	vmov	r3, s15
 800152a:	6393      	str	r3, [r2, #56]	@ 0x38
 800152c:	e03b      	b.n	80015a6 <set_pwm+0x32a>
 800152e:	4b14      	ldr	r3, [pc, #80]	@ (8001580 <set_pwm+0x304>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2b08      	cmp	r3, #8
 8001534:	d126      	bne.n	8001584 <set_pwm+0x308>
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001540:	4b0a      	ldr	r3, [pc, #40]	@ (800156c <set_pwm+0x2f0>)
 8001542:	edd3 7a00 	vldr	s15, [r3]
 8001546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800154a:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <set_pwm+0x300>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001552:	ee17 3a90 	vmov	r3, s15
 8001556:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001558:	e025      	b.n	80015a6 <set_pwm+0x32a>
 800155a:	bf00      	nop
 800155c:	200002ec 	.word	0x200002ec
 8001560:	200002e8 	.word	0x200002e8
 8001564:	00000000 	.word	0x00000000
 8001568:	200002f0 	.word	0x200002f0
 800156c:	200002f4 	.word	0x200002f4
 8001570:	200002f8 	.word	0x200002f8
 8001574:	200002fc 	.word	0x200002fc
 8001578:	200003d4 	.word	0x200003d4
 800157c:	20000344 	.word	0x20000344
 8001580:	200003d8 	.word	0x200003d8
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	ee07 3a90 	vmov	s15, r3
 800158a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800158e:	4b34      	ldr	r3, [pc, #208]	@ (8001660 <set_pwm+0x3e4>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001598:	4b32      	ldr	r3, [pc, #200]	@ (8001664 <set_pwm+0x3e8>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015a0:	ee17 3a90 	vmov	r3, s15
 80015a4:	6413      	str	r3, [r2, #64]	@ 0x40

  /* PWM_C */

  pwm_range = foc_htim3.Instance->ARR;
 80015a6:	4b30      	ldr	r3, [pc, #192]	@ (8001668 <set_pwm+0x3ec>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015ac:	617b      	str	r3, [r7, #20]

  __HAL_TIM_SET_COMPARE(&foc_htim3, ph_c_tim, dc_c * pwm_range);
 80015ae:	4b2f      	ldr	r3, [pc, #188]	@ (800166c <set_pwm+0x3f0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d111      	bne.n	80015da <set_pwm+0x35e>
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	ee07 3a90 	vmov	s15, r3
 80015bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001670 <set_pwm+0x3f4>)
 80015c2:	edd3 7a00 	vldr	s15, [r3]
 80015c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ca:	4b27      	ldr	r3, [pc, #156]	@ (8001668 <set_pwm+0x3ec>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015d2:	ee17 2a90 	vmov	r2, s15
 80015d6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80015d8:	e03c      	b.n	8001654 <set_pwm+0x3d8>
  __HAL_TIM_SET_COMPARE(&foc_htim3, ph_c_tim, dc_c * pwm_range);
 80015da:	4b24      	ldr	r3, [pc, #144]	@ (800166c <set_pwm+0x3f0>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2b04      	cmp	r3, #4
 80015e0:	d111      	bne.n	8001606 <set_pwm+0x38a>
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	ee07 3a90 	vmov	s15, r3
 80015e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015ec:	4b20      	ldr	r3, [pc, #128]	@ (8001670 <set_pwm+0x3f4>)
 80015ee:	edd3 7a00 	vldr	s15, [r3]
 80015f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001668 <set_pwm+0x3ec>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015fe:	ee17 3a90 	vmov	r3, s15
 8001602:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001604:	e026      	b.n	8001654 <set_pwm+0x3d8>
  __HAL_TIM_SET_COMPARE(&foc_htim3, ph_c_tim, dc_c * pwm_range);
 8001606:	4b19      	ldr	r3, [pc, #100]	@ (800166c <set_pwm+0x3f0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2b08      	cmp	r3, #8
 800160c:	d111      	bne.n	8001632 <set_pwm+0x3b6>
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	ee07 3a90 	vmov	s15, r3
 8001614:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001618:	4b15      	ldr	r3, [pc, #84]	@ (8001670 <set_pwm+0x3f4>)
 800161a:	edd3 7a00 	vldr	s15, [r3]
 800161e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001622:	4b11      	ldr	r3, [pc, #68]	@ (8001668 <set_pwm+0x3ec>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800162a:	ee17 3a90 	vmov	r3, s15
 800162e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001630:	e010      	b.n	8001654 <set_pwm+0x3d8>
  __HAL_TIM_SET_COMPARE(&foc_htim3, ph_c_tim, dc_c * pwm_range);
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	ee07 3a90 	vmov	s15, r3
 8001638:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800163c:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <set_pwm+0x3f4>)
 800163e:	edd3 7a00 	vldr	s15, [r3]
 8001642:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001646:	4b08      	ldr	r3, [pc, #32]	@ (8001668 <set_pwm+0x3ec>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800164e:	ee17 3a90 	vmov	r3, s15
 8001652:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001654:	bf00      	nop
 8001656:	371c      	adds	r7, #28
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	200002f4 	.word	0x200002f4
 8001664:	20000344 	.word	0x20000344
 8001668:	2000038c 	.word	0x2000038c
 800166c:	200003dc 	.word	0x200003dc
 8001670:	200002f8 	.word	0x200002f8

08001674 <driver_init>:
                const uint32_t           ph_c_ch,
                GPIO_TypeDef *           en_port,
                const uint16_t           en_pin,
                const float              v_sup,
                const float              drv_v_lim)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b086      	sub	sp, #24
 8001678:	af00      	add	r7, sp, #0
 800167a:	6178      	str	r0, [r7, #20]
 800167c:	6139      	str	r1, [r7, #16]
 800167e:	60fa      	str	r2, [r7, #12]
 8001680:	60bb      	str	r3, [r7, #8]
 8001682:	ed87 0a01 	vstr	s0, [r7, #4]
 8001686:	edc7 0a00 	vstr	s1, [r7]
  foc_htim1            = *_htim1;
 800168a:	4a27      	ldr	r2, [pc, #156]	@ (8001728 <driver_init+0xb4>)
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	4610      	mov	r0, r2
 8001690:	4619      	mov	r1, r3
 8001692:	2348      	movs	r3, #72	@ 0x48
 8001694:	461a      	mov	r2, r3
 8001696:	f007 fcaa 	bl	8008fee <memcpy>
  foc_htim2            = *_htim2;
 800169a:	4a24      	ldr	r2, [pc, #144]	@ (800172c <driver_init+0xb8>)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	2348      	movs	r3, #72	@ 0x48
 80016a4:	461a      	mov	r2, r3
 80016a6:	f007 fca2 	bl	8008fee <memcpy>
  foc_htim3            = *_htim3;
 80016aa:	4a21      	ldr	r2, [pc, #132]	@ (8001730 <driver_init+0xbc>)
 80016ac:	6a3b      	ldr	r3, [r7, #32]
 80016ae:	4610      	mov	r0, r2
 80016b0:	4619      	mov	r1, r3
 80016b2:	2348      	movs	r3, #72	@ 0x48
 80016b4:	461a      	mov	r2, r3
 80016b6:	f007 fc9a 	bl	8008fee <memcpy>
  voltage_power_supply = v_sup;
 80016ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001734 <driver_init+0xc0>)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6013      	str	r3, [r2, #0]
  driver_voltage_limit = drv_v_lim > v_sup ? v_sup : drv_v_lim;
 80016c0:	ed97 7a00 	vldr	s14, [r7]
 80016c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80016c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d0:	dd01      	ble.n	80016d6 <driver_init+0x62>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	e000      	b.n	80016d8 <driver_init+0x64>
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	4a17      	ldr	r2, [pc, #92]	@ (8001738 <driver_init+0xc4>)
 80016da:	6013      	str	r3, [r2, #0]

  /* Store configured ports. */

  ph_a_tim = ph_a_ch;
 80016dc:	4a17      	ldr	r2, [pc, #92]	@ (800173c <driver_init+0xc8>)
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	6013      	str	r3, [r2, #0]
  ph_b_tim = ph_b_ch;
 80016e2:	4a17      	ldr	r2, [pc, #92]	@ (8001740 <driver_init+0xcc>)
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	6013      	str	r3, [r2, #0]
  ph_c_tim = ph_c_ch;
 80016e8:	4a16      	ldr	r2, [pc, #88]	@ (8001744 <driver_init+0xd0>)
 80016ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ec:	6013      	str	r3, [r2, #0]

  foc_en_port = en_port;
 80016ee:	4a16      	ldr	r2, [pc, #88]	@ (8001748 <driver_init+0xd4>)
 80016f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016f2:	6013      	str	r3, [r2, #0]
  foc_en_pin  = en_pin;
 80016f4:	4a15      	ldr	r2, [pc, #84]	@ (800174c <driver_init+0xd8>)
 80016f6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80016f8:	8013      	strh	r3, [r2, #0]

  HAL_TIM_PWM_Start(&foc_htim1, ph_a_tim);
 80016fa:	4b10      	ldr	r3, [pc, #64]	@ (800173c <driver_init+0xc8>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4619      	mov	r1, r3
 8001700:	4809      	ldr	r0, [pc, #36]	@ (8001728 <driver_init+0xb4>)
 8001702:	f004 fdc7 	bl	8006294 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&foc_htim2, ph_b_tim);
 8001706:	4b0e      	ldr	r3, [pc, #56]	@ (8001740 <driver_init+0xcc>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	4619      	mov	r1, r3
 800170c:	4807      	ldr	r0, [pc, #28]	@ (800172c <driver_init+0xb8>)
 800170e:	f004 fdc1 	bl	8006294 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&foc_htim3, ph_c_tim);
 8001712:	4b0c      	ldr	r3, [pc, #48]	@ (8001744 <driver_init+0xd0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4619      	mov	r1, r3
 8001718:	4805      	ldr	r0, [pc, #20]	@ (8001730 <driver_init+0xbc>)
 800171a:	f004 fdbb 	bl	8006294 <HAL_TIM_PWM_Start>

  return 1;
 800171e:	2301      	movs	r3, #1
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	200002fc 	.word	0x200002fc
 800172c:	20000344 	.word	0x20000344
 8001730:	2000038c 	.word	0x2000038c
 8001734:	200002e8 	.word	0x200002e8
 8001738:	200002ec 	.word	0x200002ec
 800173c:	200003d4 	.word	0x200003d4
 8001740:	200003d8 	.word	0x200003d8
 8001744:	200003dc 	.word	0x200003dc
 8001748:	200003e0 	.word	0x200003e0
 800174c:	200003e4 	.word	0x200003e4

08001750 <driver_enable>:

void driver_enable(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(foc_en_port, foc_en_pin, GPIO_PIN_SET);
 8001754:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <driver_enable+0x28>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a08      	ldr	r2, [pc, #32]	@ (800177c <driver_enable+0x2c>)
 800175a:	8811      	ldrh	r1, [r2, #0]
 800175c:	2201      	movs	r2, #1
 800175e:	4618      	mov	r0, r3
 8001760:	f002 fce6 	bl	8004130 <HAL_GPIO_WritePin>

  set_pwm(0, 0, 0);
 8001764:	ed9f 1a06 	vldr	s2, [pc, #24]	@ 8001780 <driver_enable+0x30>
 8001768:	eddf 0a05 	vldr	s1, [pc, #20]	@ 8001780 <driver_enable+0x30>
 800176c:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001780 <driver_enable+0x30>
 8001770:	f7ff fd84 	bl	800127c <set_pwm>
}
 8001774:	bf00      	nop
 8001776:	bd80      	pop	{r7, pc}
 8001778:	200003e0 	.word	0x200003e0
 800177c:	200003e4 	.word	0x200003e4
 8001780:	00000000 	.word	0x00000000

08001784 <vel_open_loop>:
int   align_sensor(void);

/* Private Functions ********************************************************/

float vel_open_loop(const float target_vel, float dt)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	ed87 0a01 	vstr	s0, [r7, #4]
 800178e:	edc7 0a00 	vstr	s1, [r7]
  if (dt <= 0 || dt > 0.5f)
 8001792:	edd7 7a00 	vldr	s15, [r7]
 8001796:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800179a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179e:	d908      	bls.n	80017b2 <vel_open_loop+0x2e>
 80017a0:	edd7 7a00 	vldr	s15, [r7]
 80017a4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80017a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b0:	dd01      	ble.n	80017b6 <vel_open_loop+0x32>
  {
    dt = 1e-3f;
 80017b2:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <vel_open_loop+0x98>)
 80017b4:	603b      	str	r3, [r7, #0]
  }

  shaft_angle = _normalize_angle(shaft_angle + target_vel * dt);
 80017b6:	ed97 7a01 	vldr	s14, [r7, #4]
 80017ba:	edd7 7a00 	vldr	s15, [r7]
 80017be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80017c2:	4b17      	ldr	r3, [pc, #92]	@ (8001820 <vel_open_loop+0x9c>)
 80017c4:	edd3 7a00 	vldr	s15, [r3]
 80017c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017cc:	eeb0 0a67 	vmov.f32	s0, s15
 80017d0:	f000 fb3a 	bl	8001e48 <_normalize_angle>
 80017d4:	eef0 7a40 	vmov.f32	s15, s0
 80017d8:	4b11      	ldr	r3, [pc, #68]	@ (8001820 <vel_open_loop+0x9c>)
 80017da:	edc3 7a00 	vstr	s15, [r3]

  //  shaft_velocity = target_vel;

  const float uq = motor_voltage_limit;
 80017de:	4b11      	ldr	r3, [pc, #68]	@ (8001824 <vel_open_loop+0xa0>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	60fb      	str	r3, [r7, #12]

  set_phrase_voltage(uq, 0, _electricalAngle(shaft_angle, pole_pairs));
 80017e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001820 <vel_open_loop+0x9c>)
 80017e6:	edd3 7a00 	vldr	s15, [r3]
 80017ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001828 <vel_open_loop+0xa4>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	eeb0 0a67 	vmov.f32	s0, s15
 80017f4:	f000 fc24 	bl	8002040 <_electricalAngle>
 80017f8:	eef0 7a40 	vmov.f32	s15, s0
 80017fc:	eeb0 1a67 	vmov.f32	s2, s15
 8001800:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 800182c <vel_open_loop+0xa8>
 8001804:	ed97 0a03 	vldr	s0, [r7, #12]
 8001808:	f000 f812 	bl	8001830 <set_phrase_voltage>

  return uq;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	ee07 3a90 	vmov	s15, r3
}
 8001812:	eeb0 0a67 	vmov.f32	s0, s15
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	3a83126f 	.word	0x3a83126f
 8001820:	200003e8 	.word	0x200003e8
 8001824:	200003f4 	.word	0x200003f4
 8001828:	2000045c 	.word	0x2000045c
 800182c:	00000000 	.word	0x00000000

08001830 <set_phrase_voltage>:

void set_phrase_voltage(const float uq, const float ud, const float andel_el)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08c      	sub	sp, #48	@ 0x30
 8001834:	af00      	add	r7, sp, #0
 8001836:	ed87 0a03 	vstr	s0, [r7, #12]
 800183a:	edc7 0a02 	vstr	s1, [r7, #8]
 800183e:	ed87 1a01 	vstr	s2, [r7, #4]
  float center;
  //  int   sector;
  float _ca, _sa;

  switch (foc_mod)
 8001842:	4b70      	ldr	r3, [pc, #448]	@ (8001a04 <set_phrase_voltage+0x1d4>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b01      	cmp	r3, #1
 8001848:	f200 80c5 	bhi.w	80019d6 <set_phrase_voltage+0x1a6>
  {
    case SINE_PWM:
    case SPACE_VEC_PWM:
      _sincos(andel_el, &_sa, &_ca);
 800184c:	f107 0214 	add.w	r2, r7, #20
 8001850:	f107 0310 	add.w	r3, r7, #16
 8001854:	4611      	mov	r1, r2
 8001856:	4618      	mov	r0, r3
 8001858:	ed97 0a01 	vldr	s0, [r7, #4]
 800185c:	f000 fb2a 	bl	8001eb4 <_sincos>

      u_alpha = _ca * ud - _sa * uq;
 8001860:	ed97 7a05 	vldr	s14, [r7, #20]
 8001864:	edd7 7a02 	vldr	s15, [r7, #8]
 8001868:	ee27 7a27 	vmul.f32	s14, s14, s15
 800186c:	edd7 6a04 	vldr	s13, [r7, #16]
 8001870:	edd7 7a03 	vldr	s15, [r7, #12]
 8001874:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001878:	ee77 7a67 	vsub.f32	s15, s14, s15
 800187c:	4b62      	ldr	r3, [pc, #392]	@ (8001a08 <set_phrase_voltage+0x1d8>)
 800187e:	edc3 7a00 	vstr	s15, [r3]
      u_beta  = _sa * ud + _ca * uq;
 8001882:	ed97 7a04 	vldr	s14, [r7, #16]
 8001886:	edd7 7a02 	vldr	s15, [r7, #8]
 800188a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800188e:	edd7 6a05 	vldr	s13, [r7, #20]
 8001892:	edd7 7a03 	vldr	s15, [r7, #12]
 8001896:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800189a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800189e:	4b5b      	ldr	r3, [pc, #364]	@ (8001a0c <set_phrase_voltage+0x1dc>)
 80018a0:	edc3 7a00 	vstr	s15, [r3]

      ua = u_alpha;
 80018a4:	4b58      	ldr	r3, [pc, #352]	@ (8001a08 <set_phrase_voltage+0x1d8>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a59      	ldr	r2, [pc, #356]	@ (8001a10 <set_phrase_voltage+0x1e0>)
 80018aa:	6013      	str	r3, [r2, #0]
      ub = -0.5f * u_alpha + _SQRT3_2 * u_beta;
 80018ac:	4b56      	ldr	r3, [pc, #344]	@ (8001a08 <set_phrase_voltage+0x1d8>)
 80018ae:	edd3 7a00 	vldr	s15, [r3]
 80018b2:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80018b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018ba:	4b54      	ldr	r3, [pc, #336]	@ (8001a0c <set_phrase_voltage+0x1dc>)
 80018bc:	edd3 7a00 	vldr	s15, [r3]
 80018c0:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8001a14 <set_phrase_voltage+0x1e4>
 80018c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80018c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018cc:	4b52      	ldr	r3, [pc, #328]	@ (8001a18 <set_phrase_voltage+0x1e8>)
 80018ce:	edc3 7a00 	vstr	s15, [r3]
      uc = -0.5f * u_alpha - _SQRT3_2 * u_beta;
 80018d2:	4b4d      	ldr	r3, [pc, #308]	@ (8001a08 <set_phrase_voltage+0x1d8>)
 80018d4:	edd3 7a00 	vldr	s15, [r3]
 80018d8:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 80018dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018e0:	4b4a      	ldr	r3, [pc, #296]	@ (8001a0c <set_phrase_voltage+0x1dc>)
 80018e2:	edd3 7a00 	vldr	s15, [r3]
 80018e6:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 8001a14 <set_phrase_voltage+0x1e4>
 80018ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80018ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018f2:	4b4a      	ldr	r3, [pc, #296]	@ (8001a1c <set_phrase_voltage+0x1ec>)
 80018f4:	edc3 7a00 	vstr	s15, [r3]

      center = driver_voltage_limit / 2;
 80018f8:	4b49      	ldr	r3, [pc, #292]	@ (8001a20 <set_phrase_voltage+0x1f0>)
 80018fa:	ed93 7a00 	vldr	s14, [r3]
 80018fe:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001902:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001906:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // TODO: Add Space Vector PWM if clause

      if (!modulation_centered)
 800190a:	4b46      	ldr	r3, [pc, #280]	@ (8001a24 <set_phrase_voltage+0x1f4>)
 800190c:	f993 3000 	ldrsb.w	r3, [r3]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d141      	bne.n	8001998 <set_phrase_voltage+0x168>
      {
        const float umin = min(ua, min(ub, uc));
 8001914:	4b3e      	ldr	r3, [pc, #248]	@ (8001a10 <set_phrase_voltage+0x1e0>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	62bb      	str	r3, [r7, #40]	@ 0x28
 800191a:	4b3f      	ldr	r3, [pc, #252]	@ (8001a18 <set_phrase_voltage+0x1e8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001920:	4b3e      	ldr	r3, [pc, #248]	@ (8001a1c <set_phrase_voltage+0x1ec>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	623b      	str	r3, [r7, #32]
 8001926:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800192a:	edd7 7a08 	vldr	s15, [r7, #32]
 800192e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001936:	d501      	bpl.n	800193c <set_phrase_voltage+0x10c>
 8001938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193a:	e000      	b.n	800193e <set_phrase_voltage+0x10e>
 800193c:	6a3b      	ldr	r3, [r7, #32]
 800193e:	61fb      	str	r3, [r7, #28]
 8001940:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001944:	edd7 7a07 	vldr	s15, [r7, #28]
 8001948:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800194c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001950:	d501      	bpl.n	8001956 <set_phrase_voltage+0x126>
 8001952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001954:	e000      	b.n	8001958 <set_phrase_voltage+0x128>
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	61bb      	str	r3, [r7, #24]

        ua -= umin;
 800195a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a10 <set_phrase_voltage+0x1e0>)
 800195c:	ed93 7a00 	vldr	s14, [r3]
 8001960:	edd7 7a06 	vldr	s15, [r7, #24]
 8001964:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001968:	4b29      	ldr	r3, [pc, #164]	@ (8001a10 <set_phrase_voltage+0x1e0>)
 800196a:	edc3 7a00 	vstr	s15, [r3]
        ub -= umin;
 800196e:	4b2a      	ldr	r3, [pc, #168]	@ (8001a18 <set_phrase_voltage+0x1e8>)
 8001970:	ed93 7a00 	vldr	s14, [r3]
 8001974:	edd7 7a06 	vldr	s15, [r7, #24]
 8001978:	ee77 7a67 	vsub.f32	s15, s14, s15
 800197c:	4b26      	ldr	r3, [pc, #152]	@ (8001a18 <set_phrase_voltage+0x1e8>)
 800197e:	edc3 7a00 	vstr	s15, [r3]
        uc -= umin;
 8001982:	4b26      	ldr	r3, [pc, #152]	@ (8001a1c <set_phrase_voltage+0x1ec>)
 8001984:	ed93 7a00 	vldr	s14, [r3]
 8001988:	edd7 7a06 	vldr	s15, [r7, #24]
 800198c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001990:	4b22      	ldr	r3, [pc, #136]	@ (8001a1c <set_phrase_voltage+0x1ec>)
 8001992:	edc3 7a00 	vstr	s15, [r3]
      {
        ua += center;
        ub += center;
        uc += center;
      }
      break;
 8001996:	e01f      	b.n	80019d8 <set_phrase_voltage+0x1a8>
        ua += center;
 8001998:	4b1d      	ldr	r3, [pc, #116]	@ (8001a10 <set_phrase_voltage+0x1e0>)
 800199a:	ed93 7a00 	vldr	s14, [r3]
 800199e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80019a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a10 <set_phrase_voltage+0x1e0>)
 80019a8:	edc3 7a00 	vstr	s15, [r3]
        ub += center;
 80019ac:	4b1a      	ldr	r3, [pc, #104]	@ (8001a18 <set_phrase_voltage+0x1e8>)
 80019ae:	ed93 7a00 	vldr	s14, [r3]
 80019b2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80019b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ba:	4b17      	ldr	r3, [pc, #92]	@ (8001a18 <set_phrase_voltage+0x1e8>)
 80019bc:	edc3 7a00 	vstr	s15, [r3]
        uc += center;
 80019c0:	4b16      	ldr	r3, [pc, #88]	@ (8001a1c <set_phrase_voltage+0x1ec>)
 80019c2:	ed93 7a00 	vldr	s14, [r3]
 80019c6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80019ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ce:	4b13      	ldr	r3, [pc, #76]	@ (8001a1c <set_phrase_voltage+0x1ec>)
 80019d0:	edc3 7a00 	vstr	s15, [r3]
      break;
 80019d4:	e000      	b.n	80019d8 <set_phrase_voltage+0x1a8>

    default:
      break;
 80019d6:	bf00      	nop
  }

  set_pwm(ua, ub, uc);
 80019d8:	4b0d      	ldr	r3, [pc, #52]	@ (8001a10 <set_phrase_voltage+0x1e0>)
 80019da:	edd3 7a00 	vldr	s15, [r3]
 80019de:	4b0e      	ldr	r3, [pc, #56]	@ (8001a18 <set_phrase_voltage+0x1e8>)
 80019e0:	ed93 7a00 	vldr	s14, [r3]
 80019e4:	4b0d      	ldr	r3, [pc, #52]	@ (8001a1c <set_phrase_voltage+0x1ec>)
 80019e6:	edd3 6a00 	vldr	s13, [r3]
 80019ea:	eeb0 1a66 	vmov.f32	s2, s13
 80019ee:	eef0 0a47 	vmov.f32	s1, s14
 80019f2:	eeb0 0a67 	vmov.f32	s0, s15
 80019f6:	f7ff fc41 	bl	800127c <set_pwm>
}
 80019fa:	bf00      	nop
 80019fc:	3730      	adds	r7, #48	@ 0x30
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200003f8 	.word	0x200003f8
 8001a08:	200003fc 	.word	0x200003fc
 8001a0c:	20000400 	.word	0x20000400
 8001a10:	20000450 	.word	0x20000450
 8001a14:	3f5db3d7 	.word	0x3f5db3d7
 8001a18:	20000454 	.word	0x20000454
 8001a1c:	20000458 	.word	0x20000458
 8001a20:	200002ec 	.word	0x200002ec
 8001a24:	20000000 	.word	0x20000000

08001a28 <align_sensor>:

int align_sensor(void)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b088      	sub	sp, #32
 8001a2c:	af00      	add	r7, sp, #0
  ss_dir                    = UNKNOWN;
 8001a2e:	4b6b      	ldr	r3, [pc, #428]	@ (8001bdc <align_sensor+0x1b4>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	701a      	strb	r2, [r3, #0]
  const float voltage_align = voltage_sensor_align;
 8001a34:	4b6a      	ldr	r3, [pc, #424]	@ (8001be0 <align_sensor+0x1b8>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	617b      	str	r3, [r7, #20]

  /* Find natural direction. */

  for (int i = 0; i <= 500; i++)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61fb      	str	r3, [r7, #28]
 8001a3e:	e020      	b.n	8001a82 <align_sensor+0x5a>
  {
    const float angle = _3PI_2 + _2PI * (float)i / 500.0f;
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	ee07 3a90 	vmov	s15, r3
 8001a46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a4a:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001be4 <align_sensor+0x1bc>
 8001a4e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a52:	eddf 6a65 	vldr	s13, [pc, #404]	@ 8001be8 <align_sensor+0x1c0>
 8001a56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a5a:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8001bec <align_sensor+0x1c4>
 8001a5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a62:	edc7 7a00 	vstr	s15, [r7]
    set_phrase_voltage(voltage_align, 0, angle);
 8001a66:	ed97 1a00 	vldr	s2, [r7]
 8001a6a:	eddf 0a61 	vldr	s1, [pc, #388]	@ 8001bf0 <align_sensor+0x1c8>
 8001a6e:	ed97 0a05 	vldr	s0, [r7, #20]
 8001a72:	f7ff fedd 	bl	8001830 <set_phrase_voltage>
    HAL_Delay(2);
 8001a76:	2002      	movs	r0, #2
 8001a78:	f001 fff6 	bl	8003a68 <HAL_Delay>
  for (int i = 0; i <= 500; i++)
 8001a7c:	69fb      	ldr	r3, [r7, #28]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	61fb      	str	r3, [r7, #28]
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001a88:	ddda      	ble.n	8001a40 <align_sensor+0x18>
  }

  const float mid_angle = get_angle();
 8001a8a:	f7ff fb6d 	bl	8001168 <get_angle>
 8001a8e:	ed87 0a04 	vstr	s0, [r7, #16]

  for (int i = 500; i >= 0; i--)
 8001a92:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001a96:	61bb      	str	r3, [r7, #24]
 8001a98:	e020      	b.n	8001adc <align_sensor+0xb4>
  {
    const float angle = _3PI_2 + _2PI * (float)i / 500.0f;
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001aa4:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001be4 <align_sensor+0x1bc>
 8001aa8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001aac:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8001be8 <align_sensor+0x1c0>
 8001ab0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ab4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001bec <align_sensor+0x1c4>
 8001ab8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001abc:	edc7 7a01 	vstr	s15, [r7, #4]
    set_phrase_voltage(voltage_align, 0, angle);
 8001ac0:	ed97 1a01 	vldr	s2, [r7, #4]
 8001ac4:	eddf 0a4a 	vldr	s1, [pc, #296]	@ 8001bf0 <align_sensor+0x1c8>
 8001ac8:	ed97 0a05 	vldr	s0, [r7, #20]
 8001acc:	f7ff feb0 	bl	8001830 <set_phrase_voltage>
    HAL_Delay(2);
 8001ad0:	2002      	movs	r0, #2
 8001ad2:	f001 ffc9 	bl	8003a68 <HAL_Delay>
  for (int i = 500; i >= 0; i--)
 8001ad6:	69bb      	ldr	r3, [r7, #24]
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	61bb      	str	r3, [r7, #24]
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	dadb      	bge.n	8001a9a <align_sensor+0x72>
  }

  const float end_angle = get_angle();
 8001ae2:	f7ff fb41 	bl	8001168 <get_angle>
 8001ae6:	ed87 0a03 	vstr	s0, [r7, #12]

  HAL_Delay(200);
 8001aea:	20c8      	movs	r0, #200	@ 0xc8
 8001aec:	f001 ffbc 	bl	8003a68 <HAL_Delay>

  const float moved = fabsf(mid_angle - end_angle);
 8001af0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001af4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001af8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001afc:	eef0 7ae7 	vabs.f32	s15, s15
 8001b00:	edc7 7a02 	vstr	s15, [r7, #8]
  if (moved < MIN_ANGLE_DETECT_MOVEMENT)
 8001b04:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b08:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001bf4 <align_sensor+0x1cc>
 8001b0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b14:	d501      	bpl.n	8001b1a <align_sensor+0xf2>
  {
    return 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	e05c      	b.n	8001bd4 <align_sensor+0x1ac>
  }

  if (mid_angle < end_angle)
 8001b1a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2a:	d503      	bpl.n	8001b34 <align_sensor+0x10c>
  {
    ss_dir = CCW;
 8001b2c:	4b2b      	ldr	r3, [pc, #172]	@ (8001bdc <align_sensor+0x1b4>)
 8001b2e:	22ff      	movs	r2, #255	@ 0xff
 8001b30:	701a      	strb	r2, [r3, #0]
 8001b32:	e002      	b.n	8001b3a <align_sensor+0x112>
  }
  else
  {
    ss_dir = CW;
 8001b34:	4b29      	ldr	r3, [pc, #164]	@ (8001bdc <align_sensor+0x1b4>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	701a      	strb	r2, [r3, #0]
  }

  pp_check_result = !(fabsf(moved * (float)pole_pairs - _2PI) > 0.5f);
 8001b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf8 <align_sensor+0x1d0>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	ee07 3a90 	vmov	s15, r3
 8001b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b46:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b4e:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001be4 <align_sensor+0x1bc>
 8001b52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b56:	eef0 7ae7 	vabs.f32	s15, s15
 8001b5a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001b5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b66:	bfcc      	ite	gt
 8001b68:	2301      	movgt	r3, #1
 8001b6a:	2300      	movle	r3, #0
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	f083 0301 	eor.w	r3, r3, #1
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	b2da      	uxtb	r2, r3
 8001b7a:	4b20      	ldr	r3, [pc, #128]	@ (8001bfc <align_sensor+0x1d4>)
 8001b7c:	701a      	strb	r2, [r3, #0]
  if (pp_check_result == false)
 8001b7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001bfc <align_sensor+0x1d4>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	f083 0301 	eor.w	r3, r3, #1
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <align_sensor+0x168>
  {
    return 0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	e021      	b.n	8001bd4 <align_sensor+0x1ac>
  }

  /* Set zero electric angle. */

  set_phrase_voltage(voltage_align, 0, _3PI_2);
 8001b90:	ed9f 1a16 	vldr	s2, [pc, #88]	@ 8001bec <align_sensor+0x1c4>
 8001b94:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8001bf0 <align_sensor+0x1c8>
 8001b98:	ed97 0a05 	vldr	s0, [r7, #20]
 8001b9c:	f7ff fe48 	bl	8001830 <set_phrase_voltage>
  HAL_Delay(700);
 8001ba0:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001ba4:	f001 ff60 	bl	8003a68 <HAL_Delay>

  zero_electric_angle = get_angle();
 8001ba8:	f7ff fade 	bl	8001168 <get_angle>
 8001bac:	eef0 7a40 	vmov.f32	s15, s0
 8001bb0:	4b13      	ldr	r3, [pc, #76]	@ (8001c00 <align_sensor+0x1d8>)
 8001bb2:	edc3 7a00 	vstr	s15, [r3]

  HAL_Delay(20);
 8001bb6:	2014      	movs	r0, #20
 8001bb8:	f001 ff56 	bl	8003a68 <HAL_Delay>

  set_phrase_voltage(0, 0, 0);
 8001bbc:	ed9f 1a0c 	vldr	s2, [pc, #48]	@ 8001bf0 <align_sensor+0x1c8>
 8001bc0:	eddf 0a0b 	vldr	s1, [pc, #44]	@ 8001bf0 <align_sensor+0x1c8>
 8001bc4:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8001bf0 <align_sensor+0x1c8>
 8001bc8:	f7ff fe32 	bl	8001830 <set_phrase_voltage>
  HAL_Delay(200);
 8001bcc:	20c8      	movs	r0, #200	@ 0xc8
 8001bce:	f001 ff4b 	bl	8003a68 <HAL_Delay>
  return 1;
 8001bd2:	2301      	movs	r3, #1
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3720      	adds	r7, #32
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20000415 	.word	0x20000415
 8001be0:	20000448 	.word	0x20000448
 8001be4:	40c90fdb 	.word	0x40c90fdb
 8001be8:	43fa0000 	.word	0x43fa0000
 8001bec:	4096cbe4 	.word	0x4096cbe4
 8001bf0:	00000000 	.word	0x00000000
 8001bf4:	3d7ecfa9 	.word	0x3d7ecfa9
 8001bf8:	2000045c 	.word	0x2000045c
 8001bfc:	20000416 	.word	0x20000416
 8001c00:	20000418 	.word	0x20000418

08001c04 <bldc_open_loop_init>:
 * @param mot_v_lim BLDC motor voltage limit.
 * @return 1 if success.
 */
uint8_t bldc_open_loop_init(const uint8_t pp,
                            const float   mot_v_lim)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	ed87 0a00 	vstr	s0, [r7]
 8001c10:	71fb      	strb	r3, [r7, #7]
  motor_voltage_limit = mot_v_lim > driver_voltage_limit
 8001c12:	4b16      	ldr	r3, [pc, #88]	@ (8001c6c <bldc_open_loop_init+0x68>)
 8001c14:	edd3 7a00 	vldr	s15, [r3]
                          ? driver_voltage_limit
                          : mot_v_lim;
 8001c18:	ed97 7a00 	vldr	s14, [r7]
 8001c1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c24:	dd02      	ble.n	8001c2c <bldc_open_loop_init+0x28>
 8001c26:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <bldc_open_loop_init+0x68>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	e000      	b.n	8001c2e <bldc_open_loop_init+0x2a>
 8001c2c:	683b      	ldr	r3, [r7, #0]
  motor_voltage_limit = mot_v_lim > driver_voltage_limit
 8001c2e:	4a10      	ldr	r2, [pc, #64]	@ (8001c70 <bldc_open_loop_init+0x6c>)
 8001c30:	6013      	str	r3, [r2, #0]

  motor_controller = VELOCITY_OPENLOOP;
 8001c32:	4b10      	ldr	r3, [pc, #64]	@ (8001c74 <bldc_open_loop_init+0x70>)
 8001c34:	2203      	movs	r2, #3
 8001c36:	701a      	strb	r2, [r3, #0]
  pole_pairs       = pp;
 8001c38:	79fb      	ldrb	r3, [r7, #7]
 8001c3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001c78 <bldc_open_loop_init+0x74>)
 8001c3c:	6013      	str	r3, [r2, #0]

  voltage.q = 0;
 8001c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001c7c <bldc_open_loop_init+0x78>)
 8001c40:	f04f 0200 	mov.w	r2, #0
 8001c44:	605a      	str	r2, [r3, #4]
  voltage.d = 0;
 8001c46:	4b0d      	ldr	r3, [pc, #52]	@ (8001c7c <bldc_open_loop_init+0x78>)
 8001c48:	f04f 0200 	mov.w	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]

  bldc_enable();
 8001c4e:	f000 f82d 	bl	8001cac <bldc_enable>

  sensor = 0;
 8001c52:	4b0b      	ldr	r3, [pc, #44]	@ (8001c80 <bldc_open_loop_init+0x7c>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	701a      	strb	r2, [r3, #0]

  HAL_Delay(500);
 8001c58:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c5c:	f001 ff04 	bl	8003a68 <HAL_Delay>

  return 1;
 8001c60:	2301      	movs	r3, #1
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200002ec 	.word	0x200002ec
 8001c70:	200003f4 	.word	0x200003f4
 8001c74:	2000044c 	.word	0x2000044c
 8001c78:	2000045c 	.word	0x2000045c
 8001c7c:	2000040c 	.word	0x2000040c
 8001c80:	20000414 	.word	0x20000414

08001c84 <foc_init>:

  return 1;
}

int foc_init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
  int rslt = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	607b      	str	r3, [r7, #4]

  if (sensor)
 8001c8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <foc_init+0x24>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d002      	beq.n	8001c9c <foc_init+0x18>
  {
    rslt = align_sensor();
 8001c96:	f7ff fec7 	bl	8001a28 <align_sensor>
 8001c9a:	6078      	str	r0, [r7, #4]
  }

  return rslt;
 8001c9c:	687b      	ldr	r3, [r7, #4]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20000414 	.word	0x20000414

08001cac <bldc_enable>:

void bldc_enable(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  driver_enable();
 8001cb0:	f7ff fd4e 	bl	8001750 <driver_enable>

  enabled = 1;
 8001cb4:	4b02      	ldr	r3, [pc, #8]	@ (8001cc0 <bldc_enable+0x14>)
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	701a      	strb	r2, [r3, #0]
}
 8001cba:	bf00      	nop
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	20000404 	.word	0x20000404

08001cc4 <bldc_move>:

  enabled = 0;
}

void bldc_move(const float target, const float dt)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	ed87 0a01 	vstr	s0, [r7, #4]
 8001cce:	edc7 0a00 	vstr	s1, [r7]
  shaft_velocity = lpf_calc(&bldc_lpf, get_vel_foc(dt), dt);
 8001cd2:	ed97 0a00 	vldr	s0, [r7]
 8001cd6:	f7ff fa71 	bl	80011bc <get_vel_foc>
 8001cda:	eef0 7a40 	vmov.f32	s15, s0
 8001cde:	edd7 0a00 	vldr	s1, [r7]
 8001ce2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ce6:	4827      	ldr	r0, [pc, #156]	@ (8001d84 <bldc_move+0xc0>)
 8001ce8:	f000 f9c0 	bl	800206c <lpf_calc>
 8001cec:	eef0 7a40 	vmov.f32	s15, s0
 8001cf0:	4b25      	ldr	r3, [pc, #148]	@ (8001d88 <bldc_move+0xc4>)
 8001cf2:	edc3 7a00 	vstr	s15, [r3]

  if (!enabled)
 8001cf6:	4b25      	ldr	r3, [pc, #148]	@ (8001d8c <bldc_move+0xc8>)
 8001cf8:	f993 3000 	ldrsb.w	r3, [r3]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d03c      	beq.n	8001d7a <bldc_move+0xb6>
  {
    return;
  }

  switch (motor_controller)
 8001d00:	4b23      	ldr	r3, [pc, #140]	@ (8001d90 <bldc_move+0xcc>)
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d002      	beq.n	8001d0e <bldc_move+0x4a>
 8001d08:	2b03      	cmp	r3, #3
 8001d0a:	d020      	beq.n	8001d4e <bldc_move+0x8a>
      voltage.q = vel_open_loop(shaft_velocity_sp, dt);
      voltage.d = 0;
      break;

    default:
      break;
 8001d0c:	e036      	b.n	8001d7c <bldc_move+0xb8>
      shaft_velocity_sp = target;
 8001d0e:	4a21      	ldr	r2, [pc, #132]	@ (8001d94 <bldc_move+0xd0>)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6013      	str	r3, [r2, #0]
      current_sp = pid_calculate(&bldc_pid,
 8001d14:	4b1f      	ldr	r3, [pc, #124]	@ (8001d94 <bldc_move+0xd0>)
 8001d16:	ed93 7a00 	vldr	s14, [r3]
 8001d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d88 <bldc_move+0xc4>)
 8001d1c:	edd3 7a00 	vldr	s15, [r3]
 8001d20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d24:	edd7 0a00 	vldr	s1, [r7]
 8001d28:	eeb0 0a67 	vmov.f32	s0, s15
 8001d2c:	481a      	ldr	r0, [pc, #104]	@ (8001d98 <bldc_move+0xd4>)
 8001d2e:	f000 ff7b 	bl	8002c28 <pid_calculate>
 8001d32:	eef0 7a40 	vmov.f32	s15, s0
 8001d36:	4b19      	ldr	r3, [pc, #100]	@ (8001d9c <bldc_move+0xd8>)
 8001d38:	edc3 7a00 	vstr	s15, [r3]
      voltage.q = current_sp;
 8001d3c:	4b17      	ldr	r3, [pc, #92]	@ (8001d9c <bldc_move+0xd8>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a17      	ldr	r2, [pc, #92]	@ (8001da0 <bldc_move+0xdc>)
 8001d42:	6053      	str	r3, [r2, #4]
      voltage.d = 0;
 8001d44:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <bldc_move+0xdc>)
 8001d46:	f04f 0200 	mov.w	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
      break;
 8001d4c:	e016      	b.n	8001d7c <bldc_move+0xb8>
      shaft_velocity_sp = target;
 8001d4e:	4a11      	ldr	r2, [pc, #68]	@ (8001d94 <bldc_move+0xd0>)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6013      	str	r3, [r2, #0]
      voltage.q = vel_open_loop(shaft_velocity_sp, dt);
 8001d54:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <bldc_move+0xd0>)
 8001d56:	edd3 7a00 	vldr	s15, [r3]
 8001d5a:	edd7 0a00 	vldr	s1, [r7]
 8001d5e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d62:	f7ff fd0f 	bl	8001784 <vel_open_loop>
 8001d66:	eef0 7a40 	vmov.f32	s15, s0
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001da0 <bldc_move+0xdc>)
 8001d6c:	edc3 7a01 	vstr	s15, [r3, #4]
      voltage.d = 0;
 8001d70:	4b0b      	ldr	r3, [pc, #44]	@ (8001da0 <bldc_move+0xdc>)
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
      break;
 8001d78:	e000      	b.n	8001d7c <bldc_move+0xb8>
    return;
 8001d7a:	bf00      	nop
  }
}
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20000440 	.word	0x20000440
 8001d88:	200003f0 	.word	0x200003f0
 8001d8c:	20000404 	.word	0x20000404
 8001d90:	2000044c 	.word	0x2000044c
 8001d94:	20000408 	.word	0x20000408
 8001d98:	20000420 	.word	0x20000420
 8001d9c:	2000041c 	.word	0x2000041c
 8001da0:	2000040c 	.word	0x2000040c

08001da4 <loop_foc>:

void loop_foc(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	ed2d 8b02 	vpush	{d8}
 8001daa:	af00      	add	r7, sp, #0
  if (motor_controller == VELOCITY_OPENLOOP ||
 8001dac:	4b20      	ldr	r3, [pc, #128]	@ (8001e30 <loop_foc+0x8c>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b03      	cmp	r3, #3
 8001db2:	d035      	beq.n	8001e20 <loop_foc+0x7c>
    motor_controller == ANGLE_OPENLOOP)
 8001db4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e30 <loop_foc+0x8c>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
  if (motor_controller == VELOCITY_OPENLOOP ||
 8001db8:	2b04      	cmp	r3, #4
 8001dba:	d031      	beq.n	8001e20 <loop_foc+0x7c>
  {
    return;
  }

  if (!enabled)
 8001dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e34 <loop_foc+0x90>)
 8001dbe:	f993 3000 	ldrsb.w	r3, [r3]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d02e      	beq.n	8001e24 <loop_foc+0x80>
  {
    return;
  }

  electrical_angle = (float)(ss_dir * pole_pairs) *
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e38 <loop_foc+0x94>)
 8001dc8:	f993 3000 	ldrsb.w	r3, [r3]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	4b1b      	ldr	r3, [pc, #108]	@ (8001e3c <loop_foc+0x98>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	fb02 f303 	mul.w	r3, r2, r3
 8001dd6:	ee07 3a90 	vmov	s15, r3
 8001dda:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
    _normalize_angle(get_angle());
 8001dde:	f7ff f9c3 	bl	8001168 <get_angle>
 8001de2:	eef0 7a40 	vmov.f32	s15, s0
 8001de6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dea:	f000 f82d 	bl	8001e48 <_normalize_angle>
 8001dee:	eef0 7a40 	vmov.f32	s15, s0
  electrical_angle = (float)(ss_dir * pole_pairs) *
 8001df2:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001df6:	4b12      	ldr	r3, [pc, #72]	@ (8001e40 <loop_foc+0x9c>)
 8001df8:	edc3 7a00 	vstr	s15, [r3]

  set_phrase_voltage(voltage.q, voltage.d, electrical_angle);
 8001dfc:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <loop_foc+0xa0>)
 8001dfe:	edd3 7a01 	vldr	s15, [r3, #4]
 8001e02:	4b10      	ldr	r3, [pc, #64]	@ (8001e44 <loop_foc+0xa0>)
 8001e04:	ed93 7a00 	vldr	s14, [r3]
 8001e08:	4b0d      	ldr	r3, [pc, #52]	@ (8001e40 <loop_foc+0x9c>)
 8001e0a:	edd3 6a00 	vldr	s13, [r3]
 8001e0e:	eeb0 1a66 	vmov.f32	s2, s13
 8001e12:	eef0 0a47 	vmov.f32	s1, s14
 8001e16:	eeb0 0a67 	vmov.f32	s0, s15
 8001e1a:	f7ff fd09 	bl	8001830 <set_phrase_voltage>
 8001e1e:	e002      	b.n	8001e26 <loop_foc+0x82>
    return;
 8001e20:	bf00      	nop
 8001e22:	e000      	b.n	8001e26 <loop_foc+0x82>
    return;
 8001e24:	bf00      	nop
}
 8001e26:	46bd      	mov	sp, r7
 8001e28:	ecbd 8b02 	vpop	{d8}
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	2000044c 	.word	0x2000044c
 8001e34:	20000404 	.word	0x20000404
 8001e38:	20000415 	.word	0x20000415
 8001e3c:	2000045c 	.word	0x2000045c
 8001e40:	200003ec 	.word	0x200003ec
 8001e44:	2000040c 	.word	0x2000040c

08001e48 <_normalize_angle>:
#include "foc_utils.h"

/* Public Functions *********************************************************/

float _normalize_angle(const float angle)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	ed87 0a01 	vstr	s0, [r7, #4]
  const float a = fmod(angle, _2PI);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7fe fb80 	bl	8000558 <__aeabi_f2d>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	ed9f 1b12 	vldr	d1, [pc, #72]	@ 8001ea8 <_normalize_angle+0x60>
 8001e60:	ec43 2b10 	vmov	d0, r2, r3
 8001e64:	f00a fbfe 	bl	800c664 <fmod>
 8001e68:	ec53 2b10 	vmov	r2, r3, d0
 8001e6c:	4610      	mov	r0, r2
 8001e6e:	4619      	mov	r1, r3
 8001e70:	f7fe fec2 	bl	8000bf8 <__aeabi_d2f>
 8001e74:	4603      	mov	r3, r0
 8001e76:	60fb      	str	r3, [r7, #12]

  return a >= 0 ? a : a + _2PI;
 8001e78:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e84:	db02      	blt.n	8001e8c <_normalize_angle+0x44>
 8001e86:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e8a:	e005      	b.n	8001e98 <_normalize_angle+0x50>
 8001e8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e90:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001eb0 <_normalize_angle+0x68>
 8001e94:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8001e98:	eeb0 0a67 	vmov.f32	s0, s15
 8001e9c:	3710      	adds	r7, #16
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	f3af 8000 	nop.w
 8001ea8:	60000000 	.word	0x60000000
 8001eac:	401921fb 	.word	0x401921fb
 8001eb0:	40c90fdb 	.word	0x40c90fdb

08001eb4 <_sincos>:

void _sincos(const float a, float *s, float *c)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	ed87 0a03 	vstr	s0, [r7, #12]
 8001ebe:	60b8      	str	r0, [r7, #8]
 8001ec0:	6079      	str	r1, [r7, #4]
  *s = _sin(a);
 8001ec2:	ed97 0a03 	vldr	s0, [r7, #12]
 8001ec6:	f000 f813 	bl	8001ef0 <_sin>
 8001eca:	eef0 7a40 	vmov.f32	s15, s0
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	edc3 7a00 	vstr	s15, [r3]
  *c = _cos(a);
 8001ed4:	ed97 0a03 	vldr	s0, [r7, #12]
 8001ed8:	f000 f882 	bl	8001fe0 <_cos>
 8001edc:	eef0 7a40 	vmov.f32	s15, s0
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	edc3 7a00 	vstr	s15, [r3]
}
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
	...

08001ef0 <_sin>:

float _sin(float a)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b087      	sub	sp, #28
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	ed87 0a01 	vstr	s0, [r7, #4]
    32729,
    32758,
    32768
  };
  int32_t      t1, t2;
  unsigned int i    = (unsigned int)(a * (64 * 4 * 256.0f / _2PI));
 8001efa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001efe:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001fd4 <_sin+0xe4>
 8001f02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f0a:	ee17 3a90 	vmov	r3, s15
 8001f0e:	60fb      	str	r3, [r7, #12]
  const int    frac = i & 0xff;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	60bb      	str	r3, [r7, #8]
  i                 = i >> 8 & 0xff;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	0a1b      	lsrs	r3, r3, #8
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	60fb      	str	r3, [r7, #12]
  if (i < 64)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f22:	d80b      	bhi.n	8001f3c <_sin+0x4c>
  {
    t1 = (int32_t)sine_array[i];
 8001f24:	4a2c      	ldr	r2, [pc, #176]	@ (8001fd8 <_sin+0xe8>)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f2c:	617b      	str	r3, [r7, #20]
    t2 = (int32_t)sine_array[i + 1];
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	3301      	adds	r3, #1
 8001f32:	4a29      	ldr	r2, [pc, #164]	@ (8001fd8 <_sin+0xe8>)
 8001f34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	e033      	b.n	8001fa4 <_sin+0xb4>
  }
  else if (i < 128)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f40:	d80e      	bhi.n	8001f60 <_sin+0x70>
  {
    t1 = (int32_t)sine_array[128 - i];
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001f48:	4a23      	ldr	r2, [pc, #140]	@ (8001fd8 <_sin+0xe8>)
 8001f4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f4e:	617b      	str	r3, [r7, #20]
    t2 = (int32_t)sine_array[127 - i];
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8001f56:	4a20      	ldr	r2, [pc, #128]	@ (8001fd8 <_sin+0xe8>)
 8001f58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f5c:	613b      	str	r3, [r7, #16]
 8001f5e:	e021      	b.n	8001fa4 <_sin+0xb4>
  }
  else if (i < 192)
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2bbf      	cmp	r3, #191	@ 0xbf
 8001f64:	d80e      	bhi.n	8001f84 <_sin+0x94>
  {
    t1 = -(int32_t)sine_array[-128 + i];
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	3b80      	subs	r3, #128	@ 0x80
 8001f6a:	4a1b      	ldr	r2, [pc, #108]	@ (8001fd8 <_sin+0xe8>)
 8001f6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f70:	425b      	negs	r3, r3
 8001f72:	617b      	str	r3, [r7, #20]
    t2 = -(int32_t)sine_array[-127 + i];
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	3b7f      	subs	r3, #127	@ 0x7f
 8001f78:	4a17      	ldr	r2, [pc, #92]	@ (8001fd8 <_sin+0xe8>)
 8001f7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f7e:	425b      	negs	r3, r3
 8001f80:	613b      	str	r3, [r7, #16]
 8001f82:	e00f      	b.n	8001fa4 <_sin+0xb4>
  }
  else
  {
    t1 = -(int32_t)sine_array[256 - i];
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001f8a:	4a13      	ldr	r2, [pc, #76]	@ (8001fd8 <_sin+0xe8>)
 8001f8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f90:	425b      	negs	r3, r3
 8001f92:	617b      	str	r3, [r7, #20]
    t2 = -(int32_t)sine_array[255 - i];
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001f9a:	4a0f      	ldr	r2, [pc, #60]	@ (8001fd8 <_sin+0xe8>)
 8001f9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fa0:	425b      	negs	r3, r3
 8001fa2:	613b      	str	r3, [r7, #16]
  }

  return 1.0f / 32768.0f * (t1 + ((t2 - t1) * frac >> 8));
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	68ba      	ldr	r2, [r7, #8]
 8001fac:	fb02 f303 	mul.w	r3, r2, r3
 8001fb0:	121a      	asrs	r2, r3, #8
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	ee07 3a90 	vmov	s15, r3
 8001fba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fbe:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001fdc <_sin+0xec>
 8001fc2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001fc6:	eeb0 0a67 	vmov.f32	s0, s15
 8001fca:	371c      	adds	r7, #28
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	4622f983 	.word	0x4622f983
 8001fd8:	20000004 	.word	0x20000004
 8001fdc:	38000000 	.word	0x38000000

08001fe0 <_cos>:

float _cos(float a)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	ed87 0a01 	vstr	s0, [r7, #4]
  float a_sin = a + _PI_2;
 8001fea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fee:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002038 <_cos+0x58>
 8001ff2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ff6:	edc7 7a03 	vstr	s15, [r7, #12]
  a_sin       = a_sin > _2PI ? a_sin - _2PI : a_sin;
 8001ffa:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ffe:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800203c <_cos+0x5c>
 8002002:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800200a:	dd06      	ble.n	800201a <_cos+0x3a>
 800200c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002010:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800203c <_cos+0x5c>
 8002014:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002018:	e001      	b.n	800201e <_cos+0x3e>
 800201a:	edd7 7a03 	vldr	s15, [r7, #12]
 800201e:	edc7 7a03 	vstr	s15, [r7, #12]
  return _sin(a_sin);
 8002022:	ed97 0a03 	vldr	s0, [r7, #12]
 8002026:	f7ff ff63 	bl	8001ef0 <_sin>
 800202a:	eef0 7a40 	vmov.f32	s15, s0
}
 800202e:	eeb0 0a67 	vmov.f32	s0, s15
 8002032:	3710      	adds	r7, #16
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	3fc90fdb 	.word	0x3fc90fdb
 800203c:	40c90fdb 	.word	0x40c90fdb

08002040 <_electricalAngle>:

float _electricalAngle(float shaft_angle, int pole_pairs)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	ed87 0a01 	vstr	s0, [r7, #4]
 800204a:	6038      	str	r0, [r7, #0]
  return shaft_angle * pole_pairs;
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	ee07 3a90 	vmov	s15, r3
 8002052:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002056:	edd7 7a01 	vldr	s15, [r7, #4]
 800205a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800205e:	eeb0 0a67 	vmov.f32	s0, s15
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <lpf_calc>:
 */

#include "lpf.h"

float lpf_calc(struct lpf_s *lpf, const float dat, const float dt)
{
 800206c:	b480      	push	{r7}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	ed87 0a02 	vstr	s0, [r7, #8]
 8002078:	edc7 0a01 	vstr	s1, [r7, #4]
  const float alpha = lpf->tf / (lpf->tf + dt);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	edd3 6a00 	vldr	s13, [r3]
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	ed93 7a00 	vldr	s14, [r3]
 8002088:	edd7 7a01 	vldr	s15, [r7, #4]
 800208c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002090:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002094:	edc7 7a05 	vstr	s15, [r7, #20]
  const float y     = alpha * lpf->prev_x + (1.0f - alpha) * dat;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	ed93 7a01 	vldr	s14, [r3, #4]
 800209e:	edd7 7a05 	vldr	s15, [r7, #20]
 80020a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80020aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80020ae:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80020b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80020b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020be:	edc7 7a04 	vstr	s15, [r7, #16]
  lpf->prev_x       = y;
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	605a      	str	r2, [r3, #4]
  return y;
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	ee07 3a90 	vmov	s15, r3
}
 80020ce:	eeb0 0a67 	vmov.f32	s0, s15
 80020d2:	371c      	adds	r7, #28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <ButtonPressed>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int ButtonPressed(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	460b      	mov	r3, r1
 80020e6:	807b      	strh	r3, [r7, #2]
   if (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == GPIO_PIN_RESET) {
 80020e8:	887b      	ldrh	r3, [r7, #2]
 80020ea:	4619      	mov	r1, r3
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f002 f807 	bl	8004100 <HAL_GPIO_ReadPin>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d10c      	bne.n	8002112 <ButtonPressed+0x36>
       HAL_Delay(50);
 80020f8:	2032      	movs	r0, #50	@ 0x32
 80020fa:	f001 fcb5 	bl	8003a68 <HAL_Delay>
       if (HAL_GPIO_ReadPin(GPIOx, GPIO_Pin) == GPIO_PIN_RESET) {
 80020fe:	887b      	ldrh	r3, [r7, #2]
 8002100:	4619      	mov	r1, r3
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f001 fffc 	bl	8004100 <HAL_GPIO_ReadPin>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d101      	bne.n	8002112 <ButtonPressed+0x36>
           return 1;
 800210e:	2301      	movs	r3, #1
 8002110:	e000      	b.n	8002114 <ButtonPressed+0x38>
       }
   }
   return 0;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}

0800211c <MAX485_EnableTransmit>:

void MAX485_EnableTransmit(){
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MAX485_DE_PIN_GPIO_Port,MAX485_DE_PIN_Pin, GPIO_PIN_SET);
 8002120:	2201      	movs	r2, #1
 8002122:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002126:	4805      	ldr	r0, [pc, #20]	@ (800213c <MAX485_EnableTransmit+0x20>)
 8002128:	f002 f802 	bl	8004130 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX485_RE_PIN_GPIO_Port,MAX485_RE_PIN_Pin, GPIO_PIN_SET);
 800212c:	2201      	movs	r2, #1
 800212e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002132:	4802      	ldr	r0, [pc, #8]	@ (800213c <MAX485_EnableTransmit+0x20>)
 8002134:	f001 fffc 	bl	8004130 <HAL_GPIO_WritePin>
}
 8002138:	bf00      	nop
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40020000 	.word	0x40020000

08002140 <MAX485_EnableRecieve>:

void MAX485_EnableRecieve(){
 8002140:	b580      	push	{r7, lr}
 8002142:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MAX485_DE_PIN_GPIO_Port,MAX485_DE_PIN_Pin, GPIO_PIN_RESET);
 8002144:	2200      	movs	r2, #0
 8002146:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800214a:	4805      	ldr	r0, [pc, #20]	@ (8002160 <MAX485_EnableRecieve+0x20>)
 800214c:	f001 fff0 	bl	8004130 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MAX485_RE_PIN_GPIO_Port,MAX485_RE_PIN_Pin, GPIO_PIN_RESET);
 8002150:	2200      	movs	r2, #0
 8002152:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002156:	4802      	ldr	r0, [pc, #8]	@ (8002160 <MAX485_EnableRecieve+0x20>)
 8002158:	f001 ffea 	bl	8004130 <HAL_GPIO_WritePin>
}
 800215c:	bf00      	nop
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40020000 	.word	0x40020000

08002164 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	807b      	strh	r3, [r7, #2]
            memcpy(TxData, RxData, Size);
 8002170:	887b      	ldrh	r3, [r7, #2]
 8002172:	461a      	mov	r2, r3
 8002174:	490d      	ldr	r1, [pc, #52]	@ (80021ac <HAL_UARTEx_RxEventCallback+0x48>)
 8002176:	480e      	ldr	r0, [pc, #56]	@ (80021b0 <HAL_UARTEx_RxEventCallback+0x4c>)
 8002178:	f006 ff39 	bl	8008fee <memcpy>
            MAX485_EnableTransmit();
 800217c:	f7ff ffce 	bl	800211c <MAX485_EnableTransmit>
            HAL_UART_Transmit_IT(&huart1, TxData,8);
 8002180:	2208      	movs	r2, #8
 8002182:	490b      	ldr	r1, [pc, #44]	@ (80021b0 <HAL_UARTEx_RxEventCallback+0x4c>)
 8002184:	480b      	ldr	r0, [pc, #44]	@ (80021b4 <HAL_UARTEx_RxEventCallback+0x50>)
 8002186:	f004 ff81 	bl	800708c <HAL_UART_Transmit_IT>

            data = RxData[4] << 8 | RxData[5];
 800218a:	4b08      	ldr	r3, [pc, #32]	@ (80021ac <HAL_UARTEx_RxEventCallback+0x48>)
 800218c:	791b      	ldrb	r3, [r3, #4]
 800218e:	021b      	lsls	r3, r3, #8
 8002190:	b21a      	sxth	r2, r3
 8002192:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <HAL_UARTEx_RxEventCallback+0x48>)
 8002194:	795b      	ldrb	r3, [r3, #5]
 8002196:	b21b      	sxth	r3, r3
 8002198:	4313      	orrs	r3, r2
 800219a:	b21b      	sxth	r3, r3
 800219c:	b29a      	uxth	r2, r3
 800219e:	4b06      	ldr	r3, [pc, #24]	@ (80021b8 <HAL_UARTEx_RxEventCallback+0x54>)
 80021a0:	801a      	strh	r2, [r3, #0]
    }
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	200006c4 	.word	0x200006c4
 80021b0:	200006cc 	.word	0x200006cc
 80021b4:	20000634 	.word	0x20000634
 80021b8:	200006d4 	.word	0x200006d4

080021bc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a06      	ldr	r2, [pc, #24]	@ (80021e4 <HAL_UART_TxCpltCallback+0x28>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d106      	bne.n	80021dc <HAL_UART_TxCpltCallback+0x20>
        MAX485_EnableRecieve();
 80021ce:	f7ff ffb7 	bl	8002140 <MAX485_EnableRecieve>
        HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, sizeof(RxData));
 80021d2:	2208      	movs	r2, #8
 80021d4:	4904      	ldr	r1, [pc, #16]	@ (80021e8 <HAL_UART_TxCpltCallback+0x2c>)
 80021d6:	4805      	ldr	r0, [pc, #20]	@ (80021ec <HAL_UART_TxCpltCallback+0x30>)
 80021d8:	f004 ff8e 	bl	80070f8 <HAL_UARTEx_ReceiveToIdle_IT>
    }
}
 80021dc:	bf00      	nop
 80021de:	3708      	adds	r7, #8
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	40011000 	.word	0x40011000
 80021e8:	200006c4 	.word	0x200006c4
 80021ec:	20000634 	.word	0x20000634

080021f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b084      	sub	sp, #16
 80021f4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80021f6:	f001 fbc5 	bl	8003984 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021fa:	f000 f989 	bl	8002510 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021fe:	f000 fc41 	bl	8002a84 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002202:	f000 fc15 	bl	8002a30 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8002206:	f000 faa5 	bl	8002754 <MX_TIM2_Init>
  MX_TIM3_Init();
 800220a:	f000 fb23 	bl	8002854 <MX_TIM3_Init>
  MX_SPI2_Init();
 800220e:	f000 fa19 	bl	8002644 <MX_SPI2_Init>
  MX_TIM4_Init();
 8002212:	f000 fb95 	bl	8002940 <MX_TIM4_Init>
  MX_TIM1_Init();
 8002216:	f000 fa4d 	bl	80026b4 <MX_TIM1_Init>
  MX_I2C1_Init();
 800221a:	f000 f9e5 	bl	80025e8 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800221e:	f000 fbdd 	bl	80029dc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  	  MAX485_EnableRecieve();
 8002222:	f7ff ff8d 	bl	8002140 <MAX485_EnableRecieve>
  	  HAL_UARTEx_ReceiveToIdle_IT(&huart1, RxData, 8);
 8002226:	2208      	movs	r2, #8
 8002228:	49a0      	ldr	r1, [pc, #640]	@ (80024ac <main+0x2bc>)
 800222a:	48a1      	ldr	r0, [pc, #644]	@ (80024b0 <main+0x2c0>)
 800222c:	f004 ff64 	bl	80070f8 <HAL_UARTEx_ReceiveToIdle_IT>
	  ssd1306_Init();
 8002230:	f000 fe20 	bl	8002e74 <ssd1306_Init>
	  ssd1306_Fill(Black);
 8002234:	2000      	movs	r0, #0
 8002236:	f000 fe87 	bl	8002f48 <ssd1306_Fill>
   * - SPI instance.
   * - SPI CS GPIO port.
   * - SPI CS GPIO pin.
   */

  as5048a_init(&hspi2, SPI_CS_GPIO_Port, SPI_CS_Pin);
 800223a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800223e:	499d      	ldr	r1, [pc, #628]	@ (80024b4 <main+0x2c4>)
 8002240:	489d      	ldr	r0, [pc, #628]	@ (80024b8 <main+0x2c8>)
 8002242:	f7fe ff71 	bl	8001128 <as5048a_init>
   * - Voltage supply for driver.
   * - Voltage limit for driver (Use half of the supply voltage for open-loop
   *   control).
   */

  driver_init(&htim2,
 8002246:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800224a:	9303      	str	r3, [sp, #12]
 800224c:	4b9b      	ldr	r3, [pc, #620]	@ (80024bc <main+0x2cc>)
 800224e:	9302      	str	r3, [sp, #8]
 8002250:	2304      	movs	r3, #4
 8002252:	9301      	str	r3, [sp, #4]
 8002254:	4b9a      	ldr	r3, [pc, #616]	@ (80024c0 <main+0x2d0>)
 8002256:	9300      	str	r3, [sp, #0]
 8002258:	eef3 0a04 	vmov.f32	s1, #52	@ 0x41a00000  20.0
 800225c:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8002260:	2304      	movs	r3, #4
 8002262:	4a98      	ldr	r2, [pc, #608]	@ (80024c4 <main+0x2d4>)
 8002264:	2100      	movs	r1, #0
 8002266:	4896      	ldr	r0, [pc, #600]	@ (80024c0 <main+0x2d0>)
 8002268:	f7ff fa04 	bl	8001674 <driver_init>
   * Parameters:
   * - Pole pairs.
   * - Motor voltage limit (Should be half of the driver voltage limit).
   */

bldc_open_loop_init(7, 10.0f);
 800226c:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 8002270:	2007      	movs	r0, #7
 8002272:	f7ff fcc7 	bl	8001c04 <bldc_open_loop_init>

//  speed = 20.0f;

  /* Initialize FOC. */

  foc_init();
 8002276:	f7ff fd05 	bl	8001c84 <foc_init>

  /* Start timers. */

  HAL_TIM_Base_Start(&htim1);
 800227a:	4893      	ldr	r0, [pc, #588]	@ (80024c8 <main+0x2d8>)
 800227c:	f003 fef4 	bl	8006068 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim4);
 8002280:	4892      	ldr	r0, [pc, #584]	@ (80024cc <main+0x2dc>)
 8002282:	f003 ff4b 	bl	800611c <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
{

	  if (is_stopping) {
 8002286:	4b92      	ldr	r3, [pc, #584]	@ (80024d0 <main+0x2e0>)
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d01b      	beq.n	80022c6 <main+0xd6>
		  ssd1306_Fill(Black);
 800228e:	2000      	movs	r0, #0
 8002290:	f000 fe5a 	bl	8002f48 <ssd1306_Fill>
		  ssd1306_SetCursor(10,10);
 8002294:	210a      	movs	r1, #10
 8002296:	200a      	movs	r0, #10
 8002298:	f000 ffa0 	bl	80031dc <ssd1306_SetCursor>
		  ssd1306_WriteString("EMERGENCY" , Font_11x18, White);
 800229c:	4b8d      	ldr	r3, [pc, #564]	@ (80024d4 <main+0x2e4>)
 800229e:	2201      	movs	r2, #1
 80022a0:	9200      	str	r2, [sp, #0]
 80022a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022a4:	488c      	ldr	r0, [pc, #560]	@ (80024d8 <main+0x2e8>)
 80022a6:	f000 ff73 	bl	8003190 <ssd1306_WriteString>
		  ssd1306_SetCursor(10,40);
 80022aa:	2128      	movs	r1, #40	@ 0x28
 80022ac:	200a      	movs	r0, #10
 80022ae:	f000 ff95 	bl	80031dc <ssd1306_SetCursor>
		  ssd1306_WriteString("STOP" , Font_11x18, White);
 80022b2:	4b88      	ldr	r3, [pc, #544]	@ (80024d4 <main+0x2e4>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	9200      	str	r2, [sp, #0]
 80022b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022ba:	4888      	ldr	r0, [pc, #544]	@ (80024dc <main+0x2ec>)
 80022bc:	f000 ff68 	bl	8003190 <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 80022c0:	f000 fe5a 	bl	8002f78 <ssd1306_UpdateScreen>
 80022c4:	e046      	b.n	8002354 <main+0x164>
	  }

	  else {
		  	ssd1306_Fill(Black);
 80022c6:	2000      	movs	r0, #0
 80022c8:	f000 fe3e 	bl	8002f48 <ssd1306_Fill>
			sprintf(v , "VEL: %.2f rad/s" , get_vel());
 80022cc:	f7fe ffc8 	bl	8001260 <get_vel>
 80022d0:	ee10 3a10 	vmov	r3, s0
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7fe f93f 	bl	8000558 <__aeabi_f2d>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	4980      	ldr	r1, [pc, #512]	@ (80024e0 <main+0x2f0>)
 80022e0:	4880      	ldr	r0, [pc, #512]	@ (80024e4 <main+0x2f4>)
 80022e2:	f006 fd87 	bl	8008df4 <siprintf>
			sprintf(s , "ANG: %.2f rad", get_angle());
 80022e6:	f7fe ff3f 	bl	8001168 <get_angle>
 80022ea:	ee10 3a10 	vmov	r3, s0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7fe f932 	bl	8000558 <__aeabi_f2d>
 80022f4:	4602      	mov	r2, r0
 80022f6:	460b      	mov	r3, r1
 80022f8:	497b      	ldr	r1, [pc, #492]	@ (80024e8 <main+0x2f8>)
 80022fa:	487c      	ldr	r0, [pc, #496]	@ (80024ec <main+0x2fc>)
 80022fc:	f006 fd7a 	bl	8008df4 <siprintf>
			sprintf(dta, "VEL_TARGET: %d" , data);
 8002300:	4b7b      	ldr	r3, [pc, #492]	@ (80024f0 <main+0x300>)
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	461a      	mov	r2, r3
 8002306:	497b      	ldr	r1, [pc, #492]	@ (80024f4 <main+0x304>)
 8002308:	487b      	ldr	r0, [pc, #492]	@ (80024f8 <main+0x308>)
 800230a:	f006 fd73 	bl	8008df4 <siprintf>
			ssd1306_SetCursor(10,10);
 800230e:	210a      	movs	r1, #10
 8002310:	200a      	movs	r0, #10
 8002312:	f000 ff63 	bl	80031dc <ssd1306_SetCursor>
			ssd1306_WriteString(s , Font_7x10, White);
 8002316:	4b79      	ldr	r3, [pc, #484]	@ (80024fc <main+0x30c>)
 8002318:	2201      	movs	r2, #1
 800231a:	9200      	str	r2, [sp, #0]
 800231c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800231e:	4873      	ldr	r0, [pc, #460]	@ (80024ec <main+0x2fc>)
 8002320:	f000 ff36 	bl	8003190 <ssd1306_WriteString>
			ssd1306_SetCursor(10,30);
 8002324:	211e      	movs	r1, #30
 8002326:	200a      	movs	r0, #10
 8002328:	f000 ff58 	bl	80031dc <ssd1306_SetCursor>
			ssd1306_WriteString(v, Font_7x10, White);
 800232c:	4b73      	ldr	r3, [pc, #460]	@ (80024fc <main+0x30c>)
 800232e:	2201      	movs	r2, #1
 8002330:	9200      	str	r2, [sp, #0]
 8002332:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002334:	486b      	ldr	r0, [pc, #428]	@ (80024e4 <main+0x2f4>)
 8002336:	f000 ff2b 	bl	8003190 <ssd1306_WriteString>
			ssd1306_SetCursor(10,50);
 800233a:	2132      	movs	r1, #50	@ 0x32
 800233c:	200a      	movs	r0, #10
 800233e:	f000 ff4d 	bl	80031dc <ssd1306_SetCursor>
			ssd1306_WriteString(dta, Font_7x10, White);
 8002342:	4b6e      	ldr	r3, [pc, #440]	@ (80024fc <main+0x30c>)
 8002344:	2201      	movs	r2, #1
 8002346:	9200      	str	r2, [sp, #0]
 8002348:	cb0e      	ldmia	r3, {r1, r2, r3}
 800234a:	486b      	ldr	r0, [pc, #428]	@ (80024f8 <main+0x308>)
 800234c:	f000 ff20 	bl	8003190 <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8002350:	f000 fe12 	bl	8002f78 <ssd1306_UpdateScreen>
	  }

      f_spd = (float) data;
 8002354:	4b66      	ldr	r3, [pc, #408]	@ (80024f0 <main+0x300>)
 8002356:	881b      	ldrh	r3, [r3, #0]
 8002358:	ee07 3a90 	vmov	s15, r3
 800235c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002360:	4b67      	ldr	r3, [pc, #412]	@ (8002500 <main+0x310>)
 8002362:	edc3 7a00 	vstr	s15, [r3]

      if (ButtonPressed(GPIOC, GPIO_PIN_13)) {
 8002366:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800236a:	4866      	ldr	r0, [pc, #408]	@ (8002504 <main+0x314>)
 800236c:	f7ff feb6 	bl	80020dc <ButtonPressed>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d07a      	beq.n	800246c <main+0x27c>
    	  speed = 0.0f;
 8002376:	4b64      	ldr	r3, [pc, #400]	@ (8002508 <main+0x318>)
 8002378:	f04f 0200 	mov.w	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
    	  is_stopping = !is_stopping;
 800237e:	4b54      	ldr	r3, [pc, #336]	@ (80024d0 <main+0x2e0>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	2b00      	cmp	r3, #0
 8002384:	bf14      	ite	ne
 8002386:	2301      	movne	r3, #1
 8002388:	2300      	moveq	r3, #0
 800238a:	b2db      	uxtb	r3, r3
 800238c:	f083 0301 	eor.w	r3, r3, #1
 8002390:	b2db      	uxtb	r3, r3
 8002392:	f003 0301 	and.w	r3, r3, #1
 8002396:	b2da      	uxtb	r2, r3
 8002398:	4b4d      	ldr	r3, [pc, #308]	@ (80024d0 <main+0x2e0>)
 800239a:	701a      	strb	r2, [r3, #0]
    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 800239c:	2200      	movs	r2, #0
 800239e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023a2:	4846      	ldr	r0, [pc, #280]	@ (80024bc <main+0x2cc>)
 80023a4:	f001 fec4 	bl	8004130 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 80023a8:	2200      	movs	r2, #0
 80023aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023ae:	4843      	ldr	r0, [pc, #268]	@ (80024bc <main+0x2cc>)
 80023b0:	f001 febe 	bl	8004130 <HAL_GPIO_WritePin>
      }


	  while (speed != f_spd && !is_stopping) {
 80023b4:	e05a      	b.n	800246c <main+0x27c>

	      if (speed < f_spd) {
 80023b6:	4b54      	ldr	r3, [pc, #336]	@ (8002508 <main+0x318>)
 80023b8:	ed93 7a00 	vldr	s14, [r3]
 80023bc:	4b50      	ldr	r3, [pc, #320]	@ (8002500 <main+0x310>)
 80023be:	edd3 7a00 	vldr	s15, [r3]
 80023c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ca:	d51f      	bpl.n	800240c <main+0x21c>

	          speed += step;
 80023cc:	4b4e      	ldr	r3, [pc, #312]	@ (8002508 <main+0x318>)
 80023ce:	ed93 7a00 	vldr	s14, [r3]
 80023d2:	4b4e      	ldr	r3, [pc, #312]	@ (800250c <main+0x31c>)
 80023d4:	edd3 7a00 	vldr	s15, [r3]
 80023d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023dc:	4b4a      	ldr	r3, [pc, #296]	@ (8002508 <main+0x318>)
 80023de:	edc3 7a00 	vstr	s15, [r3]
	          HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 80023e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023e6:	4835      	ldr	r0, [pc, #212]	@ (80024bc <main+0x2cc>)
 80023e8:	f001 febb 	bl	8004162 <HAL_GPIO_TogglePin>

	          if (speed > f_spd)
 80023ec:	4b46      	ldr	r3, [pc, #280]	@ (8002508 <main+0x318>)
 80023ee:	ed93 7a00 	vldr	s14, [r3]
 80023f2:	4b43      	ldr	r3, [pc, #268]	@ (8002500 <main+0x310>)
 80023f4:	edd3 7a00 	vldr	s15, [r3]
 80023f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002400:	dd31      	ble.n	8002466 <main+0x276>
	        	  speed = f_spd;
 8002402:	4b3f      	ldr	r3, [pc, #252]	@ (8002500 <main+0x310>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a40      	ldr	r2, [pc, #256]	@ (8002508 <main+0x318>)
 8002408:	6013      	str	r3, [r2, #0]
 800240a:	e02c      	b.n	8002466 <main+0x276>

	      }

	      else if (speed > f_spd) {
 800240c:	4b3e      	ldr	r3, [pc, #248]	@ (8002508 <main+0x318>)
 800240e:	ed93 7a00 	vldr	s14, [r3]
 8002412:	4b3b      	ldr	r3, [pc, #236]	@ (8002500 <main+0x310>)
 8002414:	edd3 7a00 	vldr	s15, [r3]
 8002418:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800241c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002420:	dd21      	ble.n	8002466 <main+0x276>

	          speed -= step;
 8002422:	4b39      	ldr	r3, [pc, #228]	@ (8002508 <main+0x318>)
 8002424:	ed93 7a00 	vldr	s14, [r3]
 8002428:	4b38      	ldr	r3, [pc, #224]	@ (800250c <main+0x31c>)
 800242a:	edd3 7a00 	vldr	s15, [r3]
 800242e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002432:	4b35      	ldr	r3, [pc, #212]	@ (8002508 <main+0x318>)
 8002434:	edc3 7a00 	vstr	s15, [r3]
	          HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_14);
 8002438:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800243c:	481f      	ldr	r0, [pc, #124]	@ (80024bc <main+0x2cc>)
 800243e:	f001 fe90 	bl	8004162 <HAL_GPIO_TogglePin>

	          if (speed < data)
 8002442:	4b2b      	ldr	r3, [pc, #172]	@ (80024f0 <main+0x300>)
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	ee07 3a90 	vmov	s15, r3
 800244a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800244e:	4b2e      	ldr	r3, [pc, #184]	@ (8002508 <main+0x318>)
 8002450:	edd3 7a00 	vldr	s15, [r3]
 8002454:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002458:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800245c:	dd03      	ble.n	8002466 <main+0x276>
	        	  speed = f_spd;
 800245e:	4b28      	ldr	r3, [pc, #160]	@ (8002500 <main+0x310>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a29      	ldr	r2, [pc, #164]	@ (8002508 <main+0x318>)
 8002464:	6013      	str	r3, [r2, #0]

	      }

	      HAL_Delay(100);
 8002466:	2064      	movs	r0, #100	@ 0x64
 8002468:	f001 fafe 	bl	8003a68 <HAL_Delay>
	  while (speed != f_spd && !is_stopping) {
 800246c:	4b26      	ldr	r3, [pc, #152]	@ (8002508 <main+0x318>)
 800246e:	ed93 7a00 	vldr	s14, [r3]
 8002472:	4b23      	ldr	r3, [pc, #140]	@ (8002500 <main+0x310>)
 8002474:	edd3 7a00 	vldr	s15, [r3]
 8002478:	eeb4 7a67 	vcmp.f32	s14, s15
 800247c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002480:	d006      	beq.n	8002490 <main+0x2a0>
 8002482:	4b13      	ldr	r3, [pc, #76]	@ (80024d0 <main+0x2e0>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	f083 0301 	eor.w	r3, r3, #1
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	d192      	bne.n	80023b6 <main+0x1c6>
	  }

      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13, GPIO_PIN_RESET);
 8002490:	2200      	movs	r2, #0
 8002492:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002496:	4809      	ldr	r0, [pc, #36]	@ (80024bc <main+0x2cc>)
 8002498:	f001 fe4a 	bl	8004130 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, GPIO_PIN_RESET);
 800249c:	2200      	movs	r2, #0
 800249e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024a2:	4806      	ldr	r0, [pc, #24]	@ (80024bc <main+0x2cc>)
 80024a4:	f001 fe44 	bl	8004130 <HAL_GPIO_WritePin>
	  if (is_stopping) {
 80024a8:	e6ed      	b.n	8002286 <main+0x96>
 80024aa:	bf00      	nop
 80024ac:	200006c4 	.word	0x200006c4
 80024b0:	20000634 	.word	0x20000634
 80024b4:	40020400 	.word	0x40020400
 80024b8:	200004bc 	.word	0x200004bc
 80024bc:	40020000 	.word	0x40020000
 80024c0:	2000055c 	.word	0x2000055c
 80024c4:	200005a4 	.word	0x200005a4
 80024c8:	20000514 	.word	0x20000514
 80024cc:	200005ec 	.word	0x200005ec
 80024d0:	20000808 	.word	0x20000808
 80024d4:	0800de08 	.word	0x0800de08
 80024d8:	0800c8f0 	.word	0x0800c8f0
 80024dc:	0800c8fc 	.word	0x0800c8fc
 80024e0:	0800c904 	.word	0x0800c904
 80024e4:	200007a0 	.word	0x200007a0
 80024e8:	0800c914 	.word	0x0800c914
 80024ec:	2000073c 	.word	0x2000073c
 80024f0:	200006d4 	.word	0x200006d4
 80024f4:	0800c924 	.word	0x0800c924
 80024f8:	200006d8 	.word	0x200006d8
 80024fc:	0800ddfc 	.word	0x0800ddfc
 8002500:	20000804 	.word	0x20000804
 8002504:	40020800 	.word	0x40020800
 8002508:	20000464 	.word	0x20000464
 800250c:	20000088 	.word	0x20000088

08002510 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b094      	sub	sp, #80	@ 0x50
 8002514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002516:	f107 0320 	add.w	r3, r7, #32
 800251a:	2230      	movs	r2, #48	@ 0x30
 800251c:	2100      	movs	r1, #0
 800251e:	4618      	mov	r0, r3
 8002520:	f006 fce5 	bl	8008eee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002524:	f107 030c 	add.w	r3, r7, #12
 8002528:	2200      	movs	r2, #0
 800252a:	601a      	str	r2, [r3, #0]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	609a      	str	r2, [r3, #8]
 8002530:	60da      	str	r2, [r3, #12]
 8002532:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002534:	2300      	movs	r3, #0
 8002536:	60bb      	str	r3, [r7, #8]
 8002538:	4b29      	ldr	r3, [pc, #164]	@ (80025e0 <SystemClock_Config+0xd0>)
 800253a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253c:	4a28      	ldr	r2, [pc, #160]	@ (80025e0 <SystemClock_Config+0xd0>)
 800253e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002542:	6413      	str	r3, [r2, #64]	@ 0x40
 8002544:	4b26      	ldr	r3, [pc, #152]	@ (80025e0 <SystemClock_Config+0xd0>)
 8002546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002548:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002550:	2300      	movs	r3, #0
 8002552:	607b      	str	r3, [r7, #4]
 8002554:	4b23      	ldr	r3, [pc, #140]	@ (80025e4 <SystemClock_Config+0xd4>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800255c:	4a21      	ldr	r2, [pc, #132]	@ (80025e4 <SystemClock_Config+0xd4>)
 800255e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b1f      	ldr	r3, [pc, #124]	@ (80025e4 <SystemClock_Config+0xd4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800256c:	607b      	str	r3, [r7, #4]
 800256e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002570:	2302      	movs	r3, #2
 8002572:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002574:	2301      	movs	r3, #1
 8002576:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002578:	2310      	movs	r3, #16
 800257a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800257c:	2302      	movs	r3, #2
 800257e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002580:	2300      	movs	r3, #0
 8002582:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002584:	2310      	movs	r3, #16
 8002586:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002588:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800258c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800258e:	2304      	movs	r3, #4
 8002590:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002592:	2307      	movs	r3, #7
 8002594:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002596:	f107 0320 	add.w	r3, r7, #32
 800259a:	4618      	mov	r0, r3
 800259c:	f002 faaa 	bl	8004af4 <HAL_RCC_OscConfig>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80025a6:	f000 fb39 	bl	8002c1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025aa:	230f      	movs	r3, #15
 80025ac:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025ae:	2302      	movs	r3, #2
 80025b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025b2:	2300      	movs	r3, #0
 80025b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80025b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025bc:	2300      	movs	r3, #0
 80025be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80025c0:	f107 030c 	add.w	r3, r7, #12
 80025c4:	2102      	movs	r1, #2
 80025c6:	4618      	mov	r0, r3
 80025c8:	f002 fd0c 	bl	8004fe4 <HAL_RCC_ClockConfig>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80025d2:	f000 fb23 	bl	8002c1c <Error_Handler>
  }
}
 80025d6:	bf00      	nop
 80025d8:	3750      	adds	r7, #80	@ 0x50
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	40023800 	.word	0x40023800
 80025e4:	40007000 	.word	0x40007000

080025e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025ec:	4b12      	ldr	r3, [pc, #72]	@ (8002638 <MX_I2C1_Init+0x50>)
 80025ee:	4a13      	ldr	r2, [pc, #76]	@ (800263c <MX_I2C1_Init+0x54>)
 80025f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80025f2:	4b11      	ldr	r3, [pc, #68]	@ (8002638 <MX_I2C1_Init+0x50>)
 80025f4:	4a12      	ldr	r2, [pc, #72]	@ (8002640 <MX_I2C1_Init+0x58>)
 80025f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80025f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002638 <MX_I2C1_Init+0x50>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80025fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002638 <MX_I2C1_Init+0x50>)
 8002600:	2200      	movs	r2, #0
 8002602:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002604:	4b0c      	ldr	r3, [pc, #48]	@ (8002638 <MX_I2C1_Init+0x50>)
 8002606:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800260a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800260c:	4b0a      	ldr	r3, [pc, #40]	@ (8002638 <MX_I2C1_Init+0x50>)
 800260e:	2200      	movs	r2, #0
 8002610:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002612:	4b09      	ldr	r3, [pc, #36]	@ (8002638 <MX_I2C1_Init+0x50>)
 8002614:	2200      	movs	r2, #0
 8002616:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002618:	4b07      	ldr	r3, [pc, #28]	@ (8002638 <MX_I2C1_Init+0x50>)
 800261a:	2200      	movs	r2, #0
 800261c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800261e:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <MX_I2C1_Init+0x50>)
 8002620:	2200      	movs	r2, #0
 8002622:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002624:	4804      	ldr	r0, [pc, #16]	@ (8002638 <MX_I2C1_Init+0x50>)
 8002626:	f001 fdb7 	bl	8004198 <HAL_I2C_Init>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002630:	f000 faf4 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002634:	bf00      	nop
 8002636:	bd80      	pop	{r7, pc}
 8002638:	20000468 	.word	0x20000468
 800263c:	40005400 	.word	0x40005400
 8002640:	000186a0 	.word	0x000186a0

08002644 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002648:	4b18      	ldr	r3, [pc, #96]	@ (80026ac <MX_SPI2_Init+0x68>)
 800264a:	4a19      	ldr	r2, [pc, #100]	@ (80026b0 <MX_SPI2_Init+0x6c>)
 800264c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800264e:	4b17      	ldr	r3, [pc, #92]	@ (80026ac <MX_SPI2_Init+0x68>)
 8002650:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002654:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002656:	4b15      	ldr	r3, [pc, #84]	@ (80026ac <MX_SPI2_Init+0x68>)
 8002658:	2200      	movs	r2, #0
 800265a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800265c:	4b13      	ldr	r3, [pc, #76]	@ (80026ac <MX_SPI2_Init+0x68>)
 800265e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002662:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002664:	4b11      	ldr	r3, [pc, #68]	@ (80026ac <MX_SPI2_Init+0x68>)
 8002666:	2200      	movs	r2, #0
 8002668:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800266a:	4b10      	ldr	r3, [pc, #64]	@ (80026ac <MX_SPI2_Init+0x68>)
 800266c:	2201      	movs	r2, #1
 800266e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002670:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <MX_SPI2_Init+0x68>)
 8002672:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002676:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002678:	4b0c      	ldr	r3, [pc, #48]	@ (80026ac <MX_SPI2_Init+0x68>)
 800267a:	2200      	movs	r2, #0
 800267c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800267e:	4b0b      	ldr	r3, [pc, #44]	@ (80026ac <MX_SPI2_Init+0x68>)
 8002680:	2200      	movs	r2, #0
 8002682:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002684:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <MX_SPI2_Init+0x68>)
 8002686:	2200      	movs	r2, #0
 8002688:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800268a:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <MX_SPI2_Init+0x68>)
 800268c:	2200      	movs	r2, #0
 800268e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002690:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <MX_SPI2_Init+0x68>)
 8002692:	220a      	movs	r2, #10
 8002694:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002696:	4805      	ldr	r0, [pc, #20]	@ (80026ac <MX_SPI2_Init+0x68>)
 8002698:	f002 fec4 	bl	8005424 <HAL_SPI_Init>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 80026a2:	f000 fabb 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80026a6:	bf00      	nop
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	200004bc 	.word	0x200004bc
 80026b0:	40003800 	.word	0x40003800

080026b4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ba:	f107 0308 	add.w	r3, r7, #8
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	609a      	str	r2, [r3, #8]
 80026c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c8:	463b      	mov	r3, r7
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026d0:	4b1e      	ldr	r3, [pc, #120]	@ (800274c <MX_TIM1_Init+0x98>)
 80026d2:	4a1f      	ldr	r2, [pc, #124]	@ (8002750 <MX_TIM1_Init+0x9c>)
 80026d4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80026d6:	4b1d      	ldr	r3, [pc, #116]	@ (800274c <MX_TIM1_Init+0x98>)
 80026d8:	2253      	movs	r2, #83	@ 0x53
 80026da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026dc:	4b1b      	ldr	r3, [pc, #108]	@ (800274c <MX_TIM1_Init+0x98>)
 80026de:	2200      	movs	r2, #0
 80026e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80026e2:	4b1a      	ldr	r3, [pc, #104]	@ (800274c <MX_TIM1_Init+0x98>)
 80026e4:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80026e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ea:	4b18      	ldr	r3, [pc, #96]	@ (800274c <MX_TIM1_Init+0x98>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026f0:	4b16      	ldr	r3, [pc, #88]	@ (800274c <MX_TIM1_Init+0x98>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f6:	4b15      	ldr	r3, [pc, #84]	@ (800274c <MX_TIM1_Init+0x98>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026fc:	4813      	ldr	r0, [pc, #76]	@ (800274c <MX_TIM1_Init+0x98>)
 80026fe:	f003 fc63 	bl	8005fc8 <HAL_TIM_Base_Init>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002708:	f000 fa88 	bl	8002c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800270c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002710:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002712:	f107 0308 	add.w	r3, r7, #8
 8002716:	4619      	mov	r1, r3
 8002718:	480c      	ldr	r0, [pc, #48]	@ (800274c <MX_TIM1_Init+0x98>)
 800271a:	f004 f81d 	bl	8006758 <HAL_TIM_ConfigClockSource>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002724:	f000 fa7a 	bl	8002c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002728:	2300      	movs	r3, #0
 800272a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800272c:	2300      	movs	r3, #0
 800272e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002730:	463b      	mov	r3, r7
 8002732:	4619      	mov	r1, r3
 8002734:	4805      	ldr	r0, [pc, #20]	@ (800274c <MX_TIM1_Init+0x98>)
 8002736:	f004 fbd7 	bl	8006ee8 <HAL_TIMEx_MasterConfigSynchronization>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002740:	f000 fa6c 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002744:	bf00      	nop
 8002746:	3718      	adds	r7, #24
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	20000514 	.word	0x20000514
 8002750:	40010000 	.word	0x40010000

08002754 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b08e      	sub	sp, #56	@ 0x38
 8002758:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800275a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	605a      	str	r2, [r3, #4]
 8002764:	609a      	str	r2, [r3, #8]
 8002766:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002768:	f107 0320 	add.w	r3, r7, #32
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002772:	1d3b      	adds	r3, r7, #4
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	605a      	str	r2, [r3, #4]
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	60da      	str	r2, [r3, #12]
 800277e:	611a      	str	r2, [r3, #16]
 8002780:	615a      	str	r2, [r3, #20]
 8002782:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002784:	4b32      	ldr	r3, [pc, #200]	@ (8002850 <MX_TIM2_Init+0xfc>)
 8002786:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800278a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 800278c:	4b30      	ldr	r3, [pc, #192]	@ (8002850 <MX_TIM2_Init+0xfc>)
 800278e:	2253      	movs	r2, #83	@ 0x53
 8002790:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002792:	4b2f      	ldr	r3, [pc, #188]	@ (8002850 <MX_TIM2_Init+0xfc>)
 8002794:	2200      	movs	r2, #0
 8002796:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 40-1;
 8002798:	4b2d      	ldr	r3, [pc, #180]	@ (8002850 <MX_TIM2_Init+0xfc>)
 800279a:	2227      	movs	r2, #39	@ 0x27
 800279c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800279e:	4b2c      	ldr	r3, [pc, #176]	@ (8002850 <MX_TIM2_Init+0xfc>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027a4:	4b2a      	ldr	r3, [pc, #168]	@ (8002850 <MX_TIM2_Init+0xfc>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80027aa:	4829      	ldr	r0, [pc, #164]	@ (8002850 <MX_TIM2_Init+0xfc>)
 80027ac:	f003 fc0c 	bl	8005fc8 <HAL_TIM_Base_Init>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80027b6:	f000 fa31 	bl	8002c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027be:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027c4:	4619      	mov	r1, r3
 80027c6:	4822      	ldr	r0, [pc, #136]	@ (8002850 <MX_TIM2_Init+0xfc>)
 80027c8:	f003 ffc6 	bl	8006758 <HAL_TIM_ConfigClockSource>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80027d2:	f000 fa23 	bl	8002c1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80027d6:	481e      	ldr	r0, [pc, #120]	@ (8002850 <MX_TIM2_Init+0xfc>)
 80027d8:	f003 fd02 	bl	80061e0 <HAL_TIM_PWM_Init>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80027e2:	f000 fa1b 	bl	8002c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027e6:	2300      	movs	r3, #0
 80027e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ea:	2300      	movs	r3, #0
 80027ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027ee:	f107 0320 	add.w	r3, r7, #32
 80027f2:	4619      	mov	r1, r3
 80027f4:	4816      	ldr	r0, [pc, #88]	@ (8002850 <MX_TIM2_Init+0xfc>)
 80027f6:	f004 fb77 	bl	8006ee8 <HAL_TIMEx_MasterConfigSynchronization>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002800:	f000 fa0c 	bl	8002c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002804:	2360      	movs	r3, #96	@ 0x60
 8002806:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800280c:	2300      	movs	r3, #0
 800280e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002810:	2300      	movs	r3, #0
 8002812:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002814:	1d3b      	adds	r3, r7, #4
 8002816:	2200      	movs	r2, #0
 8002818:	4619      	mov	r1, r3
 800281a:	480d      	ldr	r0, [pc, #52]	@ (8002850 <MX_TIM2_Init+0xfc>)
 800281c:	f003 feda 	bl	80065d4 <HAL_TIM_PWM_ConfigChannel>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8002826:	f000 f9f9 	bl	8002c1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	2204      	movs	r2, #4
 800282e:	4619      	mov	r1, r3
 8002830:	4807      	ldr	r0, [pc, #28]	@ (8002850 <MX_TIM2_Init+0xfc>)
 8002832:	f003 fecf 	bl	80065d4 <HAL_TIM_PWM_ConfigChannel>
 8002836:	4603      	mov	r3, r0
 8002838:	2b00      	cmp	r3, #0
 800283a:	d001      	beq.n	8002840 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 800283c:	f000 f9ee 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002840:	4803      	ldr	r0, [pc, #12]	@ (8002850 <MX_TIM2_Init+0xfc>)
 8002842:	f000 fe55 	bl	80034f0 <HAL_TIM_MspPostInit>

}
 8002846:	bf00      	nop
 8002848:	3738      	adds	r7, #56	@ 0x38
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	2000055c 	.word	0x2000055c

08002854 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08e      	sub	sp, #56	@ 0x38
 8002858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800285a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
 8002862:	605a      	str	r2, [r3, #4]
 8002864:	609a      	str	r2, [r3, #8]
 8002866:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002868:	f107 0320 	add.w	r3, r7, #32
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002872:	1d3b      	adds	r3, r7, #4
 8002874:	2200      	movs	r2, #0
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	605a      	str	r2, [r3, #4]
 800287a:	609a      	str	r2, [r3, #8]
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	611a      	str	r2, [r3, #16]
 8002880:	615a      	str	r2, [r3, #20]
 8002882:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002884:	4b2c      	ldr	r3, [pc, #176]	@ (8002938 <MX_TIM3_Init+0xe4>)
 8002886:	4a2d      	ldr	r2, [pc, #180]	@ (800293c <MX_TIM3_Init+0xe8>)
 8002888:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 800288a:	4b2b      	ldr	r3, [pc, #172]	@ (8002938 <MX_TIM3_Init+0xe4>)
 800288c:	2253      	movs	r2, #83	@ 0x53
 800288e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002890:	4b29      	ldr	r3, [pc, #164]	@ (8002938 <MX_TIM3_Init+0xe4>)
 8002892:	2200      	movs	r2, #0
 8002894:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 40-1;
 8002896:	4b28      	ldr	r3, [pc, #160]	@ (8002938 <MX_TIM3_Init+0xe4>)
 8002898:	2227      	movs	r2, #39	@ 0x27
 800289a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800289c:	4b26      	ldr	r3, [pc, #152]	@ (8002938 <MX_TIM3_Init+0xe4>)
 800289e:	2200      	movs	r2, #0
 80028a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028a2:	4b25      	ldr	r3, [pc, #148]	@ (8002938 <MX_TIM3_Init+0xe4>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028a8:	4823      	ldr	r0, [pc, #140]	@ (8002938 <MX_TIM3_Init+0xe4>)
 80028aa:	f003 fb8d 	bl	8005fc8 <HAL_TIM_Base_Init>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80028b4:	f000 f9b2 	bl	8002c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80028c2:	4619      	mov	r1, r3
 80028c4:	481c      	ldr	r0, [pc, #112]	@ (8002938 <MX_TIM3_Init+0xe4>)
 80028c6:	f003 ff47 	bl	8006758 <HAL_TIM_ConfigClockSource>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80028d0:	f000 f9a4 	bl	8002c1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028d4:	4818      	ldr	r0, [pc, #96]	@ (8002938 <MX_TIM3_Init+0xe4>)
 80028d6:	f003 fc83 	bl	80061e0 <HAL_TIM_PWM_Init>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80028e0:	f000 f99c 	bl	8002c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028e4:	2300      	movs	r3, #0
 80028e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e8:	2300      	movs	r3, #0
 80028ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028ec:	f107 0320 	add.w	r3, r7, #32
 80028f0:	4619      	mov	r1, r3
 80028f2:	4811      	ldr	r0, [pc, #68]	@ (8002938 <MX_TIM3_Init+0xe4>)
 80028f4:	f004 faf8 	bl	8006ee8 <HAL_TIMEx_MasterConfigSynchronization>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80028fe:	f000 f98d 	bl	8002c1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002902:	2360      	movs	r3, #96	@ 0x60
 8002904:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002906:	2300      	movs	r3, #0
 8002908:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800290a:	2300      	movs	r3, #0
 800290c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800290e:	2300      	movs	r3, #0
 8002910:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002912:	1d3b      	adds	r3, r7, #4
 8002914:	2204      	movs	r2, #4
 8002916:	4619      	mov	r1, r3
 8002918:	4807      	ldr	r0, [pc, #28]	@ (8002938 <MX_TIM3_Init+0xe4>)
 800291a:	f003 fe5b 	bl	80065d4 <HAL_TIM_PWM_ConfigChannel>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002924:	f000 f97a 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002928:	4803      	ldr	r0, [pc, #12]	@ (8002938 <MX_TIM3_Init+0xe4>)
 800292a:	f000 fde1 	bl	80034f0 <HAL_TIM_MspPostInit>

}
 800292e:	bf00      	nop
 8002930:	3738      	adds	r7, #56	@ 0x38
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	200005a4 	.word	0x200005a4
 800293c:	40000400 	.word	0x40000400

08002940 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002946:	f107 0308 	add.w	r3, r7, #8
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	605a      	str	r2, [r3, #4]
 8002950:	609a      	str	r2, [r3, #8]
 8002952:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002954:	463b      	mov	r3, r7
 8002956:	2200      	movs	r2, #0
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800295c:	4b1d      	ldr	r3, [pc, #116]	@ (80029d4 <MX_TIM4_Init+0x94>)
 800295e:	4a1e      	ldr	r2, [pc, #120]	@ (80029d8 <MX_TIM4_Init+0x98>)
 8002960:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8002962:	4b1c      	ldr	r3, [pc, #112]	@ (80029d4 <MX_TIM4_Init+0x94>)
 8002964:	2253      	movs	r2, #83	@ 0x53
 8002966:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002968:	4b1a      	ldr	r3, [pc, #104]	@ (80029d4 <MX_TIM4_Init+0x94>)
 800296a:	2200      	movs	r2, #0
 800296c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 400-1;
 800296e:	4b19      	ldr	r3, [pc, #100]	@ (80029d4 <MX_TIM4_Init+0x94>)
 8002970:	f240 128f 	movw	r2, #399	@ 0x18f
 8002974:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002976:	4b17      	ldr	r3, [pc, #92]	@ (80029d4 <MX_TIM4_Init+0x94>)
 8002978:	2200      	movs	r2, #0
 800297a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297c:	4b15      	ldr	r3, [pc, #84]	@ (80029d4 <MX_TIM4_Init+0x94>)
 800297e:	2200      	movs	r2, #0
 8002980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002982:	4814      	ldr	r0, [pc, #80]	@ (80029d4 <MX_TIM4_Init+0x94>)
 8002984:	f003 fb20 	bl	8005fc8 <HAL_TIM_Base_Init>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800298e:	f000 f945 	bl	8002c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002992:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002996:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002998:	f107 0308 	add.w	r3, r7, #8
 800299c:	4619      	mov	r1, r3
 800299e:	480d      	ldr	r0, [pc, #52]	@ (80029d4 <MX_TIM4_Init+0x94>)
 80029a0:	f003 feda 	bl	8006758 <HAL_TIM_ConfigClockSource>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80029aa:	f000 f937 	bl	8002c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ae:	2300      	movs	r3, #0
 80029b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b2:	2300      	movs	r3, #0
 80029b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029b6:	463b      	mov	r3, r7
 80029b8:	4619      	mov	r1, r3
 80029ba:	4806      	ldr	r0, [pc, #24]	@ (80029d4 <MX_TIM4_Init+0x94>)
 80029bc:	f004 fa94 	bl	8006ee8 <HAL_TIMEx_MasterConfigSynchronization>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80029c6:	f000 f929 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80029ca:	bf00      	nop
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	200005ec 	.word	0x200005ec
 80029d8:	40000800 	.word	0x40000800

080029dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029e0:	4b11      	ldr	r3, [pc, #68]	@ (8002a28 <MX_USART1_UART_Init+0x4c>)
 80029e2:	4a12      	ldr	r2, [pc, #72]	@ (8002a2c <MX_USART1_UART_Init+0x50>)
 80029e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80029e6:	4b10      	ldr	r3, [pc, #64]	@ (8002a28 <MX_USART1_UART_Init+0x4c>)
 80029e8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80029ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80029ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002a28 <MX_USART1_UART_Init+0x4c>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80029f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a28 <MX_USART1_UART_Init+0x4c>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80029fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <MX_USART1_UART_Init+0x4c>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a00:	4b09      	ldr	r3, [pc, #36]	@ (8002a28 <MX_USART1_UART_Init+0x4c>)
 8002a02:	220c      	movs	r2, #12
 8002a04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a06:	4b08      	ldr	r3, [pc, #32]	@ (8002a28 <MX_USART1_UART_Init+0x4c>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a0c:	4b06      	ldr	r3, [pc, #24]	@ (8002a28 <MX_USART1_UART_Init+0x4c>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a12:	4805      	ldr	r0, [pc, #20]	@ (8002a28 <MX_USART1_UART_Init+0x4c>)
 8002a14:	f004 faea 	bl	8006fec <HAL_UART_Init>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002a1e:	f000 f8fd 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a22:	bf00      	nop
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	20000634 	.word	0x20000634
 8002a2c:	40011000 	.word	0x40011000

08002a30 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a34:	4b11      	ldr	r3, [pc, #68]	@ (8002a7c <MX_USART2_UART_Init+0x4c>)
 8002a36:	4a12      	ldr	r2, [pc, #72]	@ (8002a80 <MX_USART2_UART_Init+0x50>)
 8002a38:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002a3a:	4b10      	ldr	r3, [pc, #64]	@ (8002a7c <MX_USART2_UART_Init+0x4c>)
 8002a3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a40:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a42:	4b0e      	ldr	r3, [pc, #56]	@ (8002a7c <MX_USART2_UART_Init+0x4c>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a48:	4b0c      	ldr	r3, [pc, #48]	@ (8002a7c <MX_USART2_UART_Init+0x4c>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a7c <MX_USART2_UART_Init+0x4c>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a54:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <MX_USART2_UART_Init+0x4c>)
 8002a56:	220c      	movs	r2, #12
 8002a58:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a5a:	4b08      	ldr	r3, [pc, #32]	@ (8002a7c <MX_USART2_UART_Init+0x4c>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a60:	4b06      	ldr	r3, [pc, #24]	@ (8002a7c <MX_USART2_UART_Init+0x4c>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a66:	4805      	ldr	r0, [pc, #20]	@ (8002a7c <MX_USART2_UART_Init+0x4c>)
 8002a68:	f004 fac0 	bl	8006fec <HAL_UART_Init>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d001      	beq.n	8002a76 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a72:	f000 f8d3 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	2000067c 	.word	0x2000067c
 8002a80:	40004400 	.word	0x40004400

08002a84 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b08a      	sub	sp, #40	@ 0x28
 8002a88:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a8a:	f107 0314 	add.w	r3, r7, #20
 8002a8e:	2200      	movs	r2, #0
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	605a      	str	r2, [r3, #4]
 8002a94:	609a      	str	r2, [r3, #8]
 8002a96:	60da      	str	r2, [r3, #12]
 8002a98:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
 8002a9e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa2:	4a3e      	ldr	r2, [pc, #248]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002aa4:	f043 0304 	orr.w	r3, r3, #4
 8002aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aaa:	4b3c      	ldr	r3, [pc, #240]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aae:	f003 0304 	and.w	r3, r3, #4
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60fb      	str	r3, [r7, #12]
 8002aba:	4b38      	ldr	r3, [pc, #224]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002abe:	4a37      	ldr	r2, [pc, #220]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002ac0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ac6:	4b35      	ldr	r3, [pc, #212]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60bb      	str	r3, [r7, #8]
 8002ad6:	4b31      	ldr	r3, [pc, #196]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ada:	4a30      	ldr	r2, [pc, #192]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ae2:	4b2e      	ldr	r3, [pc, #184]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	60bb      	str	r3, [r7, #8]
 8002aec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aee:	2300      	movs	r3, #0
 8002af0:	607b      	str	r3, [r7, #4]
 8002af2:	4b2a      	ldr	r3, [pc, #168]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af6:	4a29      	ldr	r2, [pc, #164]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002af8:	f043 0302 	orr.w	r3, r3, #2
 8002afc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002afe:	4b27      	ldr	r3, [pc, #156]	@ (8002b9c <MX_GPIO_Init+0x118>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	607b      	str	r3, [r7, #4]
 8002b08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b10:	4823      	ldr	r0, [pc, #140]	@ (8002ba0 <MX_GPIO_Init+0x11c>)
 8002b12:	f001 fb0d 	bl	8004130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FOC_EN_Pin|MAX485_RE_PIN_Pin|MAX485_DE_PIN_Pin|GPIO_PIN_14
 8002b16:	2200      	movs	r2, #0
 8002b18:	f44f 4159 	mov.w	r1, #55552	@ 0xd900
 8002b1c:	4821      	ldr	r0, [pc, #132]	@ (8002ba4 <MX_GPIO_Init+0x120>)
 8002b1e:	f001 fb07 	bl	8004130 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002b22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b30:	f107 0314 	add.w	r3, r7, #20
 8002b34:	4619      	mov	r1, r3
 8002b36:	481c      	ldr	r0, [pc, #112]	@ (8002ba8 <MX_GPIO_Init+0x124>)
 8002b38:	f001 f95e 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002b3c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b42:	2300      	movs	r3, #0
 8002b44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b4a:	f107 0314 	add.w	r3, r7, #20
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4815      	ldr	r0, [pc, #84]	@ (8002ba8 <MX_GPIO_Init+0x124>)
 8002b52:	f001 f951 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8002b56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b64:	2300      	movs	r3, #0
 8002b66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8002b68:	f107 0314 	add.w	r3, r7, #20
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	480c      	ldr	r0, [pc, #48]	@ (8002ba0 <MX_GPIO_Init+0x11c>)
 8002b70:	f001 f942 	bl	8003df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : FOC_EN_Pin MAX485_RE_PIN_Pin MAX485_DE_PIN_Pin PA14
                           PA15 */
  GPIO_InitStruct.Pin = FOC_EN_Pin|MAX485_RE_PIN_Pin|MAX485_DE_PIN_Pin|GPIO_PIN_14
 8002b74:	f44f 4359 	mov.w	r3, #55552	@ 0xd900
 8002b78:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b82:	2300      	movs	r3, #0
 8002b84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b86:	f107 0314 	add.w	r3, r7, #20
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4805      	ldr	r0, [pc, #20]	@ (8002ba4 <MX_GPIO_Init+0x120>)
 8002b8e:	f001 f933 	bl	8003df8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b92:	bf00      	nop
 8002b94:	3728      	adds	r7, #40	@ 0x28
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800
 8002ba0:	40020400 	.word	0x40020400
 8002ba4:	40020000 	.word	0x40020000
 8002ba8:	40020800 	.word	0x40020800

08002bac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a13      	ldr	r2, [pc, #76]	@ (8002c08 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d11f      	bne.n	8002bfe <HAL_TIM_PeriodElapsedCallback+0x52>
  {
    timer_counter = __HAL_TIM_GET_COUNTER(&htim1);
 8002bbe:	4b13      	ldr	r3, [pc, #76]	@ (8002c0c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc4:	4a12      	ldr	r2, [pc, #72]	@ (8002c10 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002bc6:	6013      	str	r3, [r2, #0]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8002bc8:	4b10      	ldr	r3, [pc, #64]	@ (8002c0c <HAL_TIM_PeriodElapsedCallback+0x60>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	625a      	str	r2, [r3, #36]	@ 0x24

    const float dt_while = (float)timer_counter * 1e-6f;
 8002bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002c10 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	ee07 3a90 	vmov	s15, r3
 8002bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bdc:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002c14 <HAL_TIM_PeriodElapsedCallback+0x68>
 8002be0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002be4:	edc7 7a03 	vstr	s15, [r7, #12]

    loop_foc();
 8002be8:	f7ff f8dc 	bl	8001da4 <loop_foc>
     * Parameters:
     * - Target speed.
     * - Delta time.
     */

    bldc_move(speed, dt_while);
 8002bec:	4b0a      	ldr	r3, [pc, #40]	@ (8002c18 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002bee:	edd3 7a00 	vldr	s15, [r3]
 8002bf2:	edd7 0a03 	vldr	s1, [r7, #12]
 8002bf6:	eeb0 0a67 	vmov.f32	s0, s15
 8002bfa:	f7ff f863 	bl	8001cc4 <bldc_move>
  }

  /* USER CODE END Callback 1 */
}
 8002bfe:	bf00      	nop
 8002c00:	3710      	adds	r7, #16
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	40000800 	.word	0x40000800
 8002c0c:	20000514 	.word	0x20000514
 8002c10:	20000460 	.word	0x20000460
 8002c14:	358637bd 	.word	0x358637bd
 8002c18:	20000464 	.word	0x20000464

08002c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c20:	b672      	cpsid	i
}
 8002c22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) { }
 8002c24:	bf00      	nop
 8002c26:	e7fd      	b.n	8002c24 <Error_Handler+0x8>

08002c28 <pid_calculate>:
#include "pid.h"

#include "foc_utils.h"

float pid_calculate(struct pid_s *pid, const float err, const float dt)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b08b      	sub	sp, #44	@ 0x2c
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	ed87 0a02 	vstr	s0, [r7, #8]
 8002c34:	edc7 0a01 	vstr	s1, [r7, #4]
  const float proportional = pid->p * err;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	edd3 7a00 	vldr	s15, [r3]
 8002c3e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c46:	edc7 7a08 	vstr	s15, [r7, #32]

  float integral = pid->int_old + pid->i * dt * 0.5f * (err - pid->err_old);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	edd3 6a01 	vldr	s13, [r3, #4]
 8002c56:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c5a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c5e:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002c62:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c70:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c7c:	edc7 7a07 	vstr	s15, [r7, #28]

  integral = _constrain(integral, -pid->limit, pid->limit);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c86:	eef1 7a67 	vneg.f32	s15, s15
 8002c8a:	ed97 7a07 	vldr	s14, [r7, #28]
 8002c8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c96:	d505      	bpl.n	8002ca4 <pid_calculate+0x7c>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c9e:	eef1 7a67 	vneg.f32	s15, s15
 8002ca2:	e00f      	b.n	8002cc4 <pid_calculate+0x9c>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	edd3 7a04 	vldr	s15, [r3, #16]
 8002caa:	ed97 7a07 	vldr	s14, [r7, #28]
 8002cae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb6:	dd03      	ble.n	8002cc0 <pid_calculate+0x98>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	edd3 7a04 	vldr	s15, [r3, #16]
 8002cbe:	e001      	b.n	8002cc4 <pid_calculate+0x9c>
 8002cc0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cc4:	edc7 7a07 	vstr	s15, [r7, #28]

  const float derivative = pid->d * (err - pid->err_old) / dt;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	ed93 7a02 	vldr	s14, [r3, #8]
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	edd3 7a05 	vldr	s15, [r3, #20]
 8002cd4:	edd7 6a02 	vldr	s13, [r7, #8]
 8002cd8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002cdc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002ce0:	ed97 7a01 	vldr	s14, [r7, #4]
 8002ce4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ce8:	edc7 7a06 	vstr	s15, [r7, #24]

  float output = proportional + integral + derivative;
 8002cec:	ed97 7a08 	vldr	s14, [r7, #32]
 8002cf0:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cf8:	ed97 7a06 	vldr	s14, [r7, #24]
 8002cfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d00:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  output       = _constrain(output, -pid->limit, pid->limit);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d0a:	eef1 7a67 	vneg.f32	s15, s15
 8002d0e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002d12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d1a:	d505      	bpl.n	8002d28 <pid_calculate+0x100>
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d22:	eef1 7a67 	vneg.f32	s15, s15
 8002d26:	e00f      	b.n	8002d48 <pid_calculate+0x120>
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d2e:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002d32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d3a:	dd03      	ble.n	8002d44 <pid_calculate+0x11c>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002d42:	e001      	b.n	8002d48 <pid_calculate+0x120>
 8002d44:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d48:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

  if (pid->ramp > 0)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d52:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d5a:	dd3f      	ble.n	8002ddc <pid_calculate+0x1b4>
  {
    const float output_rate = (output - pid->out_old) / dt;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d62:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002d66:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002d6a:	ed97 7a01 	vldr	s14, [r7, #4]
 8002d6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d72:	edc7 7a05 	vstr	s15, [r7, #20]
    if (output_rate > pid->ramp)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d7c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d80:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d88:	dd0e      	ble.n	8002da8 <pid_calculate+0x180>
    {
      output = pid->out_old + pid->ramp * dt;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	edd3 6a03 	vldr	s13, [r3, #12]
 8002d96:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002da2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8002da6:	e019      	b.n	8002ddc <pid_calculate+0x1b4>
    }
    else if (output_rate < -pid->ramp)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	edd3 7a03 	vldr	s15, [r3, #12]
 8002dae:	eef1 7a67 	vneg.f32	s15, s15
 8002db2:	ed97 7a05 	vldr	s14, [r7, #20]
 8002db6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dbe:	d50d      	bpl.n	8002ddc <pid_calculate+0x1b4>
    {
      output = pid->out_old - pid->ramp * dt;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	ed93 7a06 	vldr	s14, [r3, #24]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	edd3 6a03 	vldr	s13, [r3, #12]
 8002dcc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dd8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    }
  }

  pid->int_old = integral;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	69fa      	ldr	r2, [r7, #28]
 8002de0:	61da      	str	r2, [r3, #28]
  pid->out_old = output;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002de6:	619a      	str	r2, [r3, #24]
  pid->err_old = err;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	615a      	str	r2, [r3, #20]
  return output;
 8002dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df0:	ee07 3a90 	vmov	s15, r3
}
 8002df4:	eeb0 0a67 	vmov.f32	s0, s15
 8002df8:	372c      	adds	r7, #44	@ 0x2c
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002e02:	b480      	push	{r7}
 8002e04:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002e06:	bf00      	nop
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af04      	add	r7, sp, #16
 8002e16:	4603      	mov	r3, r0
 8002e18:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e1e:	9302      	str	r3, [sp, #8]
 8002e20:	2301      	movs	r3, #1
 8002e22:	9301      	str	r3, [sp, #4]
 8002e24:	1dfb      	adds	r3, r7, #7
 8002e26:	9300      	str	r3, [sp, #0]
 8002e28:	2301      	movs	r3, #1
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	2178      	movs	r1, #120	@ 0x78
 8002e2e:	4803      	ldr	r0, [pc, #12]	@ (8002e3c <ssd1306_WriteCommand+0x2c>)
 8002e30:	f001 faf6 	bl	8004420 <HAL_I2C_Mem_Write>
}
 8002e34:	bf00      	nop
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20000468 	.word	0x20000468

08002e40 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af04      	add	r7, sp, #16
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	b29b      	uxth	r3, r3
 8002e4e:	f04f 32ff 	mov.w	r2, #4294967295
 8002e52:	9202      	str	r2, [sp, #8]
 8002e54:	9301      	str	r3, [sp, #4]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	2240      	movs	r2, #64	@ 0x40
 8002e5e:	2178      	movs	r1, #120	@ 0x78
 8002e60:	4803      	ldr	r0, [pc, #12]	@ (8002e70 <ssd1306_WriteData+0x30>)
 8002e62:	f001 fadd 	bl	8004420 <HAL_I2C_Mem_Write>
}
 8002e66:	bf00      	nop
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000468 	.word	0x20000468

08002e74 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002e78:	f7ff ffc3 	bl	8002e02 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002e7c:	2064      	movs	r0, #100	@ 0x64
 8002e7e:	f000 fdf3 	bl	8003a68 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002e82:	2000      	movs	r0, #0
 8002e84:	f000 f9d6 	bl	8003234 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002e88:	2020      	movs	r0, #32
 8002e8a:	f7ff ffc1 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002e8e:	2000      	movs	r0, #0
 8002e90:	f7ff ffbe 	bl	8002e10 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002e94:	20b0      	movs	r0, #176	@ 0xb0
 8002e96:	f7ff ffbb 	bl	8002e10 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002e9a:	20c8      	movs	r0, #200	@ 0xc8
 8002e9c:	f7ff ffb8 	bl	8002e10 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002ea0:	2000      	movs	r0, #0
 8002ea2:	f7ff ffb5 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002ea6:	2010      	movs	r0, #16
 8002ea8:	f7ff ffb2 	bl	8002e10 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002eac:	2040      	movs	r0, #64	@ 0x40
 8002eae:	f7ff ffaf 	bl	8002e10 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002eb2:	20ff      	movs	r0, #255	@ 0xff
 8002eb4:	f000 f9aa 	bl	800320c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002eb8:	20a1      	movs	r0, #161	@ 0xa1
 8002eba:	f7ff ffa9 	bl	8002e10 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002ebe:	20a6      	movs	r0, #166	@ 0xa6
 8002ec0:	f7ff ffa6 	bl	8002e10 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002ec4:	20a8      	movs	r0, #168	@ 0xa8
 8002ec6:	f7ff ffa3 	bl	8002e10 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002eca:	203f      	movs	r0, #63	@ 0x3f
 8002ecc:	f7ff ffa0 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002ed0:	20a4      	movs	r0, #164	@ 0xa4
 8002ed2:	f7ff ff9d 	bl	8002e10 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002ed6:	20d3      	movs	r0, #211	@ 0xd3
 8002ed8:	f7ff ff9a 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002edc:	2000      	movs	r0, #0
 8002ede:	f7ff ff97 	bl	8002e10 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002ee2:	20d5      	movs	r0, #213	@ 0xd5
 8002ee4:	f7ff ff94 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002ee8:	20f0      	movs	r0, #240	@ 0xf0
 8002eea:	f7ff ff91 	bl	8002e10 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002eee:	20d9      	movs	r0, #217	@ 0xd9
 8002ef0:	f7ff ff8e 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002ef4:	2022      	movs	r0, #34	@ 0x22
 8002ef6:	f7ff ff8b 	bl	8002e10 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002efa:	20da      	movs	r0, #218	@ 0xda
 8002efc:	f7ff ff88 	bl	8002e10 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002f00:	2012      	movs	r0, #18
 8002f02:	f7ff ff85 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002f06:	20db      	movs	r0, #219	@ 0xdb
 8002f08:	f7ff ff82 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002f0c:	2020      	movs	r0, #32
 8002f0e:	f7ff ff7f 	bl	8002e10 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002f12:	208d      	movs	r0, #141	@ 0x8d
 8002f14:	f7ff ff7c 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002f18:	2014      	movs	r0, #20
 8002f1a:	f7ff ff79 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002f1e:	2001      	movs	r0, #1
 8002f20:	f000 f988 	bl	8003234 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002f24:	2000      	movs	r0, #0
 8002f26:	f000 f80f 	bl	8002f48 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002f2a:	f000 f825 	bl	8002f78 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002f2e:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <ssd1306_Init+0xd0>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002f34:	4b03      	ldr	r3, [pc, #12]	@ (8002f44 <ssd1306_Init+0xd0>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002f3a:	4b02      	ldr	r3, [pc, #8]	@ (8002f44 <ssd1306_Init+0xd0>)
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	711a      	strb	r2, [r3, #4]
}
 8002f40:	bf00      	nop
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	20000c0c 	.word	0x20000c0c

08002f48 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	4603      	mov	r3, r0
 8002f50:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <ssd1306_Fill+0x14>
 8002f58:	2300      	movs	r3, #0
 8002f5a:	e000      	b.n	8002f5e <ssd1306_Fill+0x16>
 8002f5c:	23ff      	movs	r3, #255	@ 0xff
 8002f5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f62:	4619      	mov	r1, r3
 8002f64:	4803      	ldr	r0, [pc, #12]	@ (8002f74 <ssd1306_Fill+0x2c>)
 8002f66:	f005 ffc2 	bl	8008eee <memset>
}
 8002f6a:	bf00      	nop
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	2000080c 	.word	0x2000080c

08002f78 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002f7e:	2300      	movs	r3, #0
 8002f80:	71fb      	strb	r3, [r7, #7]
 8002f82:	e016      	b.n	8002fb2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002f84:	79fb      	ldrb	r3, [r7, #7]
 8002f86:	3b50      	subs	r3, #80	@ 0x50
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff ff40 	bl	8002e10 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002f90:	2000      	movs	r0, #0
 8002f92:	f7ff ff3d 	bl	8002e10 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002f96:	2010      	movs	r0, #16
 8002f98:	f7ff ff3a 	bl	8002e10 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002f9c:	79fb      	ldrb	r3, [r7, #7]
 8002f9e:	01db      	lsls	r3, r3, #7
 8002fa0:	4a08      	ldr	r2, [pc, #32]	@ (8002fc4 <ssd1306_UpdateScreen+0x4c>)
 8002fa2:	4413      	add	r3, r2
 8002fa4:	2180      	movs	r1, #128	@ 0x80
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff ff4a 	bl	8002e40 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002fac:	79fb      	ldrb	r3, [r7, #7]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	71fb      	strb	r3, [r7, #7]
 8002fb2:	79fb      	ldrb	r3, [r7, #7]
 8002fb4:	2b07      	cmp	r3, #7
 8002fb6:	d9e5      	bls.n	8002f84 <ssd1306_UpdateScreen+0xc>
    }
}
 8002fb8:	bf00      	nop
 8002fba:	bf00      	nop
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	2000080c 	.word	0x2000080c

08002fc8 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	4603      	mov	r3, r0
 8002fd0:	71fb      	strb	r3, [r7, #7]
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	71bb      	strb	r3, [r7, #6]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	db3d      	blt.n	800305e <ssd1306_DrawPixel+0x96>
 8002fe2:	79bb      	ldrb	r3, [r7, #6]
 8002fe4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fe6:	d83a      	bhi.n	800305e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002fe8:	797b      	ldrb	r3, [r7, #5]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d11a      	bne.n	8003024 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002fee:	79fa      	ldrb	r2, [r7, #7]
 8002ff0:	79bb      	ldrb	r3, [r7, #6]
 8002ff2:	08db      	lsrs	r3, r3, #3
 8002ff4:	b2d8      	uxtb	r0, r3
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	01db      	lsls	r3, r3, #7
 8002ffa:	4413      	add	r3, r2
 8002ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800306c <ssd1306_DrawPixel+0xa4>)
 8002ffe:	5cd3      	ldrb	r3, [r2, r3]
 8003000:	b25a      	sxtb	r2, r3
 8003002:	79bb      	ldrb	r3, [r7, #6]
 8003004:	f003 0307 	and.w	r3, r3, #7
 8003008:	2101      	movs	r1, #1
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	b25b      	sxtb	r3, r3
 8003010:	4313      	orrs	r3, r2
 8003012:	b259      	sxtb	r1, r3
 8003014:	79fa      	ldrb	r2, [r7, #7]
 8003016:	4603      	mov	r3, r0
 8003018:	01db      	lsls	r3, r3, #7
 800301a:	4413      	add	r3, r2
 800301c:	b2c9      	uxtb	r1, r1
 800301e:	4a13      	ldr	r2, [pc, #76]	@ (800306c <ssd1306_DrawPixel+0xa4>)
 8003020:	54d1      	strb	r1, [r2, r3]
 8003022:	e01d      	b.n	8003060 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003024:	79fa      	ldrb	r2, [r7, #7]
 8003026:	79bb      	ldrb	r3, [r7, #6]
 8003028:	08db      	lsrs	r3, r3, #3
 800302a:	b2d8      	uxtb	r0, r3
 800302c:	4603      	mov	r3, r0
 800302e:	01db      	lsls	r3, r3, #7
 8003030:	4413      	add	r3, r2
 8003032:	4a0e      	ldr	r2, [pc, #56]	@ (800306c <ssd1306_DrawPixel+0xa4>)
 8003034:	5cd3      	ldrb	r3, [r2, r3]
 8003036:	b25a      	sxtb	r2, r3
 8003038:	79bb      	ldrb	r3, [r7, #6]
 800303a:	f003 0307 	and.w	r3, r3, #7
 800303e:	2101      	movs	r1, #1
 8003040:	fa01 f303 	lsl.w	r3, r1, r3
 8003044:	b25b      	sxtb	r3, r3
 8003046:	43db      	mvns	r3, r3
 8003048:	b25b      	sxtb	r3, r3
 800304a:	4013      	ands	r3, r2
 800304c:	b259      	sxtb	r1, r3
 800304e:	79fa      	ldrb	r2, [r7, #7]
 8003050:	4603      	mov	r3, r0
 8003052:	01db      	lsls	r3, r3, #7
 8003054:	4413      	add	r3, r2
 8003056:	b2c9      	uxtb	r1, r1
 8003058:	4a04      	ldr	r2, [pc, #16]	@ (800306c <ssd1306_DrawPixel+0xa4>)
 800305a:	54d1      	strb	r1, [r2, r3]
 800305c:	e000      	b.n	8003060 <ssd1306_DrawPixel+0x98>
        return;
 800305e:	bf00      	nop
    }
}
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	2000080c 	.word	0x2000080c

08003070 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003070:	b590      	push	{r4, r7, lr}
 8003072:	b089      	sub	sp, #36	@ 0x24
 8003074:	af00      	add	r7, sp, #0
 8003076:	4604      	mov	r4, r0
 8003078:	4638      	mov	r0, r7
 800307a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800307e:	4623      	mov	r3, r4
 8003080:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003082:	7bfb      	ldrb	r3, [r7, #15]
 8003084:	2b1f      	cmp	r3, #31
 8003086:	d902      	bls.n	800308e <ssd1306_WriteChar+0x1e>
 8003088:	7bfb      	ldrb	r3, [r7, #15]
 800308a:	2b7e      	cmp	r3, #126	@ 0x7e
 800308c:	d901      	bls.n	8003092 <ssd1306_WriteChar+0x22>
        return 0;
 800308e:	2300      	movs	r3, #0
 8003090:	e077      	b.n	8003182 <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8003092:	4b3e      	ldr	r3, [pc, #248]	@ (800318c <ssd1306_WriteChar+0x11c>)
 8003094:	881b      	ldrh	r3, [r3, #0]
 8003096:	461a      	mov	r2, r3
 8003098:	783b      	ldrb	r3, [r7, #0]
 800309a:	4413      	add	r3, r2
 800309c:	2b80      	cmp	r3, #128	@ 0x80
 800309e:	dc06      	bgt.n	80030ae <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80030a0:	4b3a      	ldr	r3, [pc, #232]	@ (800318c <ssd1306_WriteChar+0x11c>)
 80030a2:	885b      	ldrh	r3, [r3, #2]
 80030a4:	461a      	mov	r2, r3
 80030a6:	787b      	ldrb	r3, [r7, #1]
 80030a8:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 80030aa:	2b40      	cmp	r3, #64	@ 0x40
 80030ac:	dd01      	ble.n	80030b2 <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	e067      	b.n	8003182 <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80030b2:	2300      	movs	r3, #0
 80030b4:	61fb      	str	r3, [r7, #28]
 80030b6:	e04e      	b.n	8003156 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	7bfb      	ldrb	r3, [r7, #15]
 80030bc:	3b20      	subs	r3, #32
 80030be:	7879      	ldrb	r1, [r7, #1]
 80030c0:	fb01 f303 	mul.w	r3, r1, r3
 80030c4:	4619      	mov	r1, r3
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	440b      	add	r3, r1
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	4413      	add	r3, r2
 80030ce:	881b      	ldrh	r3, [r3, #0]
 80030d0:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 80030d2:	2300      	movs	r3, #0
 80030d4:	61bb      	str	r3, [r7, #24]
 80030d6:	e036      	b.n	8003146 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d013      	beq.n	8003110 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80030e8:	4b28      	ldr	r3, [pc, #160]	@ (800318c <ssd1306_WriteChar+0x11c>)
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	69bb      	ldr	r3, [r7, #24]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	4413      	add	r3, r2
 80030f4:	b2d8      	uxtb	r0, r3
 80030f6:	4b25      	ldr	r3, [pc, #148]	@ (800318c <ssd1306_WriteChar+0x11c>)
 80030f8:	885b      	ldrh	r3, [r3, #2]
 80030fa:	b2da      	uxtb	r2, r3
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	4413      	add	r3, r2
 8003102:	b2db      	uxtb	r3, r3
 8003104:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003108:	4619      	mov	r1, r3
 800310a:	f7ff ff5d 	bl	8002fc8 <ssd1306_DrawPixel>
 800310e:	e017      	b.n	8003140 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003110:	4b1e      	ldr	r3, [pc, #120]	@ (800318c <ssd1306_WriteChar+0x11c>)
 8003112:	881b      	ldrh	r3, [r3, #0]
 8003114:	b2da      	uxtb	r2, r3
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	b2db      	uxtb	r3, r3
 800311a:	4413      	add	r3, r2
 800311c:	b2d8      	uxtb	r0, r3
 800311e:	4b1b      	ldr	r3, [pc, #108]	@ (800318c <ssd1306_WriteChar+0x11c>)
 8003120:	885b      	ldrh	r3, [r3, #2]
 8003122:	b2da      	uxtb	r2, r3
 8003124:	69fb      	ldr	r3, [r7, #28]
 8003126:	b2db      	uxtb	r3, r3
 8003128:	4413      	add	r3, r2
 800312a:	b2d9      	uxtb	r1, r3
 800312c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003130:	2b00      	cmp	r3, #0
 8003132:	bf0c      	ite	eq
 8003134:	2301      	moveq	r3, #1
 8003136:	2300      	movne	r3, #0
 8003138:	b2db      	uxtb	r3, r3
 800313a:	461a      	mov	r2, r3
 800313c:	f7ff ff44 	bl	8002fc8 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	3301      	adds	r3, #1
 8003144:	61bb      	str	r3, [r7, #24]
 8003146:	783b      	ldrb	r3, [r7, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	4293      	cmp	r3, r2
 800314e:	d3c3      	bcc.n	80030d8 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	3301      	adds	r3, #1
 8003154:	61fb      	str	r3, [r7, #28]
 8003156:	787b      	ldrb	r3, [r7, #1]
 8003158:	461a      	mov	r2, r3
 800315a:	69fb      	ldr	r3, [r7, #28]
 800315c:	4293      	cmp	r3, r2
 800315e:	d3ab      	bcc.n	80030b8 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8003160:	4b0a      	ldr	r3, [pc, #40]	@ (800318c <ssd1306_WriteChar+0x11c>)
 8003162:	881b      	ldrh	r3, [r3, #0]
 8003164:	68ba      	ldr	r2, [r7, #8]
 8003166:	2a00      	cmp	r2, #0
 8003168:	d005      	beq.n	8003176 <ssd1306_WriteChar+0x106>
 800316a:	68b9      	ldr	r1, [r7, #8]
 800316c:	7bfa      	ldrb	r2, [r7, #15]
 800316e:	3a20      	subs	r2, #32
 8003170:	440a      	add	r2, r1
 8003172:	7812      	ldrb	r2, [r2, #0]
 8003174:	e000      	b.n	8003178 <ssd1306_WriteChar+0x108>
 8003176:	783a      	ldrb	r2, [r7, #0]
 8003178:	4413      	add	r3, r2
 800317a:	b29a      	uxth	r2, r3
 800317c:	4b03      	ldr	r3, [pc, #12]	@ (800318c <ssd1306_WriteChar+0x11c>)
 800317e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003180:	7bfb      	ldrb	r3, [r7, #15]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3724      	adds	r7, #36	@ 0x24
 8003186:	46bd      	mov	sp, r7
 8003188:	bd90      	pop	{r4, r7, pc}
 800318a:	bf00      	nop
 800318c:	20000c0c 	.word	0x20000c0c

08003190 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003190:	b580      	push	{r7, lr}
 8003192:	b086      	sub	sp, #24
 8003194:	af02      	add	r7, sp, #8
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	4638      	mov	r0, r7
 800319a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800319e:	e013      	b.n	80031c8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	7818      	ldrb	r0, [r3, #0]
 80031a4:	7e3b      	ldrb	r3, [r7, #24]
 80031a6:	9300      	str	r3, [sp, #0]
 80031a8:	463b      	mov	r3, r7
 80031aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031ac:	f7ff ff60 	bl	8003070 <ssd1306_WriteChar>
 80031b0:	4603      	mov	r3, r0
 80031b2:	461a      	mov	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d002      	beq.n	80031c2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	e008      	b.n	80031d4 <ssd1306_WriteString+0x44>
        }
        str++;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	3301      	adds	r3, #1
 80031c6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1e7      	bne.n	80031a0 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	781b      	ldrb	r3, [r3, #0]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3710      	adds	r7, #16
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	4603      	mov	r3, r0
 80031e4:	460a      	mov	r2, r1
 80031e6:	71fb      	strb	r3, [r7, #7]
 80031e8:	4613      	mov	r3, r2
 80031ea:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80031ec:	79fb      	ldrb	r3, [r7, #7]
 80031ee:	b29a      	uxth	r2, r3
 80031f0:	4b05      	ldr	r3, [pc, #20]	@ (8003208 <ssd1306_SetCursor+0x2c>)
 80031f2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80031f4:	79bb      	ldrb	r3, [r7, #6]
 80031f6:	b29a      	uxth	r2, r3
 80031f8:	4b03      	ldr	r3, [pc, #12]	@ (8003208 <ssd1306_SetCursor+0x2c>)
 80031fa:	805a      	strh	r2, [r3, #2]
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	20000c0c 	.word	0x20000c0c

0800320c <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003216:	2381      	movs	r3, #129	@ 0x81
 8003218:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800321a:	7bfb      	ldrb	r3, [r7, #15]
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff fdf7 	bl	8002e10 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003222:	79fb      	ldrb	r3, [r7, #7]
 8003224:	4618      	mov	r0, r3
 8003226:	f7ff fdf3 	bl	8002e10 <ssd1306_WriteCommand>
}
 800322a:	bf00      	nop
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
	...

08003234 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	4603      	mov	r3, r0
 800323c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800323e:	79fb      	ldrb	r3, [r7, #7]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003244:	23af      	movs	r3, #175	@ 0xaf
 8003246:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003248:	4b08      	ldr	r3, [pc, #32]	@ (800326c <ssd1306_SetDisplayOn+0x38>)
 800324a:	2201      	movs	r2, #1
 800324c:	715a      	strb	r2, [r3, #5]
 800324e:	e004      	b.n	800325a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003250:	23ae      	movs	r3, #174	@ 0xae
 8003252:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003254:	4b05      	ldr	r3, [pc, #20]	@ (800326c <ssd1306_SetDisplayOn+0x38>)
 8003256:	2200      	movs	r2, #0
 8003258:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800325a:	7bfb      	ldrb	r3, [r7, #15]
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff fdd7 	bl	8002e10 <ssd1306_WriteCommand>
}
 8003262:	bf00      	nop
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	20000c0c 	.word	0x20000c0c

08003270 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003276:	2300      	movs	r3, #0
 8003278:	607b      	str	r3, [r7, #4]
 800327a:	4b10      	ldr	r3, [pc, #64]	@ (80032bc <HAL_MspInit+0x4c>)
 800327c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327e:	4a0f      	ldr	r2, [pc, #60]	@ (80032bc <HAL_MspInit+0x4c>)
 8003280:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003284:	6453      	str	r3, [r2, #68]	@ 0x44
 8003286:	4b0d      	ldr	r3, [pc, #52]	@ (80032bc <HAL_MspInit+0x4c>)
 8003288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800328a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800328e:	607b      	str	r3, [r7, #4]
 8003290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003292:	2300      	movs	r3, #0
 8003294:	603b      	str	r3, [r7, #0]
 8003296:	4b09      	ldr	r3, [pc, #36]	@ (80032bc <HAL_MspInit+0x4c>)
 8003298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329a:	4a08      	ldr	r2, [pc, #32]	@ (80032bc <HAL_MspInit+0x4c>)
 800329c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80032a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80032a2:	4b06      	ldr	r3, [pc, #24]	@ (80032bc <HAL_MspInit+0x4c>)
 80032a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032aa:	603b      	str	r3, [r7, #0]
 80032ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032ae:	bf00      	nop
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	40023800 	.word	0x40023800

080032c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b08a      	sub	sp, #40	@ 0x28
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c8:	f107 0314 	add.w	r3, r7, #20
 80032cc:	2200      	movs	r2, #0
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	605a      	str	r2, [r3, #4]
 80032d2:	609a      	str	r2, [r3, #8]
 80032d4:	60da      	str	r2, [r3, #12]
 80032d6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a19      	ldr	r2, [pc, #100]	@ (8003344 <HAL_I2C_MspInit+0x84>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d12c      	bne.n	800333c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032e2:	2300      	movs	r3, #0
 80032e4:	613b      	str	r3, [r7, #16]
 80032e6:	4b18      	ldr	r3, [pc, #96]	@ (8003348 <HAL_I2C_MspInit+0x88>)
 80032e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ea:	4a17      	ldr	r2, [pc, #92]	@ (8003348 <HAL_I2C_MspInit+0x88>)
 80032ec:	f043 0302 	orr.w	r3, r3, #2
 80032f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032f2:	4b15      	ldr	r3, [pc, #84]	@ (8003348 <HAL_I2C_MspInit+0x88>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f6:	f003 0302 	and.w	r3, r3, #2
 80032fa:	613b      	str	r3, [r7, #16]
 80032fc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80032fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003304:	2312      	movs	r3, #18
 8003306:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003308:	2300      	movs	r3, #0
 800330a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800330c:	2303      	movs	r3, #3
 800330e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003310:	2304      	movs	r3, #4
 8003312:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003314:	f107 0314 	add.w	r3, r7, #20
 8003318:	4619      	mov	r1, r3
 800331a:	480c      	ldr	r0, [pc, #48]	@ (800334c <HAL_I2C_MspInit+0x8c>)
 800331c:	f000 fd6c 	bl	8003df8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003320:	2300      	movs	r3, #0
 8003322:	60fb      	str	r3, [r7, #12]
 8003324:	4b08      	ldr	r3, [pc, #32]	@ (8003348 <HAL_I2C_MspInit+0x88>)
 8003326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003328:	4a07      	ldr	r2, [pc, #28]	@ (8003348 <HAL_I2C_MspInit+0x88>)
 800332a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800332e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003330:	4b05      	ldr	r3, [pc, #20]	@ (8003348 <HAL_I2C_MspInit+0x88>)
 8003332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003334:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800333c:	bf00      	nop
 800333e:	3728      	adds	r7, #40	@ 0x28
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40005400 	.word	0x40005400
 8003348:	40023800 	.word	0x40023800
 800334c:	40020400 	.word	0x40020400

08003350 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b08a      	sub	sp, #40	@ 0x28
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003358:	f107 0314 	add.w	r3, r7, #20
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	605a      	str	r2, [r3, #4]
 8003362:	609a      	str	r2, [r3, #8]
 8003364:	60da      	str	r2, [r3, #12]
 8003366:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a28      	ldr	r2, [pc, #160]	@ (8003410 <HAL_SPI_MspInit+0xc0>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d14a      	bne.n	8003408 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003372:	2300      	movs	r3, #0
 8003374:	613b      	str	r3, [r7, #16]
 8003376:	4b27      	ldr	r3, [pc, #156]	@ (8003414 <HAL_SPI_MspInit+0xc4>)
 8003378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800337a:	4a26      	ldr	r2, [pc, #152]	@ (8003414 <HAL_SPI_MspInit+0xc4>)
 800337c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003380:	6413      	str	r3, [r2, #64]	@ 0x40
 8003382:	4b24      	ldr	r3, [pc, #144]	@ (8003414 <HAL_SPI_MspInit+0xc4>)
 8003384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003386:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800338a:	613b      	str	r3, [r7, #16]
 800338c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800338e:	2300      	movs	r3, #0
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	4b20      	ldr	r3, [pc, #128]	@ (8003414 <HAL_SPI_MspInit+0xc4>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003396:	4a1f      	ldr	r2, [pc, #124]	@ (8003414 <HAL_SPI_MspInit+0xc4>)
 8003398:	f043 0304 	orr.w	r3, r3, #4
 800339c:	6313      	str	r3, [r2, #48]	@ 0x30
 800339e:	4b1d      	ldr	r3, [pc, #116]	@ (8003414 <HAL_SPI_MspInit+0xc4>)
 80033a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a2:	f003 0304 	and.w	r3, r3, #4
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033aa:	2300      	movs	r3, #0
 80033ac:	60bb      	str	r3, [r7, #8]
 80033ae:	4b19      	ldr	r3, [pc, #100]	@ (8003414 <HAL_SPI_MspInit+0xc4>)
 80033b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b2:	4a18      	ldr	r2, [pc, #96]	@ (8003414 <HAL_SPI_MspInit+0xc4>)
 80033b4:	f043 0302 	orr.w	r3, r3, #2
 80033b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ba:	4b16      	ldr	r3, [pc, #88]	@ (8003414 <HAL_SPI_MspInit+0xc4>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	60bb      	str	r3, [r7, #8]
 80033c4:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80033c6:	230c      	movs	r3, #12
 80033c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033ca:	2302      	movs	r3, #2
 80033cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ce:	2300      	movs	r3, #0
 80033d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033d2:	2303      	movs	r3, #3
 80033d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033d6:	2305      	movs	r3, #5
 80033d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033da:	f107 0314 	add.w	r3, r7, #20
 80033de:	4619      	mov	r1, r3
 80033e0:	480d      	ldr	r0, [pc, #52]	@ (8003418 <HAL_SPI_MspInit+0xc8>)
 80033e2:	f000 fd09 	bl	8003df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033ec:	2302      	movs	r3, #2
 80033ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033f0:	2300      	movs	r3, #0
 80033f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033f4:	2303      	movs	r3, #3
 80033f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033f8:	2305      	movs	r3, #5
 80033fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033fc:	f107 0314 	add.w	r3, r7, #20
 8003400:	4619      	mov	r1, r3
 8003402:	4806      	ldr	r0, [pc, #24]	@ (800341c <HAL_SPI_MspInit+0xcc>)
 8003404:	f000 fcf8 	bl	8003df8 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003408:	bf00      	nop
 800340a:	3728      	adds	r7, #40	@ 0x28
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	40003800 	.word	0x40003800
 8003414:	40023800 	.word	0x40023800
 8003418:	40020800 	.word	0x40020800
 800341c:	40020400 	.word	0x40020400

08003420 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a2c      	ldr	r2, [pc, #176]	@ (80034e0 <HAL_TIM_Base_MspInit+0xc0>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d10e      	bne.n	8003450 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003432:	2300      	movs	r3, #0
 8003434:	617b      	str	r3, [r7, #20]
 8003436:	4b2b      	ldr	r3, [pc, #172]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 8003438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800343a:	4a2a      	ldr	r2, [pc, #168]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 800343c:	f043 0301 	orr.w	r3, r3, #1
 8003440:	6453      	str	r3, [r2, #68]	@ 0x44
 8003442:	4b28      	ldr	r3, [pc, #160]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 8003444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	617b      	str	r3, [r7, #20]
 800344c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800344e:	e042      	b.n	80034d6 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM2)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003458:	d10e      	bne.n	8003478 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800345a:	2300      	movs	r3, #0
 800345c:	613b      	str	r3, [r7, #16]
 800345e:	4b21      	ldr	r3, [pc, #132]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 8003460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003462:	4a20      	ldr	r2, [pc, #128]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 8003464:	f043 0301 	orr.w	r3, r3, #1
 8003468:	6413      	str	r3, [r2, #64]	@ 0x40
 800346a:	4b1e      	ldr	r3, [pc, #120]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 800346c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	613b      	str	r3, [r7, #16]
 8003474:	693b      	ldr	r3, [r7, #16]
}
 8003476:	e02e      	b.n	80034d6 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a1a      	ldr	r2, [pc, #104]	@ (80034e8 <HAL_TIM_Base_MspInit+0xc8>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d10e      	bne.n	80034a0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	4b17      	ldr	r3, [pc, #92]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 8003488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800348a:	4a16      	ldr	r2, [pc, #88]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 800348c:	f043 0302 	orr.w	r3, r3, #2
 8003490:	6413      	str	r3, [r2, #64]	@ 0x40
 8003492:	4b14      	ldr	r3, [pc, #80]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 8003494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	60fb      	str	r3, [r7, #12]
 800349c:	68fb      	ldr	r3, [r7, #12]
}
 800349e:	e01a      	b.n	80034d6 <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM4)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a11      	ldr	r2, [pc, #68]	@ (80034ec <HAL_TIM_Base_MspInit+0xcc>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d115      	bne.n	80034d6 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80034aa:	2300      	movs	r3, #0
 80034ac:	60bb      	str	r3, [r7, #8]
 80034ae:	4b0d      	ldr	r3, [pc, #52]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 80034b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b2:	4a0c      	ldr	r2, [pc, #48]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 80034b4:	f043 0304 	orr.w	r3, r3, #4
 80034b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80034ba:	4b0a      	ldr	r3, [pc, #40]	@ (80034e4 <HAL_TIM_Base_MspInit+0xc4>)
 80034bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034be:	f003 0304 	and.w	r3, r3, #4
 80034c2:	60bb      	str	r3, [r7, #8]
 80034c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80034c6:	2200      	movs	r2, #0
 80034c8:	2100      	movs	r1, #0
 80034ca:	201e      	movs	r0, #30
 80034cc:	f000 fbcb 	bl	8003c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80034d0:	201e      	movs	r0, #30
 80034d2:	f000 fbe4 	bl	8003c9e <HAL_NVIC_EnableIRQ>
}
 80034d6:	bf00      	nop
 80034d8:	3718      	adds	r7, #24
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	40010000 	.word	0x40010000
 80034e4:	40023800 	.word	0x40023800
 80034e8:	40000400 	.word	0x40000400
 80034ec:	40000800 	.word	0x40000800

080034f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b08a      	sub	sp, #40	@ 0x28
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f8:	f107 0314 	add.w	r3, r7, #20
 80034fc:	2200      	movs	r2, #0
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	605a      	str	r2, [r3, #4]
 8003502:	609a      	str	r2, [r3, #8]
 8003504:	60da      	str	r2, [r3, #12]
 8003506:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003510:	d13c      	bne.n	800358c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003512:	2300      	movs	r3, #0
 8003514:	613b      	str	r3, [r7, #16]
 8003516:	4b31      	ldr	r3, [pc, #196]	@ (80035dc <HAL_TIM_MspPostInit+0xec>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351a:	4a30      	ldr	r2, [pc, #192]	@ (80035dc <HAL_TIM_MspPostInit+0xec>)
 800351c:	f043 0301 	orr.w	r3, r3, #1
 8003520:	6313      	str	r3, [r2, #48]	@ 0x30
 8003522:	4b2e      	ldr	r3, [pc, #184]	@ (80035dc <HAL_TIM_MspPostInit+0xec>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	613b      	str	r3, [r7, #16]
 800352c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800352e:	2300      	movs	r3, #0
 8003530:	60fb      	str	r3, [r7, #12]
 8003532:	4b2a      	ldr	r3, [pc, #168]	@ (80035dc <HAL_TIM_MspPostInit+0xec>)
 8003534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003536:	4a29      	ldr	r2, [pc, #164]	@ (80035dc <HAL_TIM_MspPostInit+0xec>)
 8003538:	f043 0302 	orr.w	r3, r3, #2
 800353c:	6313      	str	r3, [r2, #48]	@ 0x30
 800353e:	4b27      	ldr	r3, [pc, #156]	@ (80035dc <HAL_TIM_MspPostInit+0xec>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM_A_Pin;
 800354a:	2320      	movs	r3, #32
 800354c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354e:	2302      	movs	r3, #2
 8003550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003552:	2300      	movs	r3, #0
 8003554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003556:	2300      	movs	r3, #0
 8003558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800355a:	2301      	movs	r3, #1
 800355c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_A_GPIO_Port, &GPIO_InitStruct);
 800355e:	f107 0314 	add.w	r3, r7, #20
 8003562:	4619      	mov	r1, r3
 8003564:	481e      	ldr	r0, [pc, #120]	@ (80035e0 <HAL_TIM_MspPostInit+0xf0>)
 8003566:	f000 fc47 	bl	8003df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_C_Pin;
 800356a:	2308      	movs	r3, #8
 800356c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356e:	2302      	movs	r3, #2
 8003570:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003576:	2300      	movs	r3, #0
 8003578:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800357a:	2301      	movs	r3, #1
 800357c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_C_GPIO_Port, &GPIO_InitStruct);
 800357e:	f107 0314 	add.w	r3, r7, #20
 8003582:	4619      	mov	r1, r3
 8003584:	4817      	ldr	r0, [pc, #92]	@ (80035e4 <HAL_TIM_MspPostInit+0xf4>)
 8003586:	f000 fc37 	bl	8003df8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800358a:	e022      	b.n	80035d2 <HAL_TIM_MspPostInit+0xe2>
  else if(htim->Instance==TIM3)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a15      	ldr	r2, [pc, #84]	@ (80035e8 <HAL_TIM_MspPostInit+0xf8>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d11d      	bne.n	80035d2 <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003596:	2300      	movs	r3, #0
 8003598:	60bb      	str	r3, [r7, #8]
 800359a:	4b10      	ldr	r3, [pc, #64]	@ (80035dc <HAL_TIM_MspPostInit+0xec>)
 800359c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359e:	4a0f      	ldr	r2, [pc, #60]	@ (80035dc <HAL_TIM_MspPostInit+0xec>)
 80035a0:	f043 0304 	orr.w	r3, r3, #4
 80035a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035a6:	4b0d      	ldr	r3, [pc, #52]	@ (80035dc <HAL_TIM_MspPostInit+0xec>)
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	f003 0304 	and.w	r3, r3, #4
 80035ae:	60bb      	str	r3, [r7, #8]
 80035b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_B_Pin;
 80035b2:	2380      	movs	r3, #128	@ 0x80
 80035b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b6:	2302      	movs	r3, #2
 80035b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ba:	2300      	movs	r3, #0
 80035bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035be:	2300      	movs	r3, #0
 80035c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80035c2:	2302      	movs	r3, #2
 80035c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM_B_GPIO_Port, &GPIO_InitStruct);
 80035c6:	f107 0314 	add.w	r3, r7, #20
 80035ca:	4619      	mov	r1, r3
 80035cc:	4807      	ldr	r0, [pc, #28]	@ (80035ec <HAL_TIM_MspPostInit+0xfc>)
 80035ce:	f000 fc13 	bl	8003df8 <HAL_GPIO_Init>
}
 80035d2:	bf00      	nop
 80035d4:	3728      	adds	r7, #40	@ 0x28
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40023800 	.word	0x40023800
 80035e0:	40020000 	.word	0x40020000
 80035e4:	40020400 	.word	0x40020400
 80035e8:	40000400 	.word	0x40000400
 80035ec:	40020800 	.word	0x40020800

080035f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b08c      	sub	sp, #48	@ 0x30
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f8:	f107 031c 	add.w	r3, r7, #28
 80035fc:	2200      	movs	r2, #0
 80035fe:	601a      	str	r2, [r3, #0]
 8003600:	605a      	str	r2, [r3, #4]
 8003602:	609a      	str	r2, [r3, #8]
 8003604:	60da      	str	r2, [r3, #12]
 8003606:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a36      	ldr	r2, [pc, #216]	@ (80036e8 <HAL_UART_MspInit+0xf8>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d135      	bne.n	800367e <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	61bb      	str	r3, [r7, #24]
 8003616:	4b35      	ldr	r3, [pc, #212]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 8003618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361a:	4a34      	ldr	r2, [pc, #208]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 800361c:	f043 0310 	orr.w	r3, r3, #16
 8003620:	6453      	str	r3, [r2, #68]	@ 0x44
 8003622:	4b32      	ldr	r3, [pc, #200]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 8003624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003626:	f003 0310 	and.w	r3, r3, #16
 800362a:	61bb      	str	r3, [r7, #24]
 800362c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	617b      	str	r3, [r7, #20]
 8003632:	4b2e      	ldr	r3, [pc, #184]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 8003634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003636:	4a2d      	ldr	r2, [pc, #180]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 8003638:	f043 0301 	orr.w	r3, r3, #1
 800363c:	6313      	str	r3, [r2, #48]	@ 0x30
 800363e:	4b2b      	ldr	r3, [pc, #172]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	617b      	str	r3, [r7, #20]
 8003648:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = TX_MAX485_Pin|RX_MAX485_Pin;
 800364a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800364e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003650:	2302      	movs	r3, #2
 8003652:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003654:	2300      	movs	r3, #0
 8003656:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003658:	2303      	movs	r3, #3
 800365a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800365c:	2307      	movs	r3, #7
 800365e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003660:	f107 031c 	add.w	r3, r7, #28
 8003664:	4619      	mov	r1, r3
 8003666:	4822      	ldr	r0, [pc, #136]	@ (80036f0 <HAL_UART_MspInit+0x100>)
 8003668:	f000 fbc6 	bl	8003df8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800366c:	2200      	movs	r2, #0
 800366e:	2100      	movs	r1, #0
 8003670:	2025      	movs	r0, #37	@ 0x25
 8003672:	f000 faf8 	bl	8003c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003676:	2025      	movs	r0, #37	@ 0x25
 8003678:	f000 fb11 	bl	8003c9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800367c:	e030      	b.n	80036e0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a1c      	ldr	r2, [pc, #112]	@ (80036f4 <HAL_UART_MspInit+0x104>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d12b      	bne.n	80036e0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003688:	2300      	movs	r3, #0
 800368a:	613b      	str	r3, [r7, #16]
 800368c:	4b17      	ldr	r3, [pc, #92]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 800368e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003690:	4a16      	ldr	r2, [pc, #88]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 8003692:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003696:	6413      	str	r3, [r2, #64]	@ 0x40
 8003698:	4b14      	ldr	r3, [pc, #80]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 800369a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a0:	613b      	str	r3, [r7, #16]
 80036a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036a4:	2300      	movs	r3, #0
 80036a6:	60fb      	str	r3, [r7, #12]
 80036a8:	4b10      	ldr	r3, [pc, #64]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 80036aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ac:	4a0f      	ldr	r2, [pc, #60]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 80036ae:	f043 0301 	orr.w	r3, r3, #1
 80036b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80036b4:	4b0d      	ldr	r3, [pc, #52]	@ (80036ec <HAL_UART_MspInit+0xfc>)
 80036b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	60fb      	str	r3, [r7, #12]
 80036be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80036c0:	230c      	movs	r3, #12
 80036c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036c4:	2302      	movs	r3, #2
 80036c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c8:	2300      	movs	r3, #0
 80036ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036cc:	2300      	movs	r3, #0
 80036ce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80036d0:	2307      	movs	r3, #7
 80036d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036d4:	f107 031c 	add.w	r3, r7, #28
 80036d8:	4619      	mov	r1, r3
 80036da:	4805      	ldr	r0, [pc, #20]	@ (80036f0 <HAL_UART_MspInit+0x100>)
 80036dc:	f000 fb8c 	bl	8003df8 <HAL_GPIO_Init>
}
 80036e0:	bf00      	nop
 80036e2:	3730      	adds	r7, #48	@ 0x30
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40011000 	.word	0x40011000
 80036ec:	40023800 	.word	0x40023800
 80036f0:	40020000 	.word	0x40020000
 80036f4:	40004400 	.word	0x40004400

080036f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80036fc:	bf00      	nop
 80036fe:	e7fd      	b.n	80036fc <NMI_Handler+0x4>

08003700 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003704:	bf00      	nop
 8003706:	e7fd      	b.n	8003704 <HardFault_Handler+0x4>

08003708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800370c:	bf00      	nop
 800370e:	e7fd      	b.n	800370c <MemManage_Handler+0x4>

08003710 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003714:	bf00      	nop
 8003716:	e7fd      	b.n	8003714 <BusFault_Handler+0x4>

08003718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800371c:	bf00      	nop
 800371e:	e7fd      	b.n	800371c <UsageFault_Handler+0x4>

08003720 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003724:	bf00      	nop
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr

0800372e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800372e:	b480      	push	{r7}
 8003730:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003732:	bf00      	nop
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003740:	bf00      	nop
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr

0800374a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800374e:	f000 f96b 	bl	8003a28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003752:	bf00      	nop
 8003754:	bd80      	pop	{r7, pc}
	...

08003758 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800375c:	4802      	ldr	r0, [pc, #8]	@ (8003768 <TIM4_IRQHandler+0x10>)
 800375e:	f002 fe49 	bl	80063f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003762:	bf00      	nop
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	200005ec 	.word	0x200005ec

0800376c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003770:	4802      	ldr	r0, [pc, #8]	@ (800377c <USART1_IRQHandler+0x10>)
 8003772:	f003 fd1f 	bl	80071b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003776:	bf00      	nop
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	20000634 	.word	0x20000634

08003780 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  return 1;
 8003784:	2301      	movs	r3, #1
}
 8003786:	4618      	mov	r0, r3
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr

08003790 <_kill>:

int _kill(int pid, int sig)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800379a:	f005 fbfb 	bl	8008f94 <__errno>
 800379e:	4603      	mov	r3, r0
 80037a0:	2216      	movs	r2, #22
 80037a2:	601a      	str	r2, [r3, #0]
  return -1;
 80037a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <_exit>:

void _exit (int status)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80037b8:	f04f 31ff 	mov.w	r1, #4294967295
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f7ff ffe7 	bl	8003790 <_kill>
  while (1) {}    /* Make sure we hang here */
 80037c2:	bf00      	nop
 80037c4:	e7fd      	b.n	80037c2 <_exit+0x12>

080037c6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b086      	sub	sp, #24
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	60f8      	str	r0, [r7, #12]
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037d2:	2300      	movs	r3, #0
 80037d4:	617b      	str	r3, [r7, #20]
 80037d6:	e00a      	b.n	80037ee <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80037d8:	f3af 8000 	nop.w
 80037dc:	4601      	mov	r1, r0
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	1c5a      	adds	r2, r3, #1
 80037e2:	60ba      	str	r2, [r7, #8]
 80037e4:	b2ca      	uxtb	r2, r1
 80037e6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	3301      	adds	r3, #1
 80037ec:	617b      	str	r3, [r7, #20]
 80037ee:	697a      	ldr	r2, [r7, #20]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	429a      	cmp	r2, r3
 80037f4:	dbf0      	blt.n	80037d8 <_read+0x12>
  }

  return len;
 80037f6:	687b      	ldr	r3, [r7, #4]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}

08003800 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b086      	sub	sp, #24
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800380c:	2300      	movs	r3, #0
 800380e:	617b      	str	r3, [r7, #20]
 8003810:	e009      	b.n	8003826 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003812:	68bb      	ldr	r3, [r7, #8]
 8003814:	1c5a      	adds	r2, r3, #1
 8003816:	60ba      	str	r2, [r7, #8]
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	4618      	mov	r0, r3
 800381c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	3301      	adds	r3, #1
 8003824:	617b      	str	r3, [r7, #20]
 8003826:	697a      	ldr	r2, [r7, #20]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	429a      	cmp	r2, r3
 800382c:	dbf1      	blt.n	8003812 <_write+0x12>
  }
  return len;
 800382e:	687b      	ldr	r3, [r7, #4]
}
 8003830:	4618      	mov	r0, r3
 8003832:	3718      	adds	r7, #24
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}

08003838 <_close>:

int _close(int file)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003840:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003844:	4618      	mov	r0, r3
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr

08003850 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003860:	605a      	str	r2, [r3, #4]
  return 0;
 8003862:	2300      	movs	r3, #0
}
 8003864:	4618      	mov	r0, r3
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <_isatty>:

int _isatty(int file)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003878:	2301      	movs	r3, #1
}
 800387a:	4618      	mov	r0, r3
 800387c:	370c      	adds	r7, #12
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003886:	b480      	push	{r7}
 8003888:	b085      	sub	sp, #20
 800388a:	af00      	add	r7, sp, #0
 800388c:	60f8      	str	r0, [r7, #12]
 800388e:	60b9      	str	r1, [r7, #8]
 8003890:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038a8:	4a14      	ldr	r2, [pc, #80]	@ (80038fc <_sbrk+0x5c>)
 80038aa:	4b15      	ldr	r3, [pc, #84]	@ (8003900 <_sbrk+0x60>)
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038b4:	4b13      	ldr	r3, [pc, #76]	@ (8003904 <_sbrk+0x64>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d102      	bne.n	80038c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038bc:	4b11      	ldr	r3, [pc, #68]	@ (8003904 <_sbrk+0x64>)
 80038be:	4a12      	ldr	r2, [pc, #72]	@ (8003908 <_sbrk+0x68>)
 80038c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038c2:	4b10      	ldr	r3, [pc, #64]	@ (8003904 <_sbrk+0x64>)
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4413      	add	r3, r2
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d207      	bcs.n	80038e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038d0:	f005 fb60 	bl	8008f94 <__errno>
 80038d4:	4603      	mov	r3, r0
 80038d6:	220c      	movs	r2, #12
 80038d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038da:	f04f 33ff 	mov.w	r3, #4294967295
 80038de:	e009      	b.n	80038f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038e0:	4b08      	ldr	r3, [pc, #32]	@ (8003904 <_sbrk+0x64>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038e6:	4b07      	ldr	r3, [pc, #28]	@ (8003904 <_sbrk+0x64>)
 80038e8:	681a      	ldr	r2, [r3, #0]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4413      	add	r3, r2
 80038ee:	4a05      	ldr	r2, [pc, #20]	@ (8003904 <_sbrk+0x64>)
 80038f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80038f2:	68fb      	ldr	r3, [r7, #12]
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3718      	adds	r7, #24
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	20018000 	.word	0x20018000
 8003900:	00000400 	.word	0x00000400
 8003904:	20000c14 	.word	0x20000c14
 8003908:	20000d68 	.word	0x20000d68

0800390c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800390c:	b480      	push	{r7}
 800390e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003910:	4b06      	ldr	r3, [pc, #24]	@ (800392c <SystemInit+0x20>)
 8003912:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003916:	4a05      	ldr	r2, [pc, #20]	@ (800392c <SystemInit+0x20>)
 8003918:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800391c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003920:	bf00      	nop
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	e000ed00 	.word	0xe000ed00

08003930 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003930:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003968 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003934:	f7ff ffea 	bl	800390c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003938:	480c      	ldr	r0, [pc, #48]	@ (800396c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800393a:	490d      	ldr	r1, [pc, #52]	@ (8003970 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800393c:	4a0d      	ldr	r2, [pc, #52]	@ (8003974 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800393e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003940:	e002      	b.n	8003948 <LoopCopyDataInit>

08003942 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003942:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003944:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003946:	3304      	adds	r3, #4

08003948 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003948:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800394a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800394c:	d3f9      	bcc.n	8003942 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800394e:	4a0a      	ldr	r2, [pc, #40]	@ (8003978 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003950:	4c0a      	ldr	r4, [pc, #40]	@ (800397c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003952:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003954:	e001      	b.n	800395a <LoopFillZerobss>

08003956 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003956:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003958:	3204      	adds	r2, #4

0800395a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800395a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800395c:	d3fb      	bcc.n	8003956 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800395e:	f005 fb1f 	bl	8008fa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003962:	f7fe fc45 	bl	80021f0 <main>
  bx  lr    
 8003966:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003968:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800396c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003970:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 8003974:	0800e278 	.word	0x0800e278
  ldr r2, =_sbss
 8003978:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 800397c:	20000d68 	.word	0x20000d68

08003980 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003980:	e7fe      	b.n	8003980 <ADC_IRQHandler>
	...

08003984 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003988:	4b0e      	ldr	r3, [pc, #56]	@ (80039c4 <HAL_Init+0x40>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a0d      	ldr	r2, [pc, #52]	@ (80039c4 <HAL_Init+0x40>)
 800398e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003992:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003994:	4b0b      	ldr	r3, [pc, #44]	@ (80039c4 <HAL_Init+0x40>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a0a      	ldr	r2, [pc, #40]	@ (80039c4 <HAL_Init+0x40>)
 800399a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800399e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039a0:	4b08      	ldr	r3, [pc, #32]	@ (80039c4 <HAL_Init+0x40>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a07      	ldr	r2, [pc, #28]	@ (80039c4 <HAL_Init+0x40>)
 80039a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039ac:	2003      	movs	r0, #3
 80039ae:	f000 f94f 	bl	8003c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039b2:	2000      	movs	r0, #0
 80039b4:	f000 f808 	bl	80039c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80039b8:	f7ff fc5a 	bl	8003270 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	40023c00 	.word	0x40023c00

080039c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039d0:	4b12      	ldr	r3, [pc, #72]	@ (8003a1c <HAL_InitTick+0x54>)
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	4b12      	ldr	r3, [pc, #72]	@ (8003a20 <HAL_InitTick+0x58>)
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	4619      	mov	r1, r3
 80039da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80039de:	fbb3 f3f1 	udiv	r3, r3, r1
 80039e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e6:	4618      	mov	r0, r3
 80039e8:	f000 f967 	bl	8003cba <HAL_SYSTICK_Config>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d001      	beq.n	80039f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e00e      	b.n	8003a14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2b0f      	cmp	r3, #15
 80039fa:	d80a      	bhi.n	8003a12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039fc:	2200      	movs	r2, #0
 80039fe:	6879      	ldr	r1, [r7, #4]
 8003a00:	f04f 30ff 	mov.w	r0, #4294967295
 8003a04:	f000 f92f 	bl	8003c66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a08:	4a06      	ldr	r2, [pc, #24]	@ (8003a24 <HAL_InitTick+0x5c>)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	e000      	b.n	8003a14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	2000008c 	.word	0x2000008c
 8003a20:	20000094 	.word	0x20000094
 8003a24:	20000090 	.word	0x20000090

08003a28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a2c:	4b06      	ldr	r3, [pc, #24]	@ (8003a48 <HAL_IncTick+0x20>)
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	461a      	mov	r2, r3
 8003a32:	4b06      	ldr	r3, [pc, #24]	@ (8003a4c <HAL_IncTick+0x24>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4413      	add	r3, r2
 8003a38:	4a04      	ldr	r2, [pc, #16]	@ (8003a4c <HAL_IncTick+0x24>)
 8003a3a:	6013      	str	r3, [r2, #0]
}
 8003a3c:	bf00      	nop
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr
 8003a46:	bf00      	nop
 8003a48:	20000094 	.word	0x20000094
 8003a4c:	20000c18 	.word	0x20000c18

08003a50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a50:	b480      	push	{r7}
 8003a52:	af00      	add	r7, sp, #0
  return uwTick;
 8003a54:	4b03      	ldr	r3, [pc, #12]	@ (8003a64 <HAL_GetTick+0x14>)
 8003a56:	681b      	ldr	r3, [r3, #0]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop
 8003a64:	20000c18 	.word	0x20000c18

08003a68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a70:	f7ff ffee 	bl	8003a50 <HAL_GetTick>
 8003a74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a80:	d005      	beq.n	8003a8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a82:	4b0a      	ldr	r3, [pc, #40]	@ (8003aac <HAL_Delay+0x44>)
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	461a      	mov	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a8e:	bf00      	nop
 8003a90:	f7ff ffde 	bl	8003a50 <HAL_GetTick>
 8003a94:	4602      	mov	r2, r0
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	68fa      	ldr	r2, [r7, #12]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d8f7      	bhi.n	8003a90 <HAL_Delay+0x28>
  {
  }
}
 8003aa0:	bf00      	nop
 8003aa2:	bf00      	nop
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	20000094 	.word	0x20000094

08003ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b085      	sub	sp, #20
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8003af4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ac6:	68ba      	ldr	r2, [r7, #8]
 8003ac8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003acc:	4013      	ands	r3, r2
 8003ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ad8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003adc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ae2:	4a04      	ldr	r2, [pc, #16]	@ (8003af4 <__NVIC_SetPriorityGrouping+0x44>)
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	60d3      	str	r3, [r2, #12]
}
 8003ae8:	bf00      	nop
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr
 8003af4:	e000ed00 	.word	0xe000ed00

08003af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003af8:	b480      	push	{r7}
 8003afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003afc:	4b04      	ldr	r3, [pc, #16]	@ (8003b10 <__NVIC_GetPriorityGrouping+0x18>)
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	0a1b      	lsrs	r3, r3, #8
 8003b02:	f003 0307 	and.w	r3, r3, #7
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0e:	4770      	bx	lr
 8003b10:	e000ed00 	.word	0xe000ed00

08003b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	db0b      	blt.n	8003b3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b26:	79fb      	ldrb	r3, [r7, #7]
 8003b28:	f003 021f 	and.w	r2, r3, #31
 8003b2c:	4907      	ldr	r1, [pc, #28]	@ (8003b4c <__NVIC_EnableIRQ+0x38>)
 8003b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b32:	095b      	lsrs	r3, r3, #5
 8003b34:	2001      	movs	r0, #1
 8003b36:	fa00 f202 	lsl.w	r2, r0, r2
 8003b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b3e:	bf00      	nop
 8003b40:	370c      	adds	r7, #12
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	e000e100 	.word	0xe000e100

08003b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	4603      	mov	r3, r0
 8003b58:	6039      	str	r1, [r7, #0]
 8003b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	db0a      	blt.n	8003b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	b2da      	uxtb	r2, r3
 8003b68:	490c      	ldr	r1, [pc, #48]	@ (8003b9c <__NVIC_SetPriority+0x4c>)
 8003b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6e:	0112      	lsls	r2, r2, #4
 8003b70:	b2d2      	uxtb	r2, r2
 8003b72:	440b      	add	r3, r1
 8003b74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b78:	e00a      	b.n	8003b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	b2da      	uxtb	r2, r3
 8003b7e:	4908      	ldr	r1, [pc, #32]	@ (8003ba0 <__NVIC_SetPriority+0x50>)
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	f003 030f 	and.w	r3, r3, #15
 8003b86:	3b04      	subs	r3, #4
 8003b88:	0112      	lsls	r2, r2, #4
 8003b8a:	b2d2      	uxtb	r2, r2
 8003b8c:	440b      	add	r3, r1
 8003b8e:	761a      	strb	r2, [r3, #24]
}
 8003b90:	bf00      	nop
 8003b92:	370c      	adds	r7, #12
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr
 8003b9c:	e000e100 	.word	0xe000e100
 8003ba0:	e000ed00 	.word	0xe000ed00

08003ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b089      	sub	sp, #36	@ 0x24
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f003 0307 	and.w	r3, r3, #7
 8003bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f1c3 0307 	rsb	r3, r3, #7
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	bf28      	it	cs
 8003bc2:	2304      	movcs	r3, #4
 8003bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	3304      	adds	r3, #4
 8003bca:	2b06      	cmp	r3, #6
 8003bcc:	d902      	bls.n	8003bd4 <NVIC_EncodePriority+0x30>
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	3b03      	subs	r3, #3
 8003bd2:	e000      	b.n	8003bd6 <NVIC_EncodePriority+0x32>
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8003bdc:	69bb      	ldr	r3, [r7, #24]
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
 8003be2:	43da      	mvns	r2, r3
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	401a      	ands	r2, r3
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bec:	f04f 31ff 	mov.w	r1, #4294967295
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf6:	43d9      	mvns	r1, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bfc:	4313      	orrs	r3, r2
         );
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3724      	adds	r7, #36	@ 0x24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c08:	4770      	bx	lr
	...

08003c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3b01      	subs	r3, #1
 8003c18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c1c:	d301      	bcc.n	8003c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e00f      	b.n	8003c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c22:	4a0a      	ldr	r2, [pc, #40]	@ (8003c4c <SysTick_Config+0x40>)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	3b01      	subs	r3, #1
 8003c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c2a:	210f      	movs	r1, #15
 8003c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003c30:	f7ff ff8e 	bl	8003b50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c34:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <SysTick_Config+0x40>)
 8003c36:	2200      	movs	r2, #0
 8003c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c3a:	4b04      	ldr	r3, [pc, #16]	@ (8003c4c <SysTick_Config+0x40>)
 8003c3c:	2207      	movs	r2, #7
 8003c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3708      	adds	r7, #8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	e000e010 	.word	0xe000e010

08003c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f7ff ff29 	bl	8003ab0 <__NVIC_SetPriorityGrouping>
}
 8003c5e:	bf00      	nop
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}

08003c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c66:	b580      	push	{r7, lr}
 8003c68:	b086      	sub	sp, #24
 8003c6a:	af00      	add	r7, sp, #0
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	60b9      	str	r1, [r7, #8]
 8003c70:	607a      	str	r2, [r7, #4]
 8003c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003c74:	2300      	movs	r3, #0
 8003c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c78:	f7ff ff3e 	bl	8003af8 <__NVIC_GetPriorityGrouping>
 8003c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c7e:	687a      	ldr	r2, [r7, #4]
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	6978      	ldr	r0, [r7, #20]
 8003c84:	f7ff ff8e 	bl	8003ba4 <NVIC_EncodePriority>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff ff5d 	bl	8003b50 <__NVIC_SetPriority>
}
 8003c96:	bf00      	nop
 8003c98:	3718      	adds	r7, #24
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c9e:	b580      	push	{r7, lr}
 8003ca0:	b082      	sub	sp, #8
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cac:	4618      	mov	r0, r3
 8003cae:	f7ff ff31 	bl	8003b14 <__NVIC_EnableIRQ>
}
 8003cb2:	bf00      	nop
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}

08003cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003cba:	b580      	push	{r7, lr}
 8003cbc:	b082      	sub	sp, #8
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	f7ff ffa2 	bl	8003c0c <SysTick_Config>
 8003cc8:	4603      	mov	r3, r0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b084      	sub	sp, #16
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cde:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003ce0:	f7ff feb6 	bl	8003a50 <HAL_GetTick>
 8003ce4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d008      	beq.n	8003d04 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2280      	movs	r2, #128	@ 0x80
 8003cf6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	e052      	b.n	8003daa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	681a      	ldr	r2, [r3, #0]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f022 0216 	bic.w	r2, r2, #22
 8003d12:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	695a      	ldr	r2, [r3, #20]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003d22:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d103      	bne.n	8003d34 <HAL_DMA_Abort+0x62>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d007      	beq.n	8003d44 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f022 0208 	bic.w	r2, r2, #8
 8003d42:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f022 0201 	bic.w	r2, r2, #1
 8003d52:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d54:	e013      	b.n	8003d7e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d56:	f7ff fe7b 	bl	8003a50 <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b05      	cmp	r3, #5
 8003d62:	d90c      	bls.n	8003d7e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2220      	movs	r2, #32
 8003d68:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2203      	movs	r2, #3
 8003d6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e015      	b.n	8003daa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1e4      	bne.n	8003d56 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d90:	223f      	movs	r2, #63	@ 0x3f
 8003d92:	409a      	lsls	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003da8:	2300      	movs	r3, #0
}
 8003daa:	4618      	mov	r0, r3
 8003dac:	3710      	adds	r7, #16
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003db2:	b480      	push	{r7}
 8003db4:	b083      	sub	sp, #12
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d004      	beq.n	8003dd0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2280      	movs	r2, #128	@ 0x80
 8003dca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e00c      	b.n	8003dea <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2205      	movs	r2, #5
 8003dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 0201 	bic.w	r2, r2, #1
 8003de6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
	...

08003df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b089      	sub	sp, #36	@ 0x24
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e02:	2300      	movs	r3, #0
 8003e04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61fb      	str	r3, [r7, #28]
 8003e12:	e159      	b.n	80040c8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e14:	2201      	movs	r2, #1
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	4013      	ands	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e28:	693a      	ldr	r2, [r7, #16]
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	f040 8148 	bne.w	80040c2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 0303 	and.w	r3, r3, #3
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d005      	beq.n	8003e4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d130      	bne.n	8003eac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e50:	69fb      	ldr	r3, [r7, #28]
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	2203      	movs	r2, #3
 8003e56:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5a:	43db      	mvns	r3, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4013      	ands	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	005b      	lsls	r3, r3, #1
 8003e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	4313      	orrs	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	69ba      	ldr	r2, [r7, #24]
 8003e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e80:	2201      	movs	r2, #1
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	091b      	lsrs	r3, r3, #4
 8003e96:	f003 0201 	and.w	r2, r3, #1
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f003 0303 	and.w	r3, r3, #3
 8003eb4:	2b03      	cmp	r3, #3
 8003eb6:	d017      	beq.n	8003ee8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ebe:	69fb      	ldr	r3, [r7, #28]
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	2203      	movs	r2, #3
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 0303 	and.w	r3, r3, #3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d123      	bne.n	8003f3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	08da      	lsrs	r2, r3, #3
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	3208      	adds	r2, #8
 8003efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	f003 0307 	and.w	r3, r3, #7
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	220f      	movs	r2, #15
 8003f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f10:	43db      	mvns	r3, r3
 8003f12:	69ba      	ldr	r2, [r7, #24]
 8003f14:	4013      	ands	r3, r2
 8003f16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	691a      	ldr	r2, [r3, #16]
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f003 0307 	and.w	r3, r3, #7
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	fa02 f303 	lsl.w	r3, r2, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	08da      	lsrs	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	3208      	adds	r2, #8
 8003f36:	69b9      	ldr	r1, [r7, #24]
 8003f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	005b      	lsls	r3, r3, #1
 8003f46:	2203      	movs	r2, #3
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 0203 	and.w	r2, r3, #3
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	005b      	lsls	r3, r3, #1
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f000 80a2 	beq.w	80040c2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60fb      	str	r3, [r7, #12]
 8003f82:	4b57      	ldr	r3, [pc, #348]	@ (80040e0 <HAL_GPIO_Init+0x2e8>)
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	4a56      	ldr	r2, [pc, #344]	@ (80040e0 <HAL_GPIO_Init+0x2e8>)
 8003f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f8e:	4b54      	ldr	r3, [pc, #336]	@ (80040e0 <HAL_GPIO_Init+0x2e8>)
 8003f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f9a:	4a52      	ldr	r2, [pc, #328]	@ (80040e4 <HAL_GPIO_Init+0x2ec>)
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	089b      	lsrs	r3, r3, #2
 8003fa0:	3302      	adds	r3, #2
 8003fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	f003 0303 	and.w	r3, r3, #3
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	220f      	movs	r2, #15
 8003fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb6:	43db      	mvns	r3, r3
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a49      	ldr	r2, [pc, #292]	@ (80040e8 <HAL_GPIO_Init+0x2f0>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d019      	beq.n	8003ffa <HAL_GPIO_Init+0x202>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a48      	ldr	r2, [pc, #288]	@ (80040ec <HAL_GPIO_Init+0x2f4>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d013      	beq.n	8003ff6 <HAL_GPIO_Init+0x1fe>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4a47      	ldr	r2, [pc, #284]	@ (80040f0 <HAL_GPIO_Init+0x2f8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d00d      	beq.n	8003ff2 <HAL_GPIO_Init+0x1fa>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4a46      	ldr	r2, [pc, #280]	@ (80040f4 <HAL_GPIO_Init+0x2fc>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d007      	beq.n	8003fee <HAL_GPIO_Init+0x1f6>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	4a45      	ldr	r2, [pc, #276]	@ (80040f8 <HAL_GPIO_Init+0x300>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d101      	bne.n	8003fea <HAL_GPIO_Init+0x1f2>
 8003fe6:	2304      	movs	r3, #4
 8003fe8:	e008      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003fea:	2307      	movs	r3, #7
 8003fec:	e006      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e004      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	e002      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e000      	b.n	8003ffc <HAL_GPIO_Init+0x204>
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	69fa      	ldr	r2, [r7, #28]
 8003ffe:	f002 0203 	and.w	r2, r2, #3
 8004002:	0092      	lsls	r2, r2, #2
 8004004:	4093      	lsls	r3, r2
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4313      	orrs	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800400c:	4935      	ldr	r1, [pc, #212]	@ (80040e4 <HAL_GPIO_Init+0x2ec>)
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	089b      	lsrs	r3, r3, #2
 8004012:	3302      	adds	r3, #2
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800401a:	4b38      	ldr	r3, [pc, #224]	@ (80040fc <HAL_GPIO_Init+0x304>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	43db      	mvns	r3, r3
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4013      	ands	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	4313      	orrs	r3, r2
 800403c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800403e:	4a2f      	ldr	r2, [pc, #188]	@ (80040fc <HAL_GPIO_Init+0x304>)
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004044:	4b2d      	ldr	r3, [pc, #180]	@ (80040fc <HAL_GPIO_Init+0x304>)
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800404a:	693b      	ldr	r3, [r7, #16]
 800404c:	43db      	mvns	r3, r3
 800404e:	69ba      	ldr	r2, [r7, #24]
 8004050:	4013      	ands	r3, r2
 8004052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d003      	beq.n	8004068 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	4313      	orrs	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004068:	4a24      	ldr	r2, [pc, #144]	@ (80040fc <HAL_GPIO_Init+0x304>)
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800406e:	4b23      	ldr	r3, [pc, #140]	@ (80040fc <HAL_GPIO_Init+0x304>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	43db      	mvns	r3, r3
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4013      	ands	r3, r2
 800407c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800408a:	69ba      	ldr	r2, [r7, #24]
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	4313      	orrs	r3, r2
 8004090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004092:	4a1a      	ldr	r2, [pc, #104]	@ (80040fc <HAL_GPIO_Init+0x304>)
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004098:	4b18      	ldr	r3, [pc, #96]	@ (80040fc <HAL_GPIO_Init+0x304>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	43db      	mvns	r3, r3
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	4013      	ands	r3, r2
 80040a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d003      	beq.n	80040bc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040bc:	4a0f      	ldr	r2, [pc, #60]	@ (80040fc <HAL_GPIO_Init+0x304>)
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	3301      	adds	r3, #1
 80040c6:	61fb      	str	r3, [r7, #28]
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	2b0f      	cmp	r3, #15
 80040cc:	f67f aea2 	bls.w	8003e14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040d0:	bf00      	nop
 80040d2:	bf00      	nop
 80040d4:	3724      	adds	r7, #36	@ 0x24
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40023800 	.word	0x40023800
 80040e4:	40013800 	.word	0x40013800
 80040e8:	40020000 	.word	0x40020000
 80040ec:	40020400 	.word	0x40020400
 80040f0:	40020800 	.word	0x40020800
 80040f4:	40020c00 	.word	0x40020c00
 80040f8:	40021000 	.word	0x40021000
 80040fc:	40013c00 	.word	0x40013c00

08004100 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	460b      	mov	r3, r1
 800410a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	691a      	ldr	r2, [r3, #16]
 8004110:	887b      	ldrh	r3, [r7, #2]
 8004112:	4013      	ands	r3, r2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d002      	beq.n	800411e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004118:	2301      	movs	r3, #1
 800411a:	73fb      	strb	r3, [r7, #15]
 800411c:	e001      	b.n	8004122 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800411e:	2300      	movs	r3, #0
 8004120:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004122:	7bfb      	ldrb	r3, [r7, #15]
}
 8004124:	4618      	mov	r0, r3
 8004126:	3714      	adds	r7, #20
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr

08004130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	807b      	strh	r3, [r7, #2]
 800413c:	4613      	mov	r3, r2
 800413e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004140:	787b      	ldrb	r3, [r7, #1]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d003      	beq.n	800414e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004146:	887a      	ldrh	r2, [r7, #2]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800414c:	e003      	b.n	8004156 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800414e:	887b      	ldrh	r3, [r7, #2]
 8004150:	041a      	lsls	r2, r3, #16
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	619a      	str	r2, [r3, #24]
}
 8004156:	bf00      	nop
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr

08004162 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004162:	b480      	push	{r7}
 8004164:	b085      	sub	sp, #20
 8004166:	af00      	add	r7, sp, #0
 8004168:	6078      	str	r0, [r7, #4]
 800416a:	460b      	mov	r3, r1
 800416c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	695b      	ldr	r3, [r3, #20]
 8004172:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004174:	887a      	ldrh	r2, [r7, #2]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	4013      	ands	r3, r2
 800417a:	041a      	lsls	r2, r3, #16
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	43d9      	mvns	r1, r3
 8004180:	887b      	ldrh	r3, [r7, #2]
 8004182:	400b      	ands	r3, r1
 8004184:	431a      	orrs	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	619a      	str	r2, [r3, #24]
}
 800418a:	bf00      	nop
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
	...

08004198 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e12b      	b.n	8004402 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d106      	bne.n	80041c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7ff f87e 	bl	80032c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2224      	movs	r2, #36	@ 0x24
 80041c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f022 0201 	bic.w	r2, r2, #1
 80041da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041fc:	f001 f8ea 	bl	80053d4 <HAL_RCC_GetPCLK1Freq>
 8004200:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	4a81      	ldr	r2, [pc, #516]	@ (800440c <HAL_I2C_Init+0x274>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d807      	bhi.n	800421c <HAL_I2C_Init+0x84>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4a80      	ldr	r2, [pc, #512]	@ (8004410 <HAL_I2C_Init+0x278>)
 8004210:	4293      	cmp	r3, r2
 8004212:	bf94      	ite	ls
 8004214:	2301      	movls	r3, #1
 8004216:	2300      	movhi	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	e006      	b.n	800422a <HAL_I2C_Init+0x92>
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	4a7d      	ldr	r2, [pc, #500]	@ (8004414 <HAL_I2C_Init+0x27c>)
 8004220:	4293      	cmp	r3, r2
 8004222:	bf94      	ite	ls
 8004224:	2301      	movls	r3, #1
 8004226:	2300      	movhi	r3, #0
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b00      	cmp	r3, #0
 800422c:	d001      	beq.n	8004232 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e0e7      	b.n	8004402 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	4a78      	ldr	r2, [pc, #480]	@ (8004418 <HAL_I2C_Init+0x280>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	0c9b      	lsrs	r3, r3, #18
 800423c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68ba      	ldr	r2, [r7, #8]
 800424e:	430a      	orrs	r2, r1
 8004250:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	4a6a      	ldr	r2, [pc, #424]	@ (800440c <HAL_I2C_Init+0x274>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d802      	bhi.n	800426c <HAL_I2C_Init+0xd4>
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	3301      	adds	r3, #1
 800426a:	e009      	b.n	8004280 <HAL_I2C_Init+0xe8>
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004272:	fb02 f303 	mul.w	r3, r2, r3
 8004276:	4a69      	ldr	r2, [pc, #420]	@ (800441c <HAL_I2C_Init+0x284>)
 8004278:	fba2 2303 	umull	r2, r3, r2, r3
 800427c:	099b      	lsrs	r3, r3, #6
 800427e:	3301      	adds	r3, #1
 8004280:	687a      	ldr	r2, [r7, #4]
 8004282:	6812      	ldr	r2, [r2, #0]
 8004284:	430b      	orrs	r3, r1
 8004286:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004292:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	495c      	ldr	r1, [pc, #368]	@ (800440c <HAL_I2C_Init+0x274>)
 800429c:	428b      	cmp	r3, r1
 800429e:	d819      	bhi.n	80042d4 <HAL_I2C_Init+0x13c>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	1e59      	subs	r1, r3, #1
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80042ae:	1c59      	adds	r1, r3, #1
 80042b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80042b4:	400b      	ands	r3, r1
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d00a      	beq.n	80042d0 <HAL_I2C_Init+0x138>
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	1e59      	subs	r1, r3, #1
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	685b      	ldr	r3, [r3, #4]
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80042c8:	3301      	adds	r3, #1
 80042ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ce:	e051      	b.n	8004374 <HAL_I2C_Init+0x1dc>
 80042d0:	2304      	movs	r3, #4
 80042d2:	e04f      	b.n	8004374 <HAL_I2C_Init+0x1dc>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d111      	bne.n	8004300 <HAL_I2C_Init+0x168>
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	1e58      	subs	r0, r3, #1
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6859      	ldr	r1, [r3, #4]
 80042e4:	460b      	mov	r3, r1
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	440b      	add	r3, r1
 80042ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80042ee:	3301      	adds	r3, #1
 80042f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	bf0c      	ite	eq
 80042f8:	2301      	moveq	r3, #1
 80042fa:	2300      	movne	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	e012      	b.n	8004326 <HAL_I2C_Init+0x18e>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	1e58      	subs	r0, r3, #1
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6859      	ldr	r1, [r3, #4]
 8004308:	460b      	mov	r3, r1
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	440b      	add	r3, r1
 800430e:	0099      	lsls	r1, r3, #2
 8004310:	440b      	add	r3, r1
 8004312:	fbb0 f3f3 	udiv	r3, r0, r3
 8004316:	3301      	adds	r3, #1
 8004318:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800431c:	2b00      	cmp	r3, #0
 800431e:	bf0c      	ite	eq
 8004320:	2301      	moveq	r3, #1
 8004322:	2300      	movne	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <HAL_I2C_Init+0x196>
 800432a:	2301      	movs	r3, #1
 800432c:	e022      	b.n	8004374 <HAL_I2C_Init+0x1dc>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d10e      	bne.n	8004354 <HAL_I2C_Init+0x1bc>
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	1e58      	subs	r0, r3, #1
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6859      	ldr	r1, [r3, #4]
 800433e:	460b      	mov	r3, r1
 8004340:	005b      	lsls	r3, r3, #1
 8004342:	440b      	add	r3, r1
 8004344:	fbb0 f3f3 	udiv	r3, r0, r3
 8004348:	3301      	adds	r3, #1
 800434a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800434e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004352:	e00f      	b.n	8004374 <HAL_I2C_Init+0x1dc>
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	1e58      	subs	r0, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6859      	ldr	r1, [r3, #4]
 800435c:	460b      	mov	r3, r1
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	0099      	lsls	r1, r3, #2
 8004364:	440b      	add	r3, r1
 8004366:	fbb0 f3f3 	udiv	r3, r0, r3
 800436a:	3301      	adds	r3, #1
 800436c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004370:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	6809      	ldr	r1, [r1, #0]
 8004378:	4313      	orrs	r3, r2
 800437a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	69da      	ldr	r2, [r3, #28]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a1b      	ldr	r3, [r3, #32]
 800438e:	431a      	orrs	r2, r3
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	430a      	orrs	r2, r1
 8004396:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80043a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	6911      	ldr	r1, [r2, #16]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	68d2      	ldr	r2, [r2, #12]
 80043ae:	4311      	orrs	r1, r2
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6812      	ldr	r2, [r2, #0]
 80043b4:	430b      	orrs	r3, r1
 80043b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	695a      	ldr	r2, [r3, #20]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	430a      	orrs	r2, r1
 80043d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f042 0201 	orr.w	r2, r2, #1
 80043e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2220      	movs	r2, #32
 80043ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	000186a0 	.word	0x000186a0
 8004410:	001e847f 	.word	0x001e847f
 8004414:	003d08ff 	.word	0x003d08ff
 8004418:	431bde83 	.word	0x431bde83
 800441c:	10624dd3 	.word	0x10624dd3

08004420 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b088      	sub	sp, #32
 8004424:	af02      	add	r7, sp, #8
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	4608      	mov	r0, r1
 800442a:	4611      	mov	r1, r2
 800442c:	461a      	mov	r2, r3
 800442e:	4603      	mov	r3, r0
 8004430:	817b      	strh	r3, [r7, #10]
 8004432:	460b      	mov	r3, r1
 8004434:	813b      	strh	r3, [r7, #8]
 8004436:	4613      	mov	r3, r2
 8004438:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800443a:	f7ff fb09 	bl	8003a50 <HAL_GetTick>
 800443e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b20      	cmp	r3, #32
 800444a:	f040 80d9 	bne.w	8004600 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	2319      	movs	r3, #25
 8004454:	2201      	movs	r2, #1
 8004456:	496d      	ldr	r1, [pc, #436]	@ (800460c <HAL_I2C_Mem_Write+0x1ec>)
 8004458:	68f8      	ldr	r0, [r7, #12]
 800445a:	f000 f971 	bl	8004740 <I2C_WaitOnFlagUntilTimeout>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d001      	beq.n	8004468 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004464:	2302      	movs	r3, #2
 8004466:	e0cc      	b.n	8004602 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800446e:	2b01      	cmp	r3, #1
 8004470:	d101      	bne.n	8004476 <HAL_I2C_Mem_Write+0x56>
 8004472:	2302      	movs	r3, #2
 8004474:	e0c5      	b.n	8004602 <HAL_I2C_Mem_Write+0x1e2>
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	2b01      	cmp	r3, #1
 800448a:	d007      	beq.n	800449c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f042 0201 	orr.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80044aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2221      	movs	r2, #33	@ 0x21
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2240      	movs	r2, #64	@ 0x40
 80044b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6a3a      	ldr	r2, [r7, #32]
 80044c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80044cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	4a4d      	ldr	r2, [pc, #308]	@ (8004610 <HAL_I2C_Mem_Write+0x1f0>)
 80044dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044de:	88f8      	ldrh	r0, [r7, #6]
 80044e0:	893a      	ldrh	r2, [r7, #8]
 80044e2:	8979      	ldrh	r1, [r7, #10]
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	9301      	str	r3, [sp, #4]
 80044e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	4603      	mov	r3, r0
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f000 f890 	bl	8004614 <I2C_RequestMemoryWrite>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d052      	beq.n	80045a0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	e081      	b.n	8004602 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f000 fa36 	bl	8004974 <I2C_WaitOnTXEFlagUntilTimeout>
 8004508:	4603      	mov	r3, r0
 800450a:	2b00      	cmp	r3, #0
 800450c:	d00d      	beq.n	800452a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004512:	2b04      	cmp	r3, #4
 8004514:	d107      	bne.n	8004526 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004524:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e06b      	b.n	8004602 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800452e:	781a      	ldrb	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453a:	1c5a      	adds	r2, r3, #1
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004544:	3b01      	subs	r3, #1
 8004546:	b29a      	uxth	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004550:	b29b      	uxth	r3, r3
 8004552:	3b01      	subs	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b04      	cmp	r3, #4
 8004566:	d11b      	bne.n	80045a0 <HAL_I2C_Mem_Write+0x180>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800456c:	2b00      	cmp	r3, #0
 800456e:	d017      	beq.n	80045a0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004574:	781a      	ldrb	r2, [r3, #0]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004580:	1c5a      	adds	r2, r3, #1
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800458a:	3b01      	subs	r3, #1
 800458c:	b29a      	uxth	r2, r3
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004596:	b29b      	uxth	r3, r3
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d1aa      	bne.n	80044fe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f000 fa29 	bl	8004a04 <I2C_WaitOnBTFFlagUntilTimeout>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00d      	beq.n	80045d4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045bc:	2b04      	cmp	r3, #4
 80045be:	d107      	bne.n	80045d0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e016      	b.n	8004602 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2220      	movs	r2, #32
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045fc:	2300      	movs	r3, #0
 80045fe:	e000      	b.n	8004602 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004600:	2302      	movs	r3, #2
  }
}
 8004602:	4618      	mov	r0, r3
 8004604:	3718      	adds	r7, #24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	00100002 	.word	0x00100002
 8004610:	ffff0000 	.word	0xffff0000

08004614 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b088      	sub	sp, #32
 8004618:	af02      	add	r7, sp, #8
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	4608      	mov	r0, r1
 800461e:	4611      	mov	r1, r2
 8004620:	461a      	mov	r2, r3
 8004622:	4603      	mov	r3, r0
 8004624:	817b      	strh	r3, [r7, #10]
 8004626:	460b      	mov	r3, r1
 8004628:	813b      	strh	r3, [r7, #8]
 800462a:	4613      	mov	r3, r2
 800462c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800463c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800463e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	6a3b      	ldr	r3, [r7, #32]
 8004644:	2200      	movs	r2, #0
 8004646:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 f878 	bl	8004740 <I2C_WaitOnFlagUntilTimeout>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d00d      	beq.n	8004672 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004660:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004664:	d103      	bne.n	800466e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800466c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e05f      	b.n	8004732 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004672:	897b      	ldrh	r3, [r7, #10]
 8004674:	b2db      	uxtb	r3, r3
 8004676:	461a      	mov	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004680:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004684:	6a3a      	ldr	r2, [r7, #32]
 8004686:	492d      	ldr	r1, [pc, #180]	@ (800473c <I2C_RequestMemoryWrite+0x128>)
 8004688:	68f8      	ldr	r0, [r7, #12]
 800468a:	f000 f8d3 	bl	8004834 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d001      	beq.n	8004698 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e04c      	b.n	8004732 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004698:	2300      	movs	r3, #0
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	617b      	str	r3, [r7, #20]
 80046ac:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b0:	6a39      	ldr	r1, [r7, #32]
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	f000 f95e 	bl	8004974 <I2C_WaitOnTXEFlagUntilTimeout>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d00d      	beq.n	80046da <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c2:	2b04      	cmp	r3, #4
 80046c4:	d107      	bne.n	80046d6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046d4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	e02b      	b.n	8004732 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046da:	88fb      	ldrh	r3, [r7, #6]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d105      	bne.n	80046ec <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046e0:	893b      	ldrh	r3, [r7, #8]
 80046e2:	b2da      	uxtb	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	611a      	str	r2, [r3, #16]
 80046ea:	e021      	b.n	8004730 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80046ec:	893b      	ldrh	r3, [r7, #8]
 80046ee:	0a1b      	lsrs	r3, r3, #8
 80046f0:	b29b      	uxth	r3, r3
 80046f2:	b2da      	uxtb	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046fc:	6a39      	ldr	r1, [r7, #32]
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f000 f938 	bl	8004974 <I2C_WaitOnTXEFlagUntilTimeout>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00d      	beq.n	8004726 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470e:	2b04      	cmp	r3, #4
 8004710:	d107      	bne.n	8004722 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004720:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e005      	b.n	8004732 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004726:	893b      	ldrh	r3, [r7, #8]
 8004728:	b2da      	uxtb	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3718      	adds	r7, #24
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	00010002 	.word	0x00010002

08004740 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	603b      	str	r3, [r7, #0]
 800474c:	4613      	mov	r3, r2
 800474e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004750:	e048      	b.n	80047e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004758:	d044      	beq.n	80047e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800475a:	f7ff f979 	bl	8003a50 <HAL_GetTick>
 800475e:	4602      	mov	r2, r0
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	683a      	ldr	r2, [r7, #0]
 8004766:	429a      	cmp	r2, r3
 8004768:	d302      	bcc.n	8004770 <I2C_WaitOnFlagUntilTimeout+0x30>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d139      	bne.n	80047e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	0c1b      	lsrs	r3, r3, #16
 8004774:	b2db      	uxtb	r3, r3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d10d      	bne.n	8004796 <I2C_WaitOnFlagUntilTimeout+0x56>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	43da      	mvns	r2, r3
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	4013      	ands	r3, r2
 8004786:	b29b      	uxth	r3, r3
 8004788:	2b00      	cmp	r3, #0
 800478a:	bf0c      	ite	eq
 800478c:	2301      	moveq	r3, #1
 800478e:	2300      	movne	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	461a      	mov	r2, r3
 8004794:	e00c      	b.n	80047b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	43da      	mvns	r2, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	4013      	ands	r3, r2
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	bf0c      	ite	eq
 80047a8:	2301      	moveq	r3, #1
 80047aa:	2300      	movne	r3, #0
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	461a      	mov	r2, r3
 80047b0:	79fb      	ldrb	r3, [r7, #7]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d116      	bne.n	80047e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2220      	movs	r2, #32
 80047c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d0:	f043 0220 	orr.w	r2, r3, #32
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2200      	movs	r2, #0
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e023      	b.n	800482c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	0c1b      	lsrs	r3, r3, #16
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d10d      	bne.n	800480a <I2C_WaitOnFlagUntilTimeout+0xca>
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	43da      	mvns	r2, r3
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	4013      	ands	r3, r2
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	bf0c      	ite	eq
 8004800:	2301      	moveq	r3, #1
 8004802:	2300      	movne	r3, #0
 8004804:	b2db      	uxtb	r3, r3
 8004806:	461a      	mov	r2, r3
 8004808:	e00c      	b.n	8004824 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	43da      	mvns	r2, r3
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	4013      	ands	r3, r2
 8004816:	b29b      	uxth	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	bf0c      	ite	eq
 800481c:	2301      	moveq	r3, #1
 800481e:	2300      	movne	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	461a      	mov	r2, r3
 8004824:	79fb      	ldrb	r3, [r7, #7]
 8004826:	429a      	cmp	r2, r3
 8004828:	d093      	beq.n	8004752 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800482a:	2300      	movs	r3, #0
}
 800482c:	4618      	mov	r0, r3
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
 8004840:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004842:	e071      	b.n	8004928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	695b      	ldr	r3, [r3, #20]
 800484a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800484e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004852:	d123      	bne.n	800489c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004862:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800486c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2220      	movs	r2, #32
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004888:	f043 0204 	orr.w	r2, r3, #4
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e067      	b.n	800496c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a2:	d041      	beq.n	8004928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048a4:	f7ff f8d4 	bl	8003a50 <HAL_GetTick>
 80048a8:	4602      	mov	r2, r0
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	1ad3      	subs	r3, r2, r3
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d302      	bcc.n	80048ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d136      	bne.n	8004928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	0c1b      	lsrs	r3, r3, #16
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d10c      	bne.n	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	695b      	ldr	r3, [r3, #20]
 80048ca:	43da      	mvns	r2, r3
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	4013      	ands	r3, r2
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	bf14      	ite	ne
 80048d6:	2301      	movne	r3, #1
 80048d8:	2300      	moveq	r3, #0
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	e00b      	b.n	80048f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	699b      	ldr	r3, [r3, #24]
 80048e4:	43da      	mvns	r2, r3
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	4013      	ands	r3, r2
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	bf14      	ite	ne
 80048f0:	2301      	movne	r3, #1
 80048f2:	2300      	moveq	r3, #0
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d016      	beq.n	8004928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2220      	movs	r2, #32
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004914:	f043 0220 	orr.w	r2, r3, #32
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e021      	b.n	800496c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	0c1b      	lsrs	r3, r3, #16
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b01      	cmp	r3, #1
 8004930:	d10c      	bne.n	800494c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	695b      	ldr	r3, [r3, #20]
 8004938:	43da      	mvns	r2, r3
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	4013      	ands	r3, r2
 800493e:	b29b      	uxth	r3, r3
 8004940:	2b00      	cmp	r3, #0
 8004942:	bf14      	ite	ne
 8004944:	2301      	movne	r3, #1
 8004946:	2300      	moveq	r3, #0
 8004948:	b2db      	uxtb	r3, r3
 800494a:	e00b      	b.n	8004964 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	699b      	ldr	r3, [r3, #24]
 8004952:	43da      	mvns	r2, r3
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	4013      	ands	r3, r2
 8004958:	b29b      	uxth	r3, r3
 800495a:	2b00      	cmp	r3, #0
 800495c:	bf14      	ite	ne
 800495e:	2301      	movne	r3, #1
 8004960:	2300      	moveq	r3, #0
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	f47f af6d 	bne.w	8004844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800496a:	2300      	movs	r3, #0
}
 800496c:	4618      	mov	r0, r3
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004980:	e034      	b.n	80049ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 f886 	bl	8004a94 <I2C_IsAcknowledgeFailed>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d001      	beq.n	8004992 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e034      	b.n	80049fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004998:	d028      	beq.n	80049ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800499a:	f7ff f859 	bl	8003a50 <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	68ba      	ldr	r2, [r7, #8]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d302      	bcc.n	80049b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d11d      	bne.n	80049ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049ba:	2b80      	cmp	r3, #128	@ 0x80
 80049bc:	d016      	beq.n	80049ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2220      	movs	r2, #32
 80049c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049d8:	f043 0220 	orr.w	r2, r3, #32
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2200      	movs	r2, #0
 80049e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e007      	b.n	80049fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049f6:	2b80      	cmp	r3, #128	@ 0x80
 80049f8:	d1c3      	bne.n	8004982 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80049fa:	2300      	movs	r3, #0
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a10:	e034      	b.n	8004a7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a12:	68f8      	ldr	r0, [r7, #12]
 8004a14:	f000 f83e 	bl	8004a94 <I2C_IsAcknowledgeFailed>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e034      	b.n	8004a8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a28:	d028      	beq.n	8004a7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a2a:	f7ff f811 	bl	8003a50 <HAL_GetTick>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	68ba      	ldr	r2, [r7, #8]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d302      	bcc.n	8004a40 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d11d      	bne.n	8004a7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	f003 0304 	and.w	r3, r3, #4
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d016      	beq.n	8004a7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2220      	movs	r2, #32
 8004a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a68:	f043 0220 	orr.w	r2, r3, #32
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	e007      	b.n	8004a8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	f003 0304 	and.w	r3, r3, #4
 8004a86:	2b04      	cmp	r3, #4
 8004a88:	d1c3      	bne.n	8004a12 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004a8a:	2300      	movs	r3, #0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3710      	adds	r7, #16
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	695b      	ldr	r3, [r3, #20]
 8004aa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004aaa:	d11b      	bne.n	8004ae4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ab4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad0:	f043 0204 	orr.w	r2, r3, #4
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e000      	b.n	8004ae6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
	...

08004af4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e267      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d075      	beq.n	8004bfe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b12:	4b88      	ldr	r3, [pc, #544]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	f003 030c 	and.w	r3, r3, #12
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	d00c      	beq.n	8004b38 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b1e:	4b85      	ldr	r3, [pc, #532]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004b26:	2b08      	cmp	r3, #8
 8004b28:	d112      	bne.n	8004b50 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004b2a:	4b82      	ldr	r3, [pc, #520]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b32:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b36:	d10b      	bne.n	8004b50 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b38:	4b7e      	ldr	r3, [pc, #504]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d05b      	beq.n	8004bfc <HAL_RCC_OscConfig+0x108>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d157      	bne.n	8004bfc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e242      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b58:	d106      	bne.n	8004b68 <HAL_RCC_OscConfig+0x74>
 8004b5a:	4b76      	ldr	r3, [pc, #472]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a75      	ldr	r2, [pc, #468]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b64:	6013      	str	r3, [r2, #0]
 8004b66:	e01d      	b.n	8004ba4 <HAL_RCC_OscConfig+0xb0>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b70:	d10c      	bne.n	8004b8c <HAL_RCC_OscConfig+0x98>
 8004b72:	4b70      	ldr	r3, [pc, #448]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a6f      	ldr	r2, [pc, #444]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b7c:	6013      	str	r3, [r2, #0]
 8004b7e:	4b6d      	ldr	r3, [pc, #436]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a6c      	ldr	r2, [pc, #432]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b88:	6013      	str	r3, [r2, #0]
 8004b8a:	e00b      	b.n	8004ba4 <HAL_RCC_OscConfig+0xb0>
 8004b8c:	4b69      	ldr	r3, [pc, #420]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a68      	ldr	r2, [pc, #416]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b96:	6013      	str	r3, [r2, #0]
 8004b98:	4b66      	ldr	r3, [pc, #408]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a65      	ldr	r2, [pc, #404]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004b9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ba2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d013      	beq.n	8004bd4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bac:	f7fe ff50 	bl	8003a50 <HAL_GetTick>
 8004bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bb2:	e008      	b.n	8004bc6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bb4:	f7fe ff4c 	bl	8003a50 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	2b64      	cmp	r3, #100	@ 0x64
 8004bc0:	d901      	bls.n	8004bc6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e207      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bc6:	4b5b      	ldr	r3, [pc, #364]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d0f0      	beq.n	8004bb4 <HAL_RCC_OscConfig+0xc0>
 8004bd2:	e014      	b.n	8004bfe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bd4:	f7fe ff3c 	bl	8003a50 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bdc:	f7fe ff38 	bl	8003a50 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b64      	cmp	r3, #100	@ 0x64
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e1f3      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bee:	4b51      	ldr	r3, [pc, #324]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1f0      	bne.n	8004bdc <HAL_RCC_OscConfig+0xe8>
 8004bfa:	e000      	b.n	8004bfe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d063      	beq.n	8004cd2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c0a:	4b4a      	ldr	r3, [pc, #296]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f003 030c 	and.w	r3, r3, #12
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00b      	beq.n	8004c2e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c16:	4b47      	ldr	r3, [pc, #284]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004c1e:	2b08      	cmp	r3, #8
 8004c20:	d11c      	bne.n	8004c5c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004c22:	4b44      	ldr	r3, [pc, #272]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d116      	bne.n	8004c5c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c2e:	4b41      	ldr	r3, [pc, #260]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0302 	and.w	r3, r3, #2
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d005      	beq.n	8004c46 <HAL_RCC_OscConfig+0x152>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d001      	beq.n	8004c46 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e1c7      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c46:	4b3b      	ldr	r3, [pc, #236]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	00db      	lsls	r3, r3, #3
 8004c54:	4937      	ldr	r1, [pc, #220]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004c5a:	e03a      	b.n	8004cd2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d020      	beq.n	8004ca6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c64:	4b34      	ldr	r3, [pc, #208]	@ (8004d38 <HAL_RCC_OscConfig+0x244>)
 8004c66:	2201      	movs	r2, #1
 8004c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6a:	f7fe fef1 	bl	8003a50 <HAL_GetTick>
 8004c6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c70:	e008      	b.n	8004c84 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c72:	f7fe feed 	bl	8003a50 <HAL_GetTick>
 8004c76:	4602      	mov	r2, r0
 8004c78:	693b      	ldr	r3, [r7, #16]
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	2b02      	cmp	r3, #2
 8004c7e:	d901      	bls.n	8004c84 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e1a8      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c84:	4b2b      	ldr	r3, [pc, #172]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0302 	and.w	r3, r3, #2
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0f0      	beq.n	8004c72 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c90:	4b28      	ldr	r3, [pc, #160]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	00db      	lsls	r3, r3, #3
 8004c9e:	4925      	ldr	r1, [pc, #148]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	600b      	str	r3, [r1, #0]
 8004ca4:	e015      	b.n	8004cd2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ca6:	4b24      	ldr	r3, [pc, #144]	@ (8004d38 <HAL_RCC_OscConfig+0x244>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cac:	f7fe fed0 	bl	8003a50 <HAL_GetTick>
 8004cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cb2:	e008      	b.n	8004cc6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cb4:	f7fe fecc 	bl	8003a50 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e187      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0302 	and.w	r3, r3, #2
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d1f0      	bne.n	8004cb4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f003 0308 	and.w	r3, r3, #8
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d036      	beq.n	8004d4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d016      	beq.n	8004d14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ce6:	4b15      	ldr	r3, [pc, #84]	@ (8004d3c <HAL_RCC_OscConfig+0x248>)
 8004ce8:	2201      	movs	r2, #1
 8004cea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cec:	f7fe feb0 	bl	8003a50 <HAL_GetTick>
 8004cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cf4:	f7fe feac 	bl	8003a50 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e167      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d06:	4b0b      	ldr	r3, [pc, #44]	@ (8004d34 <HAL_RCC_OscConfig+0x240>)
 8004d08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d0a:	f003 0302 	and.w	r3, r3, #2
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d0f0      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x200>
 8004d12:	e01b      	b.n	8004d4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d14:	4b09      	ldr	r3, [pc, #36]	@ (8004d3c <HAL_RCC_OscConfig+0x248>)
 8004d16:	2200      	movs	r2, #0
 8004d18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d1a:	f7fe fe99 	bl	8003a50 <HAL_GetTick>
 8004d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d20:	e00e      	b.n	8004d40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d22:	f7fe fe95 	bl	8003a50 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d907      	bls.n	8004d40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e150      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
 8004d34:	40023800 	.word	0x40023800
 8004d38:	42470000 	.word	0x42470000
 8004d3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004d40:	4b88      	ldr	r3, [pc, #544]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d44:	f003 0302 	and.w	r3, r3, #2
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1ea      	bne.n	8004d22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0304 	and.w	r3, r3, #4
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	f000 8097 	beq.w	8004e88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d5e:	4b81      	ldr	r3, [pc, #516]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d10f      	bne.n	8004d8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	60bb      	str	r3, [r7, #8]
 8004d6e:	4b7d      	ldr	r3, [pc, #500]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d72:	4a7c      	ldr	r2, [pc, #496]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004d74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d78:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d7a:	4b7a      	ldr	r3, [pc, #488]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d82:	60bb      	str	r3, [r7, #8]
 8004d84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d86:	2301      	movs	r3, #1
 8004d88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d8a:	4b77      	ldr	r3, [pc, #476]	@ (8004f68 <HAL_RCC_OscConfig+0x474>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d118      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d96:	4b74      	ldr	r3, [pc, #464]	@ (8004f68 <HAL_RCC_OscConfig+0x474>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a73      	ldr	r2, [pc, #460]	@ (8004f68 <HAL_RCC_OscConfig+0x474>)
 8004d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004da0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004da2:	f7fe fe55 	bl	8003a50 <HAL_GetTick>
 8004da6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004da8:	e008      	b.n	8004dbc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004daa:	f7fe fe51 	bl	8003a50 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d901      	bls.n	8004dbc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e10c      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dbc:	4b6a      	ldr	r3, [pc, #424]	@ (8004f68 <HAL_RCC_OscConfig+0x474>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d0f0      	beq.n	8004daa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d106      	bne.n	8004dde <HAL_RCC_OscConfig+0x2ea>
 8004dd0:	4b64      	ldr	r3, [pc, #400]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004dd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dd4:	4a63      	ldr	r2, [pc, #396]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004dd6:	f043 0301 	orr.w	r3, r3, #1
 8004dda:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ddc:	e01c      	b.n	8004e18 <HAL_RCC_OscConfig+0x324>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	2b05      	cmp	r3, #5
 8004de4:	d10c      	bne.n	8004e00 <HAL_RCC_OscConfig+0x30c>
 8004de6:	4b5f      	ldr	r3, [pc, #380]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004de8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dea:	4a5e      	ldr	r2, [pc, #376]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004dec:	f043 0304 	orr.w	r3, r3, #4
 8004df0:	6713      	str	r3, [r2, #112]	@ 0x70
 8004df2:	4b5c      	ldr	r3, [pc, #368]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004df6:	4a5b      	ldr	r2, [pc, #364]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004df8:	f043 0301 	orr.w	r3, r3, #1
 8004dfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004dfe:	e00b      	b.n	8004e18 <HAL_RCC_OscConfig+0x324>
 8004e00:	4b58      	ldr	r3, [pc, #352]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004e02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e04:	4a57      	ldr	r2, [pc, #348]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004e06:	f023 0301 	bic.w	r3, r3, #1
 8004e0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004e0c:	4b55      	ldr	r3, [pc, #340]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e10:	4a54      	ldr	r2, [pc, #336]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004e12:	f023 0304 	bic.w	r3, r3, #4
 8004e16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d015      	beq.n	8004e4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e20:	f7fe fe16 	bl	8003a50 <HAL_GetTick>
 8004e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e26:	e00a      	b.n	8004e3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e28:	f7fe fe12 	bl	8003a50 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e0cb      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e3e:	4b49      	ldr	r3, [pc, #292]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d0ee      	beq.n	8004e28 <HAL_RCC_OscConfig+0x334>
 8004e4a:	e014      	b.n	8004e76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e4c:	f7fe fe00 	bl	8003a50 <HAL_GetTick>
 8004e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e52:	e00a      	b.n	8004e6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e54:	f7fe fdfc 	bl	8003a50 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	693b      	ldr	r3, [r7, #16]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d901      	bls.n	8004e6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e0b5      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e6a:	4b3e      	ldr	r3, [pc, #248]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004e6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1ee      	bne.n	8004e54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004e76:	7dfb      	ldrb	r3, [r7, #23]
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d105      	bne.n	8004e88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e7c:	4b39      	ldr	r3, [pc, #228]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e80:	4a38      	ldr	r2, [pc, #224]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004e82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 80a1 	beq.w	8004fd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004e92:	4b34      	ldr	r3, [pc, #208]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f003 030c 	and.w	r3, r3, #12
 8004e9a:	2b08      	cmp	r3, #8
 8004e9c:	d05c      	beq.n	8004f58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d141      	bne.n	8004f2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ea6:	4b31      	ldr	r3, [pc, #196]	@ (8004f6c <HAL_RCC_OscConfig+0x478>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eac:	f7fe fdd0 	bl	8003a50 <HAL_GetTick>
 8004eb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004eb2:	e008      	b.n	8004ec6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb4:	f7fe fdcc 	bl	8003a50 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d901      	bls.n	8004ec6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e087      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ec6:	4b27      	ldr	r3, [pc, #156]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1f0      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	69da      	ldr	r2, [r3, #28]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee0:	019b      	lsls	r3, r3, #6
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee8:	085b      	lsrs	r3, r3, #1
 8004eea:	3b01      	subs	r3, #1
 8004eec:	041b      	lsls	r3, r3, #16
 8004eee:	431a      	orrs	r2, r3
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef4:	061b      	lsls	r3, r3, #24
 8004ef6:	491b      	ldr	r1, [pc, #108]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004efc:	4b1b      	ldr	r3, [pc, #108]	@ (8004f6c <HAL_RCC_OscConfig+0x478>)
 8004efe:	2201      	movs	r2, #1
 8004f00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f02:	f7fe fda5 	bl	8003a50 <HAL_GetTick>
 8004f06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f08:	e008      	b.n	8004f1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f0a:	f7fe fda1 	bl	8003a50 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d901      	bls.n	8004f1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e05c      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f1c:	4b11      	ldr	r3, [pc, #68]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d0f0      	beq.n	8004f0a <HAL_RCC_OscConfig+0x416>
 8004f28:	e054      	b.n	8004fd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f2a:	4b10      	ldr	r3, [pc, #64]	@ (8004f6c <HAL_RCC_OscConfig+0x478>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f30:	f7fe fd8e 	bl	8003a50 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f36:	e008      	b.n	8004f4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f38:	f7fe fd8a 	bl	8003a50 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e045      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f4a:	4b06      	ldr	r3, [pc, #24]	@ (8004f64 <HAL_RCC_OscConfig+0x470>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d1f0      	bne.n	8004f38 <HAL_RCC_OscConfig+0x444>
 8004f56:	e03d      	b.n	8004fd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d107      	bne.n	8004f70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e038      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
 8004f64:	40023800 	.word	0x40023800
 8004f68:	40007000 	.word	0x40007000
 8004f6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004f70:	4b1b      	ldr	r3, [pc, #108]	@ (8004fe0 <HAL_RCC_OscConfig+0x4ec>)
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	2b01      	cmp	r3, #1
 8004f7c:	d028      	beq.n	8004fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d121      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d11a      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004fa6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d111      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb6:	085b      	lsrs	r3, r3, #1
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d107      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d001      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e000      	b.n	8004fd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004fd4:	2300      	movs	r3, #0
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	40023800 	.word	0x40023800

08004fe4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d101      	bne.n	8004ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e0cc      	b.n	8005192 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ff8:	4b68      	ldr	r3, [pc, #416]	@ (800519c <HAL_RCC_ClockConfig+0x1b8>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 0307 	and.w	r3, r3, #7
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	429a      	cmp	r2, r3
 8005004:	d90c      	bls.n	8005020 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005006:	4b65      	ldr	r3, [pc, #404]	@ (800519c <HAL_RCC_ClockConfig+0x1b8>)
 8005008:	683a      	ldr	r2, [r7, #0]
 800500a:	b2d2      	uxtb	r2, r2
 800500c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800500e:	4b63      	ldr	r3, [pc, #396]	@ (800519c <HAL_RCC_ClockConfig+0x1b8>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f003 0307 	and.w	r3, r3, #7
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	429a      	cmp	r2, r3
 800501a:	d001      	beq.n	8005020 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e0b8      	b.n	8005192 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0302 	and.w	r3, r3, #2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d020      	beq.n	800506e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0304 	and.w	r3, r3, #4
 8005034:	2b00      	cmp	r3, #0
 8005036:	d005      	beq.n	8005044 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005038:	4b59      	ldr	r3, [pc, #356]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	4a58      	ldr	r2, [pc, #352]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 800503e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005042:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0308 	and.w	r3, r3, #8
 800504c:	2b00      	cmp	r3, #0
 800504e:	d005      	beq.n	800505c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005050:	4b53      	ldr	r3, [pc, #332]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005052:	689b      	ldr	r3, [r3, #8]
 8005054:	4a52      	ldr	r2, [pc, #328]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800505a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800505c:	4b50      	ldr	r3, [pc, #320]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	689b      	ldr	r3, [r3, #8]
 8005068:	494d      	ldr	r1, [pc, #308]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 800506a:	4313      	orrs	r3, r2
 800506c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0301 	and.w	r3, r3, #1
 8005076:	2b00      	cmp	r3, #0
 8005078:	d044      	beq.n	8005104 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	2b01      	cmp	r3, #1
 8005080:	d107      	bne.n	8005092 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005082:	4b47      	ldr	r3, [pc, #284]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d119      	bne.n	80050c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e07f      	b.n	8005192 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	2b02      	cmp	r3, #2
 8005098:	d003      	beq.n	80050a2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800509e:	2b03      	cmp	r3, #3
 80050a0:	d107      	bne.n	80050b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050a2:	4b3f      	ldr	r3, [pc, #252]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d109      	bne.n	80050c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e06f      	b.n	8005192 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b2:	4b3b      	ldr	r3, [pc, #236]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d101      	bne.n	80050c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e067      	b.n	8005192 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80050c2:	4b37      	ldr	r3, [pc, #220]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	f023 0203 	bic.w	r2, r3, #3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	4934      	ldr	r1, [pc, #208]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050d4:	f7fe fcbc 	bl	8003a50 <HAL_GetTick>
 80050d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050da:	e00a      	b.n	80050f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050dc:	f7fe fcb8 	bl	8003a50 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e04f      	b.n	8005192 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050f2:	4b2b      	ldr	r3, [pc, #172]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f003 020c 	and.w	r2, r3, #12
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	429a      	cmp	r2, r3
 8005102:	d1eb      	bne.n	80050dc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005104:	4b25      	ldr	r3, [pc, #148]	@ (800519c <HAL_RCC_ClockConfig+0x1b8>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0307 	and.w	r3, r3, #7
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	429a      	cmp	r2, r3
 8005110:	d20c      	bcs.n	800512c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005112:	4b22      	ldr	r3, [pc, #136]	@ (800519c <HAL_RCC_ClockConfig+0x1b8>)
 8005114:	683a      	ldr	r2, [r7, #0]
 8005116:	b2d2      	uxtb	r2, r2
 8005118:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800511a:	4b20      	ldr	r3, [pc, #128]	@ (800519c <HAL_RCC_ClockConfig+0x1b8>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0307 	and.w	r3, r3, #7
 8005122:	683a      	ldr	r2, [r7, #0]
 8005124:	429a      	cmp	r2, r3
 8005126:	d001      	beq.n	800512c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e032      	b.n	8005192 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0304 	and.w	r3, r3, #4
 8005134:	2b00      	cmp	r3, #0
 8005136:	d008      	beq.n	800514a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005138:	4b19      	ldr	r3, [pc, #100]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	4916      	ldr	r1, [pc, #88]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005146:	4313      	orrs	r3, r2
 8005148:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0308 	and.w	r3, r3, #8
 8005152:	2b00      	cmp	r3, #0
 8005154:	d009      	beq.n	800516a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005156:	4b12      	ldr	r3, [pc, #72]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	691b      	ldr	r3, [r3, #16]
 8005162:	00db      	lsls	r3, r3, #3
 8005164:	490e      	ldr	r1, [pc, #56]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005166:	4313      	orrs	r3, r2
 8005168:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800516a:	f000 f821 	bl	80051b0 <HAL_RCC_GetSysClockFreq>
 800516e:	4602      	mov	r2, r0
 8005170:	4b0b      	ldr	r3, [pc, #44]	@ (80051a0 <HAL_RCC_ClockConfig+0x1bc>)
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	091b      	lsrs	r3, r3, #4
 8005176:	f003 030f 	and.w	r3, r3, #15
 800517a:	490a      	ldr	r1, [pc, #40]	@ (80051a4 <HAL_RCC_ClockConfig+0x1c0>)
 800517c:	5ccb      	ldrb	r3, [r1, r3]
 800517e:	fa22 f303 	lsr.w	r3, r2, r3
 8005182:	4a09      	ldr	r2, [pc, #36]	@ (80051a8 <HAL_RCC_ClockConfig+0x1c4>)
 8005184:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005186:	4b09      	ldr	r3, [pc, #36]	@ (80051ac <HAL_RCC_ClockConfig+0x1c8>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4618      	mov	r0, r3
 800518c:	f7fe fc1c 	bl	80039c8 <HAL_InitTick>

  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3710      	adds	r7, #16
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	40023c00 	.word	0x40023c00
 80051a0:	40023800 	.word	0x40023800
 80051a4:	0800de14 	.word	0x0800de14
 80051a8:	2000008c 	.word	0x2000008c
 80051ac:	20000090 	.word	0x20000090

080051b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051b4:	b094      	sub	sp, #80	@ 0x50
 80051b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80051b8:	2300      	movs	r3, #0
 80051ba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80051c0:	2300      	movs	r3, #0
 80051c2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80051c4:	2300      	movs	r3, #0
 80051c6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80051c8:	4b79      	ldr	r3, [pc, #484]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f003 030c 	and.w	r3, r3, #12
 80051d0:	2b08      	cmp	r3, #8
 80051d2:	d00d      	beq.n	80051f0 <HAL_RCC_GetSysClockFreq+0x40>
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	f200 80e1 	bhi.w	800539c <HAL_RCC_GetSysClockFreq+0x1ec>
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d002      	beq.n	80051e4 <HAL_RCC_GetSysClockFreq+0x34>
 80051de:	2b04      	cmp	r3, #4
 80051e0:	d003      	beq.n	80051ea <HAL_RCC_GetSysClockFreq+0x3a>
 80051e2:	e0db      	b.n	800539c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80051e4:	4b73      	ldr	r3, [pc, #460]	@ (80053b4 <HAL_RCC_GetSysClockFreq+0x204>)
 80051e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80051e8:	e0db      	b.n	80053a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80051ea:	4b73      	ldr	r3, [pc, #460]	@ (80053b8 <HAL_RCC_GetSysClockFreq+0x208>)
 80051ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80051ee:	e0d8      	b.n	80053a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80051f0:	4b6f      	ldr	r3, [pc, #444]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051f8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80051fa:	4b6d      	ldr	r3, [pc, #436]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d063      	beq.n	80052ce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005206:	4b6a      	ldr	r3, [pc, #424]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	099b      	lsrs	r3, r3, #6
 800520c:	2200      	movs	r2, #0
 800520e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005210:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005218:	633b      	str	r3, [r7, #48]	@ 0x30
 800521a:	2300      	movs	r3, #0
 800521c:	637b      	str	r3, [r7, #52]	@ 0x34
 800521e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005222:	4622      	mov	r2, r4
 8005224:	462b      	mov	r3, r5
 8005226:	f04f 0000 	mov.w	r0, #0
 800522a:	f04f 0100 	mov.w	r1, #0
 800522e:	0159      	lsls	r1, r3, #5
 8005230:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005234:	0150      	lsls	r0, r2, #5
 8005236:	4602      	mov	r2, r0
 8005238:	460b      	mov	r3, r1
 800523a:	4621      	mov	r1, r4
 800523c:	1a51      	subs	r1, r2, r1
 800523e:	6139      	str	r1, [r7, #16]
 8005240:	4629      	mov	r1, r5
 8005242:	eb63 0301 	sbc.w	r3, r3, r1
 8005246:	617b      	str	r3, [r7, #20]
 8005248:	f04f 0200 	mov.w	r2, #0
 800524c:	f04f 0300 	mov.w	r3, #0
 8005250:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005254:	4659      	mov	r1, fp
 8005256:	018b      	lsls	r3, r1, #6
 8005258:	4651      	mov	r1, sl
 800525a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800525e:	4651      	mov	r1, sl
 8005260:	018a      	lsls	r2, r1, #6
 8005262:	4651      	mov	r1, sl
 8005264:	ebb2 0801 	subs.w	r8, r2, r1
 8005268:	4659      	mov	r1, fp
 800526a:	eb63 0901 	sbc.w	r9, r3, r1
 800526e:	f04f 0200 	mov.w	r2, #0
 8005272:	f04f 0300 	mov.w	r3, #0
 8005276:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800527a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800527e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005282:	4690      	mov	r8, r2
 8005284:	4699      	mov	r9, r3
 8005286:	4623      	mov	r3, r4
 8005288:	eb18 0303 	adds.w	r3, r8, r3
 800528c:	60bb      	str	r3, [r7, #8]
 800528e:	462b      	mov	r3, r5
 8005290:	eb49 0303 	adc.w	r3, r9, r3
 8005294:	60fb      	str	r3, [r7, #12]
 8005296:	f04f 0200 	mov.w	r2, #0
 800529a:	f04f 0300 	mov.w	r3, #0
 800529e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80052a2:	4629      	mov	r1, r5
 80052a4:	024b      	lsls	r3, r1, #9
 80052a6:	4621      	mov	r1, r4
 80052a8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80052ac:	4621      	mov	r1, r4
 80052ae:	024a      	lsls	r2, r1, #9
 80052b0:	4610      	mov	r0, r2
 80052b2:	4619      	mov	r1, r3
 80052b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052b6:	2200      	movs	r2, #0
 80052b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80052ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052bc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80052c0:	f7fb fcea 	bl	8000c98 <__aeabi_uldivmod>
 80052c4:	4602      	mov	r2, r0
 80052c6:	460b      	mov	r3, r1
 80052c8:	4613      	mov	r3, r2
 80052ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052cc:	e058      	b.n	8005380 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052ce:	4b38      	ldr	r3, [pc, #224]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x200>)
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	099b      	lsrs	r3, r3, #6
 80052d4:	2200      	movs	r2, #0
 80052d6:	4618      	mov	r0, r3
 80052d8:	4611      	mov	r1, r2
 80052da:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80052de:	623b      	str	r3, [r7, #32]
 80052e0:	2300      	movs	r3, #0
 80052e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80052e4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80052e8:	4642      	mov	r2, r8
 80052ea:	464b      	mov	r3, r9
 80052ec:	f04f 0000 	mov.w	r0, #0
 80052f0:	f04f 0100 	mov.w	r1, #0
 80052f4:	0159      	lsls	r1, r3, #5
 80052f6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052fa:	0150      	lsls	r0, r2, #5
 80052fc:	4602      	mov	r2, r0
 80052fe:	460b      	mov	r3, r1
 8005300:	4641      	mov	r1, r8
 8005302:	ebb2 0a01 	subs.w	sl, r2, r1
 8005306:	4649      	mov	r1, r9
 8005308:	eb63 0b01 	sbc.w	fp, r3, r1
 800530c:	f04f 0200 	mov.w	r2, #0
 8005310:	f04f 0300 	mov.w	r3, #0
 8005314:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005318:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800531c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005320:	ebb2 040a 	subs.w	r4, r2, sl
 8005324:	eb63 050b 	sbc.w	r5, r3, fp
 8005328:	f04f 0200 	mov.w	r2, #0
 800532c:	f04f 0300 	mov.w	r3, #0
 8005330:	00eb      	lsls	r3, r5, #3
 8005332:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005336:	00e2      	lsls	r2, r4, #3
 8005338:	4614      	mov	r4, r2
 800533a:	461d      	mov	r5, r3
 800533c:	4643      	mov	r3, r8
 800533e:	18e3      	adds	r3, r4, r3
 8005340:	603b      	str	r3, [r7, #0]
 8005342:	464b      	mov	r3, r9
 8005344:	eb45 0303 	adc.w	r3, r5, r3
 8005348:	607b      	str	r3, [r7, #4]
 800534a:	f04f 0200 	mov.w	r2, #0
 800534e:	f04f 0300 	mov.w	r3, #0
 8005352:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005356:	4629      	mov	r1, r5
 8005358:	028b      	lsls	r3, r1, #10
 800535a:	4621      	mov	r1, r4
 800535c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005360:	4621      	mov	r1, r4
 8005362:	028a      	lsls	r2, r1, #10
 8005364:	4610      	mov	r0, r2
 8005366:	4619      	mov	r1, r3
 8005368:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800536a:	2200      	movs	r2, #0
 800536c:	61bb      	str	r3, [r7, #24]
 800536e:	61fa      	str	r2, [r7, #28]
 8005370:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005374:	f7fb fc90 	bl	8000c98 <__aeabi_uldivmod>
 8005378:	4602      	mov	r2, r0
 800537a:	460b      	mov	r3, r1
 800537c:	4613      	mov	r3, r2
 800537e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005380:	4b0b      	ldr	r3, [pc, #44]	@ (80053b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	0c1b      	lsrs	r3, r3, #16
 8005386:	f003 0303 	and.w	r3, r3, #3
 800538a:	3301      	adds	r3, #1
 800538c:	005b      	lsls	r3, r3, #1
 800538e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005390:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005392:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005394:	fbb2 f3f3 	udiv	r3, r2, r3
 8005398:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800539a:	e002      	b.n	80053a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800539c:	4b05      	ldr	r3, [pc, #20]	@ (80053b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800539e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80053a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80053a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3750      	adds	r7, #80	@ 0x50
 80053a8:	46bd      	mov	sp, r7
 80053aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053ae:	bf00      	nop
 80053b0:	40023800 	.word	0x40023800
 80053b4:	00f42400 	.word	0x00f42400
 80053b8:	007a1200 	.word	0x007a1200

080053bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053c0:	4b03      	ldr	r3, [pc, #12]	@ (80053d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80053c2:	681b      	ldr	r3, [r3, #0]
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
 80053ce:	bf00      	nop
 80053d0:	2000008c 	.word	0x2000008c

080053d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80053d8:	f7ff fff0 	bl	80053bc <HAL_RCC_GetHCLKFreq>
 80053dc:	4602      	mov	r2, r0
 80053de:	4b05      	ldr	r3, [pc, #20]	@ (80053f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	0a9b      	lsrs	r3, r3, #10
 80053e4:	f003 0307 	and.w	r3, r3, #7
 80053e8:	4903      	ldr	r1, [pc, #12]	@ (80053f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053ea:	5ccb      	ldrb	r3, [r1, r3]
 80053ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	40023800 	.word	0x40023800
 80053f8:	0800de24 	.word	0x0800de24

080053fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005400:	f7ff ffdc 	bl	80053bc <HAL_RCC_GetHCLKFreq>
 8005404:	4602      	mov	r2, r0
 8005406:	4b05      	ldr	r3, [pc, #20]	@ (800541c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	0b5b      	lsrs	r3, r3, #13
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	4903      	ldr	r1, [pc, #12]	@ (8005420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005412:	5ccb      	ldrb	r3, [r1, r3]
 8005414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005418:	4618      	mov	r0, r3
 800541a:	bd80      	pop	{r7, pc}
 800541c:	40023800 	.word	0x40023800
 8005420:	0800de24 	.word	0x0800de24

08005424 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d101      	bne.n	8005436 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	e07b      	b.n	800552e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543a:	2b00      	cmp	r3, #0
 800543c:	d108      	bne.n	8005450 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005446:	d009      	beq.n	800545c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2200      	movs	r2, #0
 800544c:	61da      	str	r2, [r3, #28]
 800544e:	e005      	b.n	800545c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005468:	b2db      	uxtb	r3, r3
 800546a:	2b00      	cmp	r3, #0
 800546c:	d106      	bne.n	800547c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005476:	6878      	ldr	r0, [r7, #4]
 8005478:	f7fd ff6a 	bl	8003350 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2202      	movs	r2, #2
 8005480:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005492:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	685b      	ldr	r3, [r3, #4]
 8005498:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80054a4:	431a      	orrs	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054ae:	431a      	orrs	r2, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	431a      	orrs	r2, r3
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	431a      	orrs	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054cc:	431a      	orrs	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	69db      	ldr	r3, [r3, #28]
 80054d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054d6:	431a      	orrs	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e0:	ea42 0103 	orr.w	r1, r2, r3
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	0c1b      	lsrs	r3, r3, #16
 80054fa:	f003 0104 	and.w	r1, r3, #4
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005502:	f003 0210 	and.w	r2, r3, #16
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	430a      	orrs	r2, r1
 800550c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	69da      	ldr	r2, [r3, #28]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800551c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800552c:	2300      	movs	r3, #0
}
 800552e:	4618      	mov	r0, r3
 8005530:	3708      	adds	r7, #8
 8005532:	46bd      	mov	sp, r7
 8005534:	bd80      	pop	{r7, pc}

08005536 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005536:	b580      	push	{r7, lr}
 8005538:	b088      	sub	sp, #32
 800553a:	af00      	add	r7, sp, #0
 800553c:	60f8      	str	r0, [r7, #12]
 800553e:	60b9      	str	r1, [r7, #8]
 8005540:	603b      	str	r3, [r7, #0]
 8005542:	4613      	mov	r3, r2
 8005544:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005546:	f7fe fa83 	bl	8003a50 <HAL_GetTick>
 800554a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800554c:	88fb      	ldrh	r3, [r7, #6]
 800554e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b01      	cmp	r3, #1
 800555a:	d001      	beq.n	8005560 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800555c:	2302      	movs	r3, #2
 800555e:	e12a      	b.n	80057b6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d002      	beq.n	800556c <HAL_SPI_Transmit+0x36>
 8005566:	88fb      	ldrh	r3, [r7, #6]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e122      	b.n	80057b6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005576:	2b01      	cmp	r3, #1
 8005578:	d101      	bne.n	800557e <HAL_SPI_Transmit+0x48>
 800557a:	2302      	movs	r3, #2
 800557c:	e11b      	b.n	80057b6 <HAL_SPI_Transmit+0x280>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2201      	movs	r2, #1
 8005582:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2203      	movs	r2, #3
 800558a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	68ba      	ldr	r2, [r7, #8]
 8005598:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	88fa      	ldrh	r2, [r7, #6]
 800559e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	88fa      	ldrh	r2, [r7, #6]
 80055a4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2200      	movs	r2, #0
 80055aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2200      	movs	r2, #0
 80055bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	689b      	ldr	r3, [r3, #8]
 80055c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055cc:	d10f      	bne.n	80055ee <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055f8:	2b40      	cmp	r3, #64	@ 0x40
 80055fa:	d007      	beq.n	800560c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800560a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005614:	d152      	bne.n	80056bc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d002      	beq.n	8005624 <HAL_SPI_Transmit+0xee>
 800561e:	8b7b      	ldrh	r3, [r7, #26]
 8005620:	2b01      	cmp	r3, #1
 8005622:	d145      	bne.n	80056b0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005628:	881a      	ldrh	r2, [r3, #0]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005634:	1c9a      	adds	r2, r3, #2
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800563e:	b29b      	uxth	r3, r3
 8005640:	3b01      	subs	r3, #1
 8005642:	b29a      	uxth	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005648:	e032      	b.n	80056b0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b02      	cmp	r3, #2
 8005656:	d112      	bne.n	800567e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565c:	881a      	ldrh	r2, [r3, #0]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005668:	1c9a      	adds	r2, r3, #2
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005672:	b29b      	uxth	r3, r3
 8005674:	3b01      	subs	r3, #1
 8005676:	b29a      	uxth	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800567c:	e018      	b.n	80056b0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800567e:	f7fe f9e7 	bl	8003a50 <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	683a      	ldr	r2, [r7, #0]
 800568a:	429a      	cmp	r2, r3
 800568c:	d803      	bhi.n	8005696 <HAL_SPI_Transmit+0x160>
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005694:	d102      	bne.n	800569c <HAL_SPI_Transmit+0x166>
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d109      	bne.n	80056b0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e082      	b.n	80057b6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1c7      	bne.n	800564a <HAL_SPI_Transmit+0x114>
 80056ba:	e053      	b.n	8005764 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d002      	beq.n	80056ca <HAL_SPI_Transmit+0x194>
 80056c4:	8b7b      	ldrh	r3, [r7, #26]
 80056c6:	2b01      	cmp	r3, #1
 80056c8:	d147      	bne.n	800575a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	330c      	adds	r3, #12
 80056d4:	7812      	ldrb	r2, [r2, #0]
 80056d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056dc:	1c5a      	adds	r2, r3, #1
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	3b01      	subs	r3, #1
 80056ea:	b29a      	uxth	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80056f0:	e033      	b.n	800575a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f003 0302 	and.w	r3, r3, #2
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d113      	bne.n	8005728 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	330c      	adds	r3, #12
 800570a:	7812      	ldrb	r2, [r2, #0]
 800570c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005712:	1c5a      	adds	r2, r3, #1
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800571c:	b29b      	uxth	r3, r3
 800571e:	3b01      	subs	r3, #1
 8005720:	b29a      	uxth	r2, r3
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005726:	e018      	b.n	800575a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005728:	f7fe f992 	bl	8003a50 <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	429a      	cmp	r2, r3
 8005736:	d803      	bhi.n	8005740 <HAL_SPI_Transmit+0x20a>
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573e:	d102      	bne.n	8005746 <HAL_SPI_Transmit+0x210>
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d109      	bne.n	800575a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e02d      	b.n	80057b6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800575e:	b29b      	uxth	r3, r3
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1c6      	bne.n	80056f2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005764:	69fa      	ldr	r2, [r7, #28]
 8005766:	6839      	ldr	r1, [r7, #0]
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f000 fbd9 	bl	8005f20 <SPI_EndRxTxTransaction>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d002      	beq.n	800577a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2220      	movs	r2, #32
 8005778:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10a      	bne.n	8005798 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005782:	2300      	movs	r3, #0
 8005784:	617b      	str	r3, [r7, #20]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	617b      	str	r3, [r7, #20]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	617b      	str	r3, [r7, #20]
 8005796:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d001      	beq.n	80057b4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e000      	b.n	80057b6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80057b4:	2300      	movs	r3, #0
  }
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3720      	adds	r7, #32
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057be:	b580      	push	{r7, lr}
 80057c0:	b088      	sub	sp, #32
 80057c2:	af02      	add	r7, sp, #8
 80057c4:	60f8      	str	r0, [r7, #12]
 80057c6:	60b9      	str	r1, [r7, #8]
 80057c8:	603b      	str	r3, [r7, #0]
 80057ca:	4613      	mov	r3, r2
 80057cc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d001      	beq.n	80057de <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80057da:	2302      	movs	r3, #2
 80057dc:	e104      	b.n	80059e8 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057e6:	d112      	bne.n	800580e <HAL_SPI_Receive+0x50>
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d10e      	bne.n	800580e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2204      	movs	r2, #4
 80057f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80057f8:	88fa      	ldrh	r2, [r7, #6]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	4613      	mov	r3, r2
 8005800:	68ba      	ldr	r2, [r7, #8]
 8005802:	68b9      	ldr	r1, [r7, #8]
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	f000 f8f3 	bl	80059f0 <HAL_SPI_TransmitReceive>
 800580a:	4603      	mov	r3, r0
 800580c:	e0ec      	b.n	80059e8 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800580e:	f7fe f91f 	bl	8003a50 <HAL_GetTick>
 8005812:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d002      	beq.n	8005820 <HAL_SPI_Receive+0x62>
 800581a:	88fb      	ldrh	r3, [r7, #6]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e0e1      	b.n	80059e8 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800582a:	2b01      	cmp	r3, #1
 800582c:	d101      	bne.n	8005832 <HAL_SPI_Receive+0x74>
 800582e:	2302      	movs	r3, #2
 8005830:	e0da      	b.n	80059e8 <HAL_SPI_Receive+0x22a>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2204      	movs	r2, #4
 800583e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	68ba      	ldr	r2, [r7, #8]
 800584c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	88fa      	ldrh	r2, [r7, #6]
 8005852:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	88fa      	ldrh	r2, [r7, #6]
 8005858:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2200      	movs	r2, #0
 800585e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2200      	movs	r2, #0
 8005864:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005880:	d10f      	bne.n	80058a2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005890:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80058a0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ac:	2b40      	cmp	r3, #64	@ 0x40
 80058ae:	d007      	beq.n	80058c0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681a      	ldr	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058be:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d170      	bne.n	80059aa <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80058c8:	e035      	b.n	8005936 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f003 0301 	and.w	r3, r3, #1
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d115      	bne.n	8005904 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f103 020c 	add.w	r2, r3, #12
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e4:	7812      	ldrb	r2, [r2, #0]
 80058e6:	b2d2      	uxtb	r2, r2
 80058e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058ee:	1c5a      	adds	r2, r3, #1
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	3b01      	subs	r3, #1
 80058fc:	b29a      	uxth	r2, r3
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005902:	e018      	b.n	8005936 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005904:	f7fe f8a4 	bl	8003a50 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	683a      	ldr	r2, [r7, #0]
 8005910:	429a      	cmp	r2, r3
 8005912:	d803      	bhi.n	800591c <HAL_SPI_Receive+0x15e>
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591a:	d102      	bne.n	8005922 <HAL_SPI_Receive+0x164>
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d109      	bne.n	8005936 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	e058      	b.n	80059e8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800593a:	b29b      	uxth	r3, r3
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1c4      	bne.n	80058ca <HAL_SPI_Receive+0x10c>
 8005940:	e038      	b.n	80059b4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b01      	cmp	r3, #1
 800594e:	d113      	bne.n	8005978 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68da      	ldr	r2, [r3, #12]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800595a:	b292      	uxth	r2, r2
 800595c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005962:	1c9a      	adds	r2, r3, #2
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b01      	subs	r3, #1
 8005970:	b29a      	uxth	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005976:	e018      	b.n	80059aa <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005978:	f7fe f86a 	bl	8003a50 <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	683a      	ldr	r2, [r7, #0]
 8005984:	429a      	cmp	r2, r3
 8005986:	d803      	bhi.n	8005990 <HAL_SPI_Receive+0x1d2>
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800598e:	d102      	bne.n	8005996 <HAL_SPI_Receive+0x1d8>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d109      	bne.n	80059aa <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e01e      	b.n	80059e8 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1c6      	bne.n	8005942 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	6839      	ldr	r1, [r7, #0]
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f000 fa4b 	bl	8005e54 <SPI_EndRxTransaction>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d002      	beq.n	80059ca <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2220      	movs	r2, #32
 80059c8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d001      	beq.n	80059e6 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e000      	b.n	80059e8 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80059e6:	2300      	movs	r3, #0
  }
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3718      	adds	r7, #24
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b08a      	sub	sp, #40	@ 0x28
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	60f8      	str	r0, [r7, #12]
 80059f8:	60b9      	str	r1, [r7, #8]
 80059fa:	607a      	str	r2, [r7, #4]
 80059fc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80059fe:	2301      	movs	r3, #1
 8005a00:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a02:	f7fe f825 	bl	8003a50 <HAL_GetTick>
 8005a06:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a0e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005a16:	887b      	ldrh	r3, [r7, #2]
 8005a18:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a1a:	7ffb      	ldrb	r3, [r7, #31]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d00c      	beq.n	8005a3a <HAL_SPI_TransmitReceive+0x4a>
 8005a20:	69bb      	ldr	r3, [r7, #24]
 8005a22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a26:	d106      	bne.n	8005a36 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d102      	bne.n	8005a36 <HAL_SPI_TransmitReceive+0x46>
 8005a30:	7ffb      	ldrb	r3, [r7, #31]
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d001      	beq.n	8005a3a <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8005a36:	2302      	movs	r3, #2
 8005a38:	e17f      	b.n	8005d3a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d005      	beq.n	8005a4c <HAL_SPI_TransmitReceive+0x5c>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d002      	beq.n	8005a4c <HAL_SPI_TransmitReceive+0x5c>
 8005a46:	887b      	ldrh	r3, [r7, #2]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d101      	bne.n	8005a50 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	e174      	b.n	8005d3a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d101      	bne.n	8005a5e <HAL_SPI_TransmitReceive+0x6e>
 8005a5a:	2302      	movs	r3, #2
 8005a5c:	e16d      	b.n	8005d3a <HAL_SPI_TransmitReceive+0x34a>
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2201      	movs	r2, #1
 8005a62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	d003      	beq.n	8005a7a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2205      	movs	r2, #5
 8005a76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	887a      	ldrh	r2, [r7, #2]
 8005a8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	887a      	ldrh	r2, [r7, #2]
 8005a90:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	887a      	ldrh	r2, [r7, #2]
 8005a9c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	887a      	ldrh	r2, [r7, #2]
 8005aa2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aba:	2b40      	cmp	r3, #64	@ 0x40
 8005abc:	d007      	beq.n	8005ace <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005acc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ad6:	d17e      	bne.n	8005bd6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d002      	beq.n	8005ae6 <HAL_SPI_TransmitReceive+0xf6>
 8005ae0:	8afb      	ldrh	r3, [r7, #22]
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d16c      	bne.n	8005bc0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aea:	881a      	ldrh	r2, [r3, #0]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af6:	1c9a      	adds	r2, r3, #2
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	3b01      	subs	r3, #1
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b0a:	e059      	b.n	8005bc0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f003 0302 	and.w	r3, r3, #2
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d11b      	bne.n	8005b52 <HAL_SPI_TransmitReceive+0x162>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d016      	beq.n	8005b52 <HAL_SPI_TransmitReceive+0x162>
 8005b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d113      	bne.n	8005b52 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b2e:	881a      	ldrh	r2, [r3, #0]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b3a:	1c9a      	adds	r2, r3, #2
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d119      	bne.n	8005b94 <HAL_SPI_TransmitReceive+0x1a4>
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d014      	beq.n	8005b94 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68da      	ldr	r2, [r3, #12]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b74:	b292      	uxth	r2, r2
 8005b76:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7c:	1c9a      	adds	r2, r3, #2
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b90:	2301      	movs	r3, #1
 8005b92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005b94:	f7fd ff5c 	bl	8003a50 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	6a3b      	ldr	r3, [r7, #32]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d80d      	bhi.n	8005bc0 <HAL_SPI_TransmitReceive+0x1d0>
 8005ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005baa:	d009      	beq.n	8005bc0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e0bc      	b.n	8005d3a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1a0      	bne.n	8005b0c <HAL_SPI_TransmitReceive+0x11c>
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d19b      	bne.n	8005b0c <HAL_SPI_TransmitReceive+0x11c>
 8005bd4:	e082      	b.n	8005cdc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d002      	beq.n	8005be4 <HAL_SPI_TransmitReceive+0x1f4>
 8005bde:	8afb      	ldrh	r3, [r7, #22]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d171      	bne.n	8005cc8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	330c      	adds	r3, #12
 8005bee:	7812      	ldrb	r2, [r2, #0]
 8005bf0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bf6:	1c5a      	adds	r2, r3, #1
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	3b01      	subs	r3, #1
 8005c04:	b29a      	uxth	r2, r3
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c0a:	e05d      	b.n	8005cc8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b02      	cmp	r3, #2
 8005c18:	d11c      	bne.n	8005c54 <HAL_SPI_TransmitReceive+0x264>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d017      	beq.n	8005c54 <HAL_SPI_TransmitReceive+0x264>
 8005c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d114      	bne.n	8005c54 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	330c      	adds	r3, #12
 8005c34:	7812      	ldrb	r2, [r2, #0]
 8005c36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c3c:	1c5a      	adds	r2, r3, #1
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	b29a      	uxth	r2, r3
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c50:	2300      	movs	r3, #0
 8005c52:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d119      	bne.n	8005c96 <HAL_SPI_TransmitReceive+0x2a6>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d014      	beq.n	8005c96 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68da      	ldr	r2, [r3, #12]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c76:	b2d2      	uxtb	r2, r2
 8005c78:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c7e:	1c5a      	adds	r2, r3, #1
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	b29a      	uxth	r2, r3
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c92:	2301      	movs	r3, #1
 8005c94:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c96:	f7fd fedb 	bl	8003a50 <HAL_GetTick>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	6a3b      	ldr	r3, [r7, #32]
 8005c9e:	1ad3      	subs	r3, r2, r3
 8005ca0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d803      	bhi.n	8005cae <HAL_SPI_TransmitReceive+0x2be>
 8005ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cac:	d102      	bne.n	8005cb4 <HAL_SPI_TransmitReceive+0x2c4>
 8005cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d109      	bne.n	8005cc8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e038      	b.n	8005d3a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d19c      	bne.n	8005c0c <HAL_SPI_TransmitReceive+0x21c>
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d197      	bne.n	8005c0c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cdc:	6a3a      	ldr	r2, [r7, #32]
 8005cde:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005ce0:	68f8      	ldr	r0, [r7, #12]
 8005ce2:	f000 f91d 	bl	8005f20 <SPI_EndRxTxTransaction>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d008      	beq.n	8005cfe <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e01d      	b.n	8005d3a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10a      	bne.n	8005d1c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d06:	2300      	movs	r3, #0
 8005d08:	613b      	str	r3, [r7, #16]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	613b      	str	r3, [r7, #16]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	613b      	str	r3, [r7, #16]
 8005d1a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d001      	beq.n	8005d38 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e000      	b.n	8005d3a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005d38:	2300      	movs	r3, #0
  }
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3728      	adds	r7, #40	@ 0x28
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
	...

08005d44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b088      	sub	sp, #32
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	603b      	str	r3, [r7, #0]
 8005d50:	4613      	mov	r3, r2
 8005d52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d54:	f7fd fe7c 	bl	8003a50 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d5c:	1a9b      	subs	r3, r3, r2
 8005d5e:	683a      	ldr	r2, [r7, #0]
 8005d60:	4413      	add	r3, r2
 8005d62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d64:	f7fd fe74 	bl	8003a50 <HAL_GetTick>
 8005d68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d6a:	4b39      	ldr	r3, [pc, #228]	@ (8005e50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	015b      	lsls	r3, r3, #5
 8005d70:	0d1b      	lsrs	r3, r3, #20
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	fb02 f303 	mul.w	r3, r2, r3
 8005d78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d7a:	e054      	b.n	8005e26 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d82:	d050      	beq.n	8005e26 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d84:	f7fd fe64 	bl	8003a50 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	69fa      	ldr	r2, [r7, #28]
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d902      	bls.n	8005d9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d13d      	bne.n	8005e16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005da8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	685b      	ldr	r3, [r3, #4]
 8005dae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005db2:	d111      	bne.n	8005dd8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dbc:	d004      	beq.n	8005dc8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dc6:	d107      	bne.n	8005dd8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dd6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ddc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005de0:	d10f      	bne.n	8005e02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005df0:	601a      	str	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2201      	movs	r2, #1
 8005e06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e017      	b.n	8005e46 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	3b01      	subs	r3, #1
 8005e24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	689a      	ldr	r2, [r3, #8]
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	4013      	ands	r3, r2
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	bf0c      	ite	eq
 8005e36:	2301      	moveq	r3, #1
 8005e38:	2300      	movne	r3, #0
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	79fb      	ldrb	r3, [r7, #7]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d19b      	bne.n	8005d7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	3720      	adds	r7, #32
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	bd80      	pop	{r7, pc}
 8005e4e:	bf00      	nop
 8005e50:	2000008c 	.word	0x2000008c

08005e54 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af02      	add	r7, sp, #8
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e68:	d111      	bne.n	8005e8e <SPI_EndRxTransaction+0x3a>
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e72:	d004      	beq.n	8005e7e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e7c:	d107      	bne.n	8005e8e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e8c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e96:	d12a      	bne.n	8005eee <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ea0:	d012      	beq.n	8005ec8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	2180      	movs	r1, #128	@ 0x80
 8005eac:	68f8      	ldr	r0, [r7, #12]
 8005eae:	f7ff ff49 	bl	8005d44 <SPI_WaitFlagStateUntilTimeout>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d02d      	beq.n	8005f14 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ebc:	f043 0220 	orr.w	r2, r3, #32
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e026      	b.n	8005f16 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	9300      	str	r3, [sp, #0]
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	2101      	movs	r1, #1
 8005ed2:	68f8      	ldr	r0, [r7, #12]
 8005ed4:	f7ff ff36 	bl	8005d44 <SPI_WaitFlagStateUntilTimeout>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d01a      	beq.n	8005f14 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee2:	f043 0220 	orr.w	r2, r3, #32
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005eea:	2303      	movs	r3, #3
 8005eec:	e013      	b.n	8005f16 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	2101      	movs	r1, #1
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f7ff ff23 	bl	8005d44 <SPI_WaitFlagStateUntilTimeout>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d007      	beq.n	8005f14 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f08:	f043 0220 	orr.w	r2, r3, #32
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005f10:	2303      	movs	r3, #3
 8005f12:	e000      	b.n	8005f16 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005f14:	2300      	movs	r3, #0
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3710      	adds	r7, #16
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	bd80      	pop	{r7, pc}
	...

08005f20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b088      	sub	sp, #32
 8005f24:	af02      	add	r7, sp, #8
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	9300      	str	r3, [sp, #0]
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	2201      	movs	r2, #1
 8005f34:	2102      	movs	r1, #2
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f7ff ff04 	bl	8005d44 <SPI_WaitFlagStateUntilTimeout>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d007      	beq.n	8005f52 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f46:	f043 0220 	orr.w	r2, r3, #32
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e032      	b.n	8005fb8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f52:	4b1b      	ldr	r3, [pc, #108]	@ (8005fc0 <SPI_EndRxTxTransaction+0xa0>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a1b      	ldr	r2, [pc, #108]	@ (8005fc4 <SPI_EndRxTxTransaction+0xa4>)
 8005f58:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5c:	0d5b      	lsrs	r3, r3, #21
 8005f5e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005f62:	fb02 f303 	mul.w	r3, r2, r3
 8005f66:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f70:	d112      	bne.n	8005f98 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	9300      	str	r3, [sp, #0]
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	2180      	movs	r1, #128	@ 0x80
 8005f7c:	68f8      	ldr	r0, [r7, #12]
 8005f7e:	f7ff fee1 	bl	8005d44 <SPI_WaitFlagStateUntilTimeout>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d016      	beq.n	8005fb6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f8c:	f043 0220 	orr.w	r2, r3, #32
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e00f      	b.n	8005fb8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d00a      	beq.n	8005fb4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fae:	2b80      	cmp	r3, #128	@ 0x80
 8005fb0:	d0f2      	beq.n	8005f98 <SPI_EndRxTxTransaction+0x78>
 8005fb2:	e000      	b.n	8005fb6 <SPI_EndRxTxTransaction+0x96>
        break;
 8005fb4:	bf00      	nop
  }

  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3718      	adds	r7, #24
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}
 8005fc0:	2000008c 	.word	0x2000008c
 8005fc4:	165e9f81 	.word	0x165e9f81

08005fc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e041      	b.n	800605e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d106      	bne.n	8005ff4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7fd fa16 	bl	8003420 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2202      	movs	r2, #2
 8005ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	3304      	adds	r3, #4
 8006004:	4619      	mov	r1, r3
 8006006:	4610      	mov	r0, r2
 8006008:	f000 fc96 	bl	8006938 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800605c:	2300      	movs	r3, #0
}
 800605e:	4618      	mov	r0, r3
 8006060:	3708      	adds	r7, #8
 8006062:	46bd      	mov	sp, r7
 8006064:	bd80      	pop	{r7, pc}
	...

08006068 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006076:	b2db      	uxtb	r3, r3
 8006078:	2b01      	cmp	r3, #1
 800607a:	d001      	beq.n	8006080 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e03c      	b.n	80060fa <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2202      	movs	r2, #2
 8006084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a1e      	ldr	r2, [pc, #120]	@ (8006108 <HAL_TIM_Base_Start+0xa0>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d018      	beq.n	80060c4 <HAL_TIM_Base_Start+0x5c>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800609a:	d013      	beq.n	80060c4 <HAL_TIM_Base_Start+0x5c>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1a      	ldr	r2, [pc, #104]	@ (800610c <HAL_TIM_Base_Start+0xa4>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d00e      	beq.n	80060c4 <HAL_TIM_Base_Start+0x5c>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a19      	ldr	r2, [pc, #100]	@ (8006110 <HAL_TIM_Base_Start+0xa8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d009      	beq.n	80060c4 <HAL_TIM_Base_Start+0x5c>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a17      	ldr	r2, [pc, #92]	@ (8006114 <HAL_TIM_Base_Start+0xac>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d004      	beq.n	80060c4 <HAL_TIM_Base_Start+0x5c>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a16      	ldr	r2, [pc, #88]	@ (8006118 <HAL_TIM_Base_Start+0xb0>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d111      	bne.n	80060e8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	f003 0307 	and.w	r3, r3, #7
 80060ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2b06      	cmp	r3, #6
 80060d4:	d010      	beq.n	80060f8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f042 0201 	orr.w	r2, r2, #1
 80060e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e6:	e007      	b.n	80060f8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f042 0201 	orr.w	r2, r2, #1
 80060f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	40010000 	.word	0x40010000
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40000c00 	.word	0x40000c00
 8006118:	40014000 	.word	0x40014000

0800611c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800612a:	b2db      	uxtb	r3, r3
 800612c:	2b01      	cmp	r3, #1
 800612e:	d001      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e044      	b.n	80061be <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2202      	movs	r2, #2
 8006138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68da      	ldr	r2, [r3, #12]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f042 0201 	orr.w	r2, r2, #1
 800614a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a1e      	ldr	r2, [pc, #120]	@ (80061cc <HAL_TIM_Base_Start_IT+0xb0>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d018      	beq.n	8006188 <HAL_TIM_Base_Start_IT+0x6c>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800615e:	d013      	beq.n	8006188 <HAL_TIM_Base_Start_IT+0x6c>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a1a      	ldr	r2, [pc, #104]	@ (80061d0 <HAL_TIM_Base_Start_IT+0xb4>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d00e      	beq.n	8006188 <HAL_TIM_Base_Start_IT+0x6c>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a19      	ldr	r2, [pc, #100]	@ (80061d4 <HAL_TIM_Base_Start_IT+0xb8>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d009      	beq.n	8006188 <HAL_TIM_Base_Start_IT+0x6c>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a17      	ldr	r2, [pc, #92]	@ (80061d8 <HAL_TIM_Base_Start_IT+0xbc>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d004      	beq.n	8006188 <HAL_TIM_Base_Start_IT+0x6c>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a16      	ldr	r2, [pc, #88]	@ (80061dc <HAL_TIM_Base_Start_IT+0xc0>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d111      	bne.n	80061ac <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	f003 0307 	and.w	r3, r3, #7
 8006192:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2b06      	cmp	r3, #6
 8006198:	d010      	beq.n	80061bc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f042 0201 	orr.w	r2, r2, #1
 80061a8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061aa:	e007      	b.n	80061bc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f042 0201 	orr.w	r2, r2, #1
 80061ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3714      	adds	r7, #20
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	40010000 	.word	0x40010000
 80061d0:	40000400 	.word	0x40000400
 80061d4:	40000800 	.word	0x40000800
 80061d8:	40000c00 	.word	0x40000c00
 80061dc:	40014000 	.word	0x40014000

080061e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e041      	b.n	8006276 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d106      	bne.n	800620c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2200      	movs	r2, #0
 8006202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f839 	bl	800627e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2202      	movs	r2, #2
 8006210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	3304      	adds	r3, #4
 800621c:	4619      	mov	r1, r3
 800621e:	4610      	mov	r0, r2
 8006220:	f000 fb8a 	bl	8006938 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3708      	adds	r7, #8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800627e:	b480      	push	{r7}
 8006280:	b083      	sub	sp, #12
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006286:	bf00      	nop
 8006288:	370c      	adds	r7, #12
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr
	...

08006294 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006294:	b580      	push	{r7, lr}
 8006296:	b084      	sub	sp, #16
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
 800629c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d109      	bne.n	80062b8 <HAL_TIM_PWM_Start+0x24>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	bf14      	ite	ne
 80062b0:	2301      	movne	r3, #1
 80062b2:	2300      	moveq	r3, #0
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	e022      	b.n	80062fe <HAL_TIM_PWM_Start+0x6a>
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	2b04      	cmp	r3, #4
 80062bc:	d109      	bne.n	80062d2 <HAL_TIM_PWM_Start+0x3e>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	bf14      	ite	ne
 80062ca:	2301      	movne	r3, #1
 80062cc:	2300      	moveq	r3, #0
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	e015      	b.n	80062fe <HAL_TIM_PWM_Start+0x6a>
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	2b08      	cmp	r3, #8
 80062d6:	d109      	bne.n	80062ec <HAL_TIM_PWM_Start+0x58>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80062de:	b2db      	uxtb	r3, r3
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	bf14      	ite	ne
 80062e4:	2301      	movne	r3, #1
 80062e6:	2300      	moveq	r3, #0
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	e008      	b.n	80062fe <HAL_TIM_PWM_Start+0x6a>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	bf14      	ite	ne
 80062f8:	2301      	movne	r3, #1
 80062fa:	2300      	moveq	r3, #0
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d001      	beq.n	8006306 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e068      	b.n	80063d8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d104      	bne.n	8006316 <HAL_TIM_PWM_Start+0x82>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	2202      	movs	r2, #2
 8006310:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006314:	e013      	b.n	800633e <HAL_TIM_PWM_Start+0xaa>
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	2b04      	cmp	r3, #4
 800631a:	d104      	bne.n	8006326 <HAL_TIM_PWM_Start+0x92>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2202      	movs	r2, #2
 8006320:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006324:	e00b      	b.n	800633e <HAL_TIM_PWM_Start+0xaa>
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	2b08      	cmp	r3, #8
 800632a:	d104      	bne.n	8006336 <HAL_TIM_PWM_Start+0xa2>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006334:	e003      	b.n	800633e <HAL_TIM_PWM_Start+0xaa>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2202      	movs	r2, #2
 800633a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2201      	movs	r2, #1
 8006344:	6839      	ldr	r1, [r7, #0]
 8006346:	4618      	mov	r0, r3
 8006348:	f000 fda8 	bl	8006e9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a23      	ldr	r2, [pc, #140]	@ (80063e0 <HAL_TIM_PWM_Start+0x14c>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d107      	bne.n	8006366 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006364:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a1d      	ldr	r2, [pc, #116]	@ (80063e0 <HAL_TIM_PWM_Start+0x14c>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d018      	beq.n	80063a2 <HAL_TIM_PWM_Start+0x10e>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006378:	d013      	beq.n	80063a2 <HAL_TIM_PWM_Start+0x10e>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a19      	ldr	r2, [pc, #100]	@ (80063e4 <HAL_TIM_PWM_Start+0x150>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d00e      	beq.n	80063a2 <HAL_TIM_PWM_Start+0x10e>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a17      	ldr	r2, [pc, #92]	@ (80063e8 <HAL_TIM_PWM_Start+0x154>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d009      	beq.n	80063a2 <HAL_TIM_PWM_Start+0x10e>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a16      	ldr	r2, [pc, #88]	@ (80063ec <HAL_TIM_PWM_Start+0x158>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d004      	beq.n	80063a2 <HAL_TIM_PWM_Start+0x10e>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a14      	ldr	r2, [pc, #80]	@ (80063f0 <HAL_TIM_PWM_Start+0x15c>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d111      	bne.n	80063c6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	f003 0307 	and.w	r3, r3, #7
 80063ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2b06      	cmp	r3, #6
 80063b2:	d010      	beq.n	80063d6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f042 0201 	orr.w	r2, r2, #1
 80063c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063c4:	e007      	b.n	80063d6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f042 0201 	orr.w	r2, r2, #1
 80063d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063d6:	2300      	movs	r3, #0
}
 80063d8:	4618      	mov	r0, r3
 80063da:	3710      	adds	r7, #16
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	40010000 	.word	0x40010000
 80063e4:	40000400 	.word	0x40000400
 80063e8:	40000800 	.word	0x40000800
 80063ec:	40000c00 	.word	0x40000c00
 80063f0:	40014000 	.word	0x40014000

080063f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d020      	beq.n	8006458 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f003 0302 	and.w	r3, r3, #2
 800641c:	2b00      	cmp	r3, #0
 800641e:	d01b      	beq.n	8006458 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f06f 0202 	mvn.w	r2, #2
 8006428:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2201      	movs	r2, #1
 800642e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	699b      	ldr	r3, [r3, #24]
 8006436:	f003 0303 	and.w	r3, r3, #3
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 fa5b 	bl	80068fa <HAL_TIM_IC_CaptureCallback>
 8006444:	e005      	b.n	8006452 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 fa4d 	bl	80068e6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 fa5e 	bl	800690e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	f003 0304 	and.w	r3, r3, #4
 800645e:	2b00      	cmp	r3, #0
 8006460:	d020      	beq.n	80064a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	f003 0304 	and.w	r3, r3, #4
 8006468:	2b00      	cmp	r3, #0
 800646a:	d01b      	beq.n	80064a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f06f 0204 	mvn.w	r2, #4
 8006474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2202      	movs	r2, #2
 800647a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006486:	2b00      	cmp	r3, #0
 8006488:	d003      	beq.n	8006492 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 fa35 	bl	80068fa <HAL_TIM_IC_CaptureCallback>
 8006490:	e005      	b.n	800649e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 fa27 	bl	80068e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 fa38 	bl	800690e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	f003 0308 	and.w	r3, r3, #8
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d020      	beq.n	80064f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f003 0308 	and.w	r3, r3, #8
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d01b      	beq.n	80064f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f06f 0208 	mvn.w	r2, #8
 80064c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2204      	movs	r2, #4
 80064c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	69db      	ldr	r3, [r3, #28]
 80064ce:	f003 0303 	and.w	r3, r3, #3
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d003      	beq.n	80064de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f000 fa0f 	bl	80068fa <HAL_TIM_IC_CaptureCallback>
 80064dc:	e005      	b.n	80064ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 fa01 	bl	80068e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f000 fa12 	bl	800690e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	f003 0310 	and.w	r3, r3, #16
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d020      	beq.n	800653c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	f003 0310 	and.w	r3, r3, #16
 8006500:	2b00      	cmp	r3, #0
 8006502:	d01b      	beq.n	800653c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f06f 0210 	mvn.w	r2, #16
 800650c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2208      	movs	r2, #8
 8006512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	69db      	ldr	r3, [r3, #28]
 800651a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800651e:	2b00      	cmp	r3, #0
 8006520:	d003      	beq.n	800652a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f9e9 	bl	80068fa <HAL_TIM_IC_CaptureCallback>
 8006528:	e005      	b.n	8006536 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f000 f9db 	bl	80068e6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 f9ec 	bl	800690e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	f003 0301 	and.w	r3, r3, #1
 8006542:	2b00      	cmp	r3, #0
 8006544:	d00c      	beq.n	8006560 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	2b00      	cmp	r3, #0
 800654e:	d007      	beq.n	8006560 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f06f 0201 	mvn.w	r2, #1
 8006558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f7fc fb26 	bl	8002bac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00c      	beq.n	8006584 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006570:	2b00      	cmp	r3, #0
 8006572:	d007      	beq.n	8006584 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800657c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f000 fd2a 	bl	8006fd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006584:	68bb      	ldr	r3, [r7, #8]
 8006586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00c      	beq.n	80065a8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006594:	2b00      	cmp	r3, #0
 8006596:	d007      	beq.n	80065a8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80065a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 f9bd 	bl	8006922 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f003 0320 	and.w	r3, r3, #32
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00c      	beq.n	80065cc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f003 0320 	and.w	r3, r3, #32
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d007      	beq.n	80065cc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f06f 0220 	mvn.w	r2, #32
 80065c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 fcfc 	bl	8006fc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80065cc:	bf00      	nop
 80065ce:	3710      	adds	r7, #16
 80065d0:	46bd      	mov	sp, r7
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b086      	sub	sp, #24
 80065d8:	af00      	add	r7, sp, #0
 80065da:	60f8      	str	r0, [r7, #12]
 80065dc:	60b9      	str	r1, [r7, #8]
 80065de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065e0:	2300      	movs	r3, #0
 80065e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d101      	bne.n	80065f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80065ee:	2302      	movs	r3, #2
 80065f0:	e0ae      	b.n	8006750 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2201      	movs	r2, #1
 80065f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2b0c      	cmp	r3, #12
 80065fe:	f200 809f 	bhi.w	8006740 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006602:	a201      	add	r2, pc, #4	@ (adr r2, 8006608 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006608:	0800663d 	.word	0x0800663d
 800660c:	08006741 	.word	0x08006741
 8006610:	08006741 	.word	0x08006741
 8006614:	08006741 	.word	0x08006741
 8006618:	0800667d 	.word	0x0800667d
 800661c:	08006741 	.word	0x08006741
 8006620:	08006741 	.word	0x08006741
 8006624:	08006741 	.word	0x08006741
 8006628:	080066bf 	.word	0x080066bf
 800662c:	08006741 	.word	0x08006741
 8006630:	08006741 	.word	0x08006741
 8006634:	08006741 	.word	0x08006741
 8006638:	080066ff 	.word	0x080066ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68b9      	ldr	r1, [r7, #8]
 8006642:	4618      	mov	r0, r3
 8006644:	f000 fa04 	bl	8006a50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	699a      	ldr	r2, [r3, #24]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f042 0208 	orr.w	r2, r2, #8
 8006656:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	699a      	ldr	r2, [r3, #24]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f022 0204 	bic.w	r2, r2, #4
 8006666:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6999      	ldr	r1, [r3, #24]
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	691a      	ldr	r2, [r3, #16]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	430a      	orrs	r2, r1
 8006678:	619a      	str	r2, [r3, #24]
      break;
 800667a:	e064      	b.n	8006746 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68b9      	ldr	r1, [r7, #8]
 8006682:	4618      	mov	r0, r3
 8006684:	f000 fa4a 	bl	8006b1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	699a      	ldr	r2, [r3, #24]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006696:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	699a      	ldr	r2, [r3, #24]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6999      	ldr	r1, [r3, #24]
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	021a      	lsls	r2, r3, #8
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	430a      	orrs	r2, r1
 80066ba:	619a      	str	r2, [r3, #24]
      break;
 80066bc:	e043      	b.n	8006746 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68b9      	ldr	r1, [r7, #8]
 80066c4:	4618      	mov	r0, r3
 80066c6:	f000 fa95 	bl	8006bf4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	69da      	ldr	r2, [r3, #28]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f042 0208 	orr.w	r2, r2, #8
 80066d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	69da      	ldr	r2, [r3, #28]
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f022 0204 	bic.w	r2, r2, #4
 80066e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	69d9      	ldr	r1, [r3, #28]
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	691a      	ldr	r2, [r3, #16]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	430a      	orrs	r2, r1
 80066fa:	61da      	str	r2, [r3, #28]
      break;
 80066fc:	e023      	b.n	8006746 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68b9      	ldr	r1, [r7, #8]
 8006704:	4618      	mov	r0, r3
 8006706:	f000 fadf 	bl	8006cc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	69da      	ldr	r2, [r3, #28]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006718:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	69da      	ldr	r2, [r3, #28]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006728:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	69d9      	ldr	r1, [r3, #28]
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	021a      	lsls	r2, r3, #8
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	430a      	orrs	r2, r1
 800673c:	61da      	str	r2, [r3, #28]
      break;
 800673e:	e002      	b.n	8006746 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006740:	2301      	movs	r3, #1
 8006742:	75fb      	strb	r3, [r7, #23]
      break;
 8006744:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800674e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006762:	2300      	movs	r3, #0
 8006764:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800676c:	2b01      	cmp	r3, #1
 800676e:	d101      	bne.n	8006774 <HAL_TIM_ConfigClockSource+0x1c>
 8006770:	2302      	movs	r3, #2
 8006772:	e0b4      	b.n	80068de <HAL_TIM_ConfigClockSource+0x186>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2202      	movs	r2, #2
 8006780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	689b      	ldr	r3, [r3, #8]
 800678a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006792:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800679a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	68ba      	ldr	r2, [r7, #8]
 80067a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067ac:	d03e      	beq.n	800682c <HAL_TIM_ConfigClockSource+0xd4>
 80067ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067b2:	f200 8087 	bhi.w	80068c4 <HAL_TIM_ConfigClockSource+0x16c>
 80067b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067ba:	f000 8086 	beq.w	80068ca <HAL_TIM_ConfigClockSource+0x172>
 80067be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067c2:	d87f      	bhi.n	80068c4 <HAL_TIM_ConfigClockSource+0x16c>
 80067c4:	2b70      	cmp	r3, #112	@ 0x70
 80067c6:	d01a      	beq.n	80067fe <HAL_TIM_ConfigClockSource+0xa6>
 80067c8:	2b70      	cmp	r3, #112	@ 0x70
 80067ca:	d87b      	bhi.n	80068c4 <HAL_TIM_ConfigClockSource+0x16c>
 80067cc:	2b60      	cmp	r3, #96	@ 0x60
 80067ce:	d050      	beq.n	8006872 <HAL_TIM_ConfigClockSource+0x11a>
 80067d0:	2b60      	cmp	r3, #96	@ 0x60
 80067d2:	d877      	bhi.n	80068c4 <HAL_TIM_ConfigClockSource+0x16c>
 80067d4:	2b50      	cmp	r3, #80	@ 0x50
 80067d6:	d03c      	beq.n	8006852 <HAL_TIM_ConfigClockSource+0xfa>
 80067d8:	2b50      	cmp	r3, #80	@ 0x50
 80067da:	d873      	bhi.n	80068c4 <HAL_TIM_ConfigClockSource+0x16c>
 80067dc:	2b40      	cmp	r3, #64	@ 0x40
 80067de:	d058      	beq.n	8006892 <HAL_TIM_ConfigClockSource+0x13a>
 80067e0:	2b40      	cmp	r3, #64	@ 0x40
 80067e2:	d86f      	bhi.n	80068c4 <HAL_TIM_ConfigClockSource+0x16c>
 80067e4:	2b30      	cmp	r3, #48	@ 0x30
 80067e6:	d064      	beq.n	80068b2 <HAL_TIM_ConfigClockSource+0x15a>
 80067e8:	2b30      	cmp	r3, #48	@ 0x30
 80067ea:	d86b      	bhi.n	80068c4 <HAL_TIM_ConfigClockSource+0x16c>
 80067ec:	2b20      	cmp	r3, #32
 80067ee:	d060      	beq.n	80068b2 <HAL_TIM_ConfigClockSource+0x15a>
 80067f0:	2b20      	cmp	r3, #32
 80067f2:	d867      	bhi.n	80068c4 <HAL_TIM_ConfigClockSource+0x16c>
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d05c      	beq.n	80068b2 <HAL_TIM_ConfigClockSource+0x15a>
 80067f8:	2b10      	cmp	r3, #16
 80067fa:	d05a      	beq.n	80068b2 <HAL_TIM_ConfigClockSource+0x15a>
 80067fc:	e062      	b.n	80068c4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800680e:	f000 fb25 	bl	8006e5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006820:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	68ba      	ldr	r2, [r7, #8]
 8006828:	609a      	str	r2, [r3, #8]
      break;
 800682a:	e04f      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800683c:	f000 fb0e 	bl	8006e5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	689a      	ldr	r2, [r3, #8]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800684e:	609a      	str	r2, [r3, #8]
      break;
 8006850:	e03c      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800685e:	461a      	mov	r2, r3
 8006860:	f000 fa82 	bl	8006d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	2150      	movs	r1, #80	@ 0x50
 800686a:	4618      	mov	r0, r3
 800686c:	f000 fadb 	bl	8006e26 <TIM_ITRx_SetConfig>
      break;
 8006870:	e02c      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800687e:	461a      	mov	r2, r3
 8006880:	f000 faa1 	bl	8006dc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	2160      	movs	r1, #96	@ 0x60
 800688a:	4618      	mov	r0, r3
 800688c:	f000 facb 	bl	8006e26 <TIM_ITRx_SetConfig>
      break;
 8006890:	e01c      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800689e:	461a      	mov	r2, r3
 80068a0:	f000 fa62 	bl	8006d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2140      	movs	r1, #64	@ 0x40
 80068aa:	4618      	mov	r0, r3
 80068ac:	f000 fabb 	bl	8006e26 <TIM_ITRx_SetConfig>
      break;
 80068b0:	e00c      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4619      	mov	r1, r3
 80068bc:	4610      	mov	r0, r2
 80068be:	f000 fab2 	bl	8006e26 <TIM_ITRx_SetConfig>
      break;
 80068c2:	e003      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	73fb      	strb	r3, [r7, #15]
      break;
 80068c8:	e000      	b.n	80068cc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80068ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80068dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068e6:	b480      	push	{r7}
 80068e8:	b083      	sub	sp, #12
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068ee:	bf00      	nop
 80068f0:	370c      	adds	r7, #12
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr

080068fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068fa:	b480      	push	{r7}
 80068fc:	b083      	sub	sp, #12
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006902:	bf00      	nop
 8006904:	370c      	adds	r7, #12
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr

0800690e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800690e:	b480      	push	{r7}
 8006910:	b083      	sub	sp, #12
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800692a:	bf00      	nop
 800692c:	370c      	adds	r7, #12
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
	...

08006938 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006938:	b480      	push	{r7}
 800693a:	b085      	sub	sp, #20
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4a3a      	ldr	r2, [pc, #232]	@ (8006a34 <TIM_Base_SetConfig+0xfc>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d00f      	beq.n	8006970 <TIM_Base_SetConfig+0x38>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006956:	d00b      	beq.n	8006970 <TIM_Base_SetConfig+0x38>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4a37      	ldr	r2, [pc, #220]	@ (8006a38 <TIM_Base_SetConfig+0x100>)
 800695c:	4293      	cmp	r3, r2
 800695e:	d007      	beq.n	8006970 <TIM_Base_SetConfig+0x38>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	4a36      	ldr	r2, [pc, #216]	@ (8006a3c <TIM_Base_SetConfig+0x104>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d003      	beq.n	8006970 <TIM_Base_SetConfig+0x38>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	4a35      	ldr	r2, [pc, #212]	@ (8006a40 <TIM_Base_SetConfig+0x108>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d108      	bne.n	8006982 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006976:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	68fa      	ldr	r2, [r7, #12]
 800697e:	4313      	orrs	r3, r2
 8006980:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a2b      	ldr	r2, [pc, #172]	@ (8006a34 <TIM_Base_SetConfig+0xfc>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d01b      	beq.n	80069c2 <TIM_Base_SetConfig+0x8a>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006990:	d017      	beq.n	80069c2 <TIM_Base_SetConfig+0x8a>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a28      	ldr	r2, [pc, #160]	@ (8006a38 <TIM_Base_SetConfig+0x100>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d013      	beq.n	80069c2 <TIM_Base_SetConfig+0x8a>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a27      	ldr	r2, [pc, #156]	@ (8006a3c <TIM_Base_SetConfig+0x104>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d00f      	beq.n	80069c2 <TIM_Base_SetConfig+0x8a>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	4a26      	ldr	r2, [pc, #152]	@ (8006a40 <TIM_Base_SetConfig+0x108>)
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d00b      	beq.n	80069c2 <TIM_Base_SetConfig+0x8a>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	4a25      	ldr	r2, [pc, #148]	@ (8006a44 <TIM_Base_SetConfig+0x10c>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d007      	beq.n	80069c2 <TIM_Base_SetConfig+0x8a>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a24      	ldr	r2, [pc, #144]	@ (8006a48 <TIM_Base_SetConfig+0x110>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d003      	beq.n	80069c2 <TIM_Base_SetConfig+0x8a>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	4a23      	ldr	r2, [pc, #140]	@ (8006a4c <TIM_Base_SetConfig+0x114>)
 80069be:	4293      	cmp	r3, r2
 80069c0:	d108      	bne.n	80069d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	695b      	ldr	r3, [r3, #20]
 80069de:	4313      	orrs	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	68fa      	ldr	r2, [r7, #12]
 80069e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	689a      	ldr	r2, [r3, #8]
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a0e      	ldr	r2, [pc, #56]	@ (8006a34 <TIM_Base_SetConfig+0xfc>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d103      	bne.n	8006a08 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	691a      	ldr	r2, [r3, #16]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	f003 0301 	and.w	r3, r3, #1
 8006a16:	2b01      	cmp	r3, #1
 8006a18:	d105      	bne.n	8006a26 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	f023 0201 	bic.w	r2, r3, #1
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	611a      	str	r2, [r3, #16]
  }
}
 8006a26:	bf00      	nop
 8006a28:	3714      	adds	r7, #20
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	40010000 	.word	0x40010000
 8006a38:	40000400 	.word	0x40000400
 8006a3c:	40000800 	.word	0x40000800
 8006a40:	40000c00 	.word	0x40000c00
 8006a44:	40014000 	.word	0x40014000
 8006a48:	40014400 	.word	0x40014400
 8006a4c:	40014800 	.word	0x40014800

08006a50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b087      	sub	sp, #28
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6a1b      	ldr	r3, [r3, #32]
 8006a64:	f023 0201 	bic.w	r2, r3, #1
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	685b      	ldr	r3, [r3, #4]
 8006a70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f023 0303 	bic.w	r3, r3, #3
 8006a86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68fa      	ldr	r2, [r7, #12]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f023 0302 	bic.w	r3, r3, #2
 8006a98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	697a      	ldr	r2, [r7, #20]
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a1c      	ldr	r2, [pc, #112]	@ (8006b18 <TIM_OC1_SetConfig+0xc8>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d10c      	bne.n	8006ac6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f023 0308 	bic.w	r3, r3, #8
 8006ab2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	68db      	ldr	r3, [r3, #12]
 8006ab8:	697a      	ldr	r2, [r7, #20]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	f023 0304 	bic.w	r3, r3, #4
 8006ac4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	4a13      	ldr	r2, [pc, #76]	@ (8006b18 <TIM_OC1_SetConfig+0xc8>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d111      	bne.n	8006af2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006adc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	695b      	ldr	r3, [r3, #20]
 8006ae2:	693a      	ldr	r2, [r7, #16]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	693a      	ldr	r2, [r7, #16]
 8006af6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	697a      	ldr	r2, [r7, #20]
 8006b0a:	621a      	str	r2, [r3, #32]
}
 8006b0c:	bf00      	nop
 8006b0e:	371c      	adds	r7, #28
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr
 8006b18:	40010000 	.word	0x40010000

08006b1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b087      	sub	sp, #28
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6a1b      	ldr	r3, [r3, #32]
 8006b2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6a1b      	ldr	r3, [r3, #32]
 8006b30:	f023 0210 	bic.w	r2, r3, #16
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	699b      	ldr	r3, [r3, #24]
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	021b      	lsls	r3, r3, #8
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	f023 0320 	bic.w	r3, r3, #32
 8006b66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	011b      	lsls	r3, r3, #4
 8006b6e:	697a      	ldr	r2, [r7, #20]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a1e      	ldr	r2, [pc, #120]	@ (8006bf0 <TIM_OC2_SetConfig+0xd4>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d10d      	bne.n	8006b98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006b82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	011b      	lsls	r3, r3, #4
 8006b8a:	697a      	ldr	r2, [r7, #20]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a15      	ldr	r2, [pc, #84]	@ (8006bf0 <TIM_OC2_SetConfig+0xd4>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d113      	bne.n	8006bc8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006ba6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006bae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	695b      	ldr	r3, [r3, #20]
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	699b      	ldr	r3, [r3, #24]
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	693a      	ldr	r2, [r7, #16]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	693a      	ldr	r2, [r7, #16]
 8006bcc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	68fa      	ldr	r2, [r7, #12]
 8006bd2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	621a      	str	r2, [r3, #32]
}
 8006be2:	bf00      	nop
 8006be4:	371c      	adds	r7, #28
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr
 8006bee:	bf00      	nop
 8006bf0:	40010000 	.word	0x40010000

08006bf4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b087      	sub	sp, #28
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
 8006bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a1b      	ldr	r3, [r3, #32]
 8006c02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	69db      	ldr	r3, [r3, #28]
 8006c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f023 0303 	bic.w	r3, r3, #3
 8006c2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	68fa      	ldr	r2, [r7, #12]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006c3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	021b      	lsls	r3, r3, #8
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a1d      	ldr	r2, [pc, #116]	@ (8006cc4 <TIM_OC3_SetConfig+0xd0>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d10d      	bne.n	8006c6e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	68db      	ldr	r3, [r3, #12]
 8006c5e:	021b      	lsls	r3, r3, #8
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006c6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	4a14      	ldr	r2, [pc, #80]	@ (8006cc4 <TIM_OC3_SetConfig+0xd0>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d113      	bne.n	8006c9e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	693a      	ldr	r2, [r7, #16]
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	699b      	ldr	r3, [r3, #24]
 8006c96:	011b      	lsls	r3, r3, #4
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	693a      	ldr	r2, [r7, #16]
 8006ca2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	68fa      	ldr	r2, [r7, #12]
 8006ca8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	685a      	ldr	r2, [r3, #4]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	697a      	ldr	r2, [r7, #20]
 8006cb6:	621a      	str	r2, [r3, #32]
}
 8006cb8:	bf00      	nop
 8006cba:	371c      	adds	r7, #28
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr
 8006cc4:	40010000 	.word	0x40010000

08006cc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b087      	sub	sp, #28
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6a1b      	ldr	r3, [r3, #32]
 8006cd6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a1b      	ldr	r3, [r3, #32]
 8006cdc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	69db      	ldr	r3, [r3, #28]
 8006cee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	021b      	lsls	r3, r3, #8
 8006d06:	68fa      	ldr	r2, [r7, #12]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006d12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	031b      	lsls	r3, r3, #12
 8006d1a:	693a      	ldr	r2, [r7, #16]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a10      	ldr	r2, [pc, #64]	@ (8006d64 <TIM_OC4_SetConfig+0x9c>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d109      	bne.n	8006d3c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d28:	697b      	ldr	r3, [r7, #20]
 8006d2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	695b      	ldr	r3, [r3, #20]
 8006d34:	019b      	lsls	r3, r3, #6
 8006d36:	697a      	ldr	r2, [r7, #20]
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	697a      	ldr	r2, [r7, #20]
 8006d40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	685a      	ldr	r2, [r3, #4]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	693a      	ldr	r2, [r7, #16]
 8006d54:	621a      	str	r2, [r3, #32]
}
 8006d56:	bf00      	nop
 8006d58:	371c      	adds	r7, #28
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	40010000 	.word	0x40010000

08006d68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b087      	sub	sp, #28
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	60f8      	str	r0, [r7, #12]
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	6a1b      	ldr	r3, [r3, #32]
 8006d78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	f023 0201 	bic.w	r2, r3, #1
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	699b      	ldr	r3, [r3, #24]
 8006d8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	011b      	lsls	r3, r3, #4
 8006d98:	693a      	ldr	r2, [r7, #16]
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d9e:	697b      	ldr	r3, [r7, #20]
 8006da0:	f023 030a 	bic.w	r3, r3, #10
 8006da4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	4313      	orrs	r3, r2
 8006dac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	693a      	ldr	r2, [r7, #16]
 8006db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	697a      	ldr	r2, [r7, #20]
 8006db8:	621a      	str	r2, [r3, #32]
}
 8006dba:	bf00      	nop
 8006dbc:	371c      	adds	r7, #28
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr

08006dc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006dc6:	b480      	push	{r7}
 8006dc8:	b087      	sub	sp, #28
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	60f8      	str	r0, [r7, #12]
 8006dce:	60b9      	str	r1, [r7, #8]
 8006dd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	6a1b      	ldr	r3, [r3, #32]
 8006ddc:	f023 0210 	bic.w	r2, r3, #16
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	699b      	ldr	r3, [r3, #24]
 8006de8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dea:	693b      	ldr	r3, [r7, #16]
 8006dec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006df0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	031b      	lsls	r3, r3, #12
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	011b      	lsls	r3, r3, #4
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	693a      	ldr	r2, [r7, #16]
 8006e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	697a      	ldr	r2, [r7, #20]
 8006e18:	621a      	str	r2, [r3, #32]
}
 8006e1a:	bf00      	nop
 8006e1c:	371c      	adds	r7, #28
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e24:	4770      	bx	lr

08006e26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e26:	b480      	push	{r7}
 8006e28:	b085      	sub	sp, #20
 8006e2a:	af00      	add	r7, sp, #0
 8006e2c:	6078      	str	r0, [r7, #4]
 8006e2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e3e:	683a      	ldr	r2, [r7, #0]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	f043 0307 	orr.w	r3, r3, #7
 8006e48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	609a      	str	r2, [r3, #8]
}
 8006e50:	bf00      	nop
 8006e52:	3714      	adds	r7, #20
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b087      	sub	sp, #28
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]
 8006e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	021a      	lsls	r2, r3, #8
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	431a      	orrs	r2, r3
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	4313      	orrs	r3, r2
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	697a      	ldr	r2, [r7, #20]
 8006e8e:	609a      	str	r2, [r3, #8]
}
 8006e90:	bf00      	nop
 8006e92:	371c      	adds	r7, #28
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b087      	sub	sp, #28
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	60b9      	str	r1, [r7, #8]
 8006ea6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	f003 031f 	and.w	r3, r3, #31
 8006eae:	2201      	movs	r2, #1
 8006eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6a1a      	ldr	r2, [r3, #32]
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	43db      	mvns	r3, r3
 8006ebe:	401a      	ands	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6a1a      	ldr	r2, [r3, #32]
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	f003 031f 	and.w	r3, r3, #31
 8006ece:	6879      	ldr	r1, [r7, #4]
 8006ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed4:	431a      	orrs	r2, r3
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	621a      	str	r2, [r3, #32]
}
 8006eda:	bf00      	nop
 8006edc:	371c      	adds	r7, #28
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
	...

08006ee8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d101      	bne.n	8006f00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006efc:	2302      	movs	r3, #2
 8006efe:	e050      	b.n	8006fa2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2202      	movs	r2, #2
 8006f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68fa      	ldr	r2, [r7, #12]
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	68fa      	ldr	r2, [r7, #12]
 8006f38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a1c      	ldr	r2, [pc, #112]	@ (8006fb0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d018      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f4c:	d013      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a18      	ldr	r2, [pc, #96]	@ (8006fb4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d00e      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a16      	ldr	r2, [pc, #88]	@ (8006fb8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d009      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a15      	ldr	r2, [pc, #84]	@ (8006fbc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d004      	beq.n	8006f76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a13      	ldr	r2, [pc, #76]	@ (8006fc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d10c      	bne.n	8006f90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	4313      	orrs	r3, r2
 8006f86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68ba      	ldr	r2, [r7, #8]
 8006f8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fa0:	2300      	movs	r3, #0
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3714      	adds	r7, #20
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fac:	4770      	bx	lr
 8006fae:	bf00      	nop
 8006fb0:	40010000 	.word	0x40010000
 8006fb4:	40000400 	.word	0x40000400
 8006fb8:	40000800 	.word	0x40000800
 8006fbc:	40000c00 	.word	0x40000c00
 8006fc0:	40014000 	.word	0x40014000

08006fc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr

08006fd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006fe0:	bf00      	nop
 8006fe2:	370c      	adds	r7, #12
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fea:	4770      	bx	lr

08006fec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b082      	sub	sp, #8
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e042      	b.n	8007084 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007004:	b2db      	uxtb	r3, r3
 8007006:	2b00      	cmp	r3, #0
 8007008:	d106      	bne.n	8007018 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f7fc faec 	bl	80035f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2224      	movs	r2, #36	@ 0x24
 800701c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	68da      	ldr	r2, [r3, #12]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800702e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f000 fd3d 	bl	8007ab0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	691a      	ldr	r2, [r3, #16]
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007044:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	695a      	ldr	r2, [r3, #20]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007054:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	68da      	ldr	r2, [r3, #12]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007064:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2220      	movs	r2, #32
 8007070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2220      	movs	r2, #32
 8007078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	4618      	mov	r0, r3
 8007086:	3708      	adds	r7, #8
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800708c:	b480      	push	{r7}
 800708e:	b085      	sub	sp, #20
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	4613      	mov	r3, r2
 8007098:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	2b20      	cmp	r3, #32
 80070a4:	d121      	bne.n	80070ea <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d002      	beq.n	80070b2 <HAL_UART_Transmit_IT+0x26>
 80070ac:	88fb      	ldrh	r3, [r7, #6]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d101      	bne.n	80070b6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e01a      	b.n	80070ec <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	68ba      	ldr	r2, [r7, #8]
 80070ba:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	88fa      	ldrh	r2, [r7, #6]
 80070c0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	88fa      	ldrh	r2, [r7, #6]
 80070c6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	2200      	movs	r2, #0
 80070cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2221      	movs	r2, #33	@ 0x21
 80070d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68da      	ldr	r2, [r3, #12]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80070e4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80070e6:	2300      	movs	r3, #0
 80070e8:	e000      	b.n	80070ec <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 80070ea:	2302      	movs	r3, #2
  }
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3714      	adds	r7, #20
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr

080070f8 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b08c      	sub	sp, #48	@ 0x30
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	4613      	mov	r3, r2
 8007104:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800710c:	b2db      	uxtb	r3, r3
 800710e:	2b20      	cmp	r3, #32
 8007110:	d14a      	bne.n	80071a8 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d002      	beq.n	800711e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8007118:	88fb      	ldrh	r3, [r7, #6]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d101      	bne.n	8007122 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e043      	b.n	80071aa <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2201      	movs	r2, #1
 8007126:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800712e:	88fb      	ldrh	r3, [r7, #6]
 8007130:	461a      	mov	r2, r3
 8007132:	68b9      	ldr	r1, [r7, #8]
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 fae3 	bl	8007700 <UART_Start_Receive_IT>
 800713a:	4603      	mov	r3, r0
 800713c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007140:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007144:	2b00      	cmp	r3, #0
 8007146:	d12c      	bne.n	80071a2 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800714c:	2b01      	cmp	r3, #1
 800714e:	d125      	bne.n	800719c <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007150:	2300      	movs	r3, #0
 8007152:	613b      	str	r3, [r7, #16]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	613b      	str	r3, [r7, #16]
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	613b      	str	r3, [r7, #16]
 8007164:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	330c      	adds	r3, #12
 800716c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	617b      	str	r3, [r7, #20]
   return(result);
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	f043 0310 	orr.w	r3, r3, #16
 800717c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	330c      	adds	r3, #12
 8007184:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007186:	627a      	str	r2, [r7, #36]	@ 0x24
 8007188:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718a:	6a39      	ldr	r1, [r7, #32]
 800718c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800718e:	e841 2300 	strex	r3, r2, [r1]
 8007192:	61fb      	str	r3, [r7, #28]
   return(result);
 8007194:	69fb      	ldr	r3, [r7, #28]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d1e5      	bne.n	8007166 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 800719a:	e002      	b.n	80071a2 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80071a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80071a6:	e000      	b.n	80071aa <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80071a8:	2302      	movs	r3, #2
  }
}
 80071aa:	4618      	mov	r0, r3
 80071ac:	3730      	adds	r7, #48	@ 0x30
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
	...

080071b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b0ba      	sub	sp, #232	@ 0xe8
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	695b      	ldr	r3, [r3, #20]
 80071d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80071da:	2300      	movs	r3, #0
 80071dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80071e0:	2300      	movs	r3, #0
 80071e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80071e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071ea:	f003 030f 	and.w	r3, r3, #15
 80071ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80071f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10f      	bne.n	800721a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80071fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071fe:	f003 0320 	and.w	r3, r3, #32
 8007202:	2b00      	cmp	r3, #0
 8007204:	d009      	beq.n	800721a <HAL_UART_IRQHandler+0x66>
 8007206:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800720a:	f003 0320 	and.w	r3, r3, #32
 800720e:	2b00      	cmp	r3, #0
 8007210:	d003      	beq.n	800721a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 fb8d 	bl	8007932 <UART_Receive_IT>
      return;
 8007218:	e25b      	b.n	80076d2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800721a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800721e:	2b00      	cmp	r3, #0
 8007220:	f000 80de 	beq.w	80073e0 <HAL_UART_IRQHandler+0x22c>
 8007224:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007228:	f003 0301 	and.w	r3, r3, #1
 800722c:	2b00      	cmp	r3, #0
 800722e:	d106      	bne.n	800723e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007230:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007234:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8007238:	2b00      	cmp	r3, #0
 800723a:	f000 80d1 	beq.w	80073e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800723e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007242:	f003 0301 	and.w	r3, r3, #1
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00b      	beq.n	8007262 <HAL_UART_IRQHandler+0xae>
 800724a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800724e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007252:	2b00      	cmp	r3, #0
 8007254:	d005      	beq.n	8007262 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800725a:	f043 0201 	orr.w	r2, r3, #1
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007266:	f003 0304 	and.w	r3, r3, #4
 800726a:	2b00      	cmp	r3, #0
 800726c:	d00b      	beq.n	8007286 <HAL_UART_IRQHandler+0xd2>
 800726e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007272:	f003 0301 	and.w	r3, r3, #1
 8007276:	2b00      	cmp	r3, #0
 8007278:	d005      	beq.n	8007286 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800727e:	f043 0202 	orr.w	r2, r3, #2
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007286:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800728a:	f003 0302 	and.w	r3, r3, #2
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00b      	beq.n	80072aa <HAL_UART_IRQHandler+0xf6>
 8007292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007296:	f003 0301 	and.w	r3, r3, #1
 800729a:	2b00      	cmp	r3, #0
 800729c:	d005      	beq.n	80072aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072a2:	f043 0204 	orr.w	r2, r3, #4
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80072aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ae:	f003 0308 	and.w	r3, r3, #8
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d011      	beq.n	80072da <HAL_UART_IRQHandler+0x126>
 80072b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072ba:	f003 0320 	and.w	r3, r3, #32
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d105      	bne.n	80072ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80072c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072c6:	f003 0301 	and.w	r3, r3, #1
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d005      	beq.n	80072da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072d2:	f043 0208 	orr.w	r2, r3, #8
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072de:	2b00      	cmp	r3, #0
 80072e0:	f000 81f2 	beq.w	80076c8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80072e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072e8:	f003 0320 	and.w	r3, r3, #32
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d008      	beq.n	8007302 <HAL_UART_IRQHandler+0x14e>
 80072f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072f4:	f003 0320 	and.w	r3, r3, #32
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d002      	beq.n	8007302 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 fb18 	bl	8007932 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800730c:	2b40      	cmp	r3, #64	@ 0x40
 800730e:	bf0c      	ite	eq
 8007310:	2301      	moveq	r3, #1
 8007312:	2300      	movne	r3, #0
 8007314:	b2db      	uxtb	r3, r3
 8007316:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800731e:	f003 0308 	and.w	r3, r3, #8
 8007322:	2b00      	cmp	r3, #0
 8007324:	d103      	bne.n	800732e <HAL_UART_IRQHandler+0x17a>
 8007326:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800732a:	2b00      	cmp	r3, #0
 800732c:	d04f      	beq.n	80073ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 fa20 	bl	8007774 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	695b      	ldr	r3, [r3, #20]
 800733a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800733e:	2b40      	cmp	r3, #64	@ 0x40
 8007340:	d141      	bne.n	80073c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	3314      	adds	r3, #20
 8007348:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007350:	e853 3f00 	ldrex	r3, [r3]
 8007354:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007358:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800735c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007360:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	3314      	adds	r3, #20
 800736a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800736e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007372:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007376:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800737a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800737e:	e841 2300 	strex	r3, r2, [r1]
 8007382:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007386:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d1d9      	bne.n	8007342 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007392:	2b00      	cmp	r3, #0
 8007394:	d013      	beq.n	80073be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800739a:	4a7e      	ldr	r2, [pc, #504]	@ (8007594 <HAL_UART_IRQHandler+0x3e0>)
 800739c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073a2:	4618      	mov	r0, r3
 80073a4:	f7fc fd05 	bl	8003db2 <HAL_DMA_Abort_IT>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d016      	beq.n	80073dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80073b8:	4610      	mov	r0, r2
 80073ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073bc:	e00e      	b.n	80073dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f000 f994 	bl	80076ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073c4:	e00a      	b.n	80073dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f990 	bl	80076ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073cc:	e006      	b.n	80073dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80073ce:	6878      	ldr	r0, [r7, #4]
 80073d0:	f000 f98c 	bl	80076ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2200      	movs	r2, #0
 80073d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80073da:	e175      	b.n	80076c8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073dc:	bf00      	nop
    return;
 80073de:	e173      	b.n	80076c8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	f040 814f 	bne.w	8007688 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80073ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ee:	f003 0310 	and.w	r3, r3, #16
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 8148 	beq.w	8007688 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80073f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073fc:	f003 0310 	and.w	r3, r3, #16
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 8141 	beq.w	8007688 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007406:	2300      	movs	r3, #0
 8007408:	60bb      	str	r3, [r7, #8]
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	60bb      	str	r3, [r7, #8]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	685b      	ldr	r3, [r3, #4]
 8007418:	60bb      	str	r3, [r7, #8]
 800741a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007426:	2b40      	cmp	r3, #64	@ 0x40
 8007428:	f040 80b6 	bne.w	8007598 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007438:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800743c:	2b00      	cmp	r3, #0
 800743e:	f000 8145 	beq.w	80076cc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007446:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800744a:	429a      	cmp	r2, r3
 800744c:	f080 813e 	bcs.w	80076cc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007456:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745c:	69db      	ldr	r3, [r3, #28]
 800745e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007462:	f000 8088 	beq.w	8007576 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	330c      	adds	r3, #12
 800746c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007470:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007474:	e853 3f00 	ldrex	r3, [r3]
 8007478:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800747c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007480:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007484:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	330c      	adds	r3, #12
 800748e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007492:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007496:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800749e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80074a2:	e841 2300 	strex	r3, r2, [r1]
 80074a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80074aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1d9      	bne.n	8007466 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	3314      	adds	r3, #20
 80074b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80074bc:	e853 3f00 	ldrex	r3, [r3]
 80074c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80074c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074c4:	f023 0301 	bic.w	r3, r3, #1
 80074c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	3314      	adds	r3, #20
 80074d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80074d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80074da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80074de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80074e2:	e841 2300 	strex	r3, r2, [r1]
 80074e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80074e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d1e1      	bne.n	80074b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3314      	adds	r3, #20
 80074f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074f8:	e853 3f00 	ldrex	r3, [r3]
 80074fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80074fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007500:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007504:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	3314      	adds	r3, #20
 800750e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007512:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007514:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007516:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007518:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800751a:	e841 2300 	strex	r3, r2, [r1]
 800751e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007520:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007522:	2b00      	cmp	r3, #0
 8007524:	d1e3      	bne.n	80074ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2220      	movs	r2, #32
 800752a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2200      	movs	r2, #0
 8007532:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	330c      	adds	r3, #12
 800753a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800753e:	e853 3f00 	ldrex	r3, [r3]
 8007542:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007544:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007546:	f023 0310 	bic.w	r3, r3, #16
 800754a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	330c      	adds	r3, #12
 8007554:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007558:	65ba      	str	r2, [r7, #88]	@ 0x58
 800755a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800755e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007560:	e841 2300 	strex	r3, r2, [r1]
 8007564:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007568:	2b00      	cmp	r3, #0
 800756a:	d1e3      	bne.n	8007534 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007570:	4618      	mov	r0, r3
 8007572:	f7fc fbae 	bl	8003cd2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2202      	movs	r2, #2
 800757a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007584:	b29b      	uxth	r3, r3
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	b29b      	uxth	r3, r3
 800758a:	4619      	mov	r1, r3
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7fa fde9 	bl	8002164 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007592:	e09b      	b.n	80076cc <HAL_UART_IRQHandler+0x518>
 8007594:	0800783b 	.word	0x0800783b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	f000 808e 	beq.w	80076d0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80075b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 8089 	beq.w	80076d0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	330c      	adds	r3, #12
 80075c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075c8:	e853 3f00 	ldrex	r3, [r3]
 80075cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	330c      	adds	r3, #12
 80075de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80075e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80075e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075ea:	e841 2300 	strex	r3, r2, [r1]
 80075ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d1e3      	bne.n	80075be <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	3314      	adds	r3, #20
 80075fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007600:	e853 3f00 	ldrex	r3, [r3]
 8007604:	623b      	str	r3, [r7, #32]
   return(result);
 8007606:	6a3b      	ldr	r3, [r7, #32]
 8007608:	f023 0301 	bic.w	r3, r3, #1
 800760c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3314      	adds	r3, #20
 8007616:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800761a:	633a      	str	r2, [r7, #48]	@ 0x30
 800761c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007620:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007622:	e841 2300 	strex	r3, r2, [r1]
 8007626:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800762a:	2b00      	cmp	r3, #0
 800762c:	d1e3      	bne.n	80075f6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2220      	movs	r2, #32
 8007632:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	330c      	adds	r3, #12
 8007642:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	e853 3f00 	ldrex	r3, [r3]
 800764a:	60fb      	str	r3, [r7, #12]
   return(result);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f023 0310 	bic.w	r3, r3, #16
 8007652:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	330c      	adds	r3, #12
 800765c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007660:	61fa      	str	r2, [r7, #28]
 8007662:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007664:	69b9      	ldr	r1, [r7, #24]
 8007666:	69fa      	ldr	r2, [r7, #28]
 8007668:	e841 2300 	strex	r3, r2, [r1]
 800766c:	617b      	str	r3, [r7, #20]
   return(result);
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d1e3      	bne.n	800763c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2202      	movs	r2, #2
 8007678:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800767a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800767e:	4619      	mov	r1, r3
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f7fa fd6f 	bl	8002164 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007686:	e023      	b.n	80076d0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007688:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800768c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007690:	2b00      	cmp	r3, #0
 8007692:	d009      	beq.n	80076a8 <HAL_UART_IRQHandler+0x4f4>
 8007694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800769c:	2b00      	cmp	r3, #0
 800769e:	d003      	beq.n	80076a8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 f8de 	bl	8007862 <UART_Transmit_IT>
    return;
 80076a6:	e014      	b.n	80076d2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80076a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d00e      	beq.n	80076d2 <HAL_UART_IRQHandler+0x51e>
 80076b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d008      	beq.n	80076d2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	f000 f91e 	bl	8007902 <UART_EndTransmit_IT>
    return;
 80076c6:	e004      	b.n	80076d2 <HAL_UART_IRQHandler+0x51e>
    return;
 80076c8:	bf00      	nop
 80076ca:	e002      	b.n	80076d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80076cc:	bf00      	nop
 80076ce:	e000      	b.n	80076d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80076d0:	bf00      	nop
  }
}
 80076d2:	37e8      	adds	r7, #232	@ 0xe8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80076d8:	b480      	push	{r7}
 80076da:	b083      	sub	sp, #12
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80076e0:	bf00      	nop
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80076f4:	bf00      	nop
 80076f6:	370c      	adds	r7, #12
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007700:	b480      	push	{r7}
 8007702:	b085      	sub	sp, #20
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	4613      	mov	r3, r2
 800770c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	68ba      	ldr	r2, [r7, #8]
 8007712:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	88fa      	ldrh	r2, [r7, #6]
 8007718:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	88fa      	ldrh	r2, [r7, #6]
 800771e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2200      	movs	r2, #0
 8007724:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2222      	movs	r2, #34	@ 0x22
 800772a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d007      	beq.n	8007746 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68da      	ldr	r2, [r3, #12]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007744:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	695a      	ldr	r2, [r3, #20]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f042 0201 	orr.w	r2, r2, #1
 8007754:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68da      	ldr	r2, [r3, #12]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f042 0220 	orr.w	r2, r2, #32
 8007764:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007766:	2300      	movs	r3, #0
}
 8007768:	4618      	mov	r0, r3
 800776a:	3714      	adds	r7, #20
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007774:	b480      	push	{r7}
 8007776:	b095      	sub	sp, #84	@ 0x54
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	330c      	adds	r3, #12
 8007782:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007786:	e853 3f00 	ldrex	r3, [r3]
 800778a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800778c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007792:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	330c      	adds	r3, #12
 800779a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800779c:	643a      	str	r2, [r7, #64]	@ 0x40
 800779e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077a4:	e841 2300 	strex	r3, r2, [r1]
 80077a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d1e5      	bne.n	800777c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	3314      	adds	r3, #20
 80077b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b8:	6a3b      	ldr	r3, [r7, #32]
 80077ba:	e853 3f00 	ldrex	r3, [r3]
 80077be:	61fb      	str	r3, [r7, #28]
   return(result);
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	f023 0301 	bic.w	r3, r3, #1
 80077c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	3314      	adds	r3, #20
 80077ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80077d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80077d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077d8:	e841 2300 	strex	r3, r2, [r1]
 80077dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d1e5      	bne.n	80077b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d119      	bne.n	8007820 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	330c      	adds	r3, #12
 80077f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	e853 3f00 	ldrex	r3, [r3]
 80077fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	f023 0310 	bic.w	r3, r3, #16
 8007802:	647b      	str	r3, [r7, #68]	@ 0x44
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	330c      	adds	r3, #12
 800780a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800780c:	61ba      	str	r2, [r7, #24]
 800780e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007810:	6979      	ldr	r1, [r7, #20]
 8007812:	69ba      	ldr	r2, [r7, #24]
 8007814:	e841 2300 	strex	r3, r2, [r1]
 8007818:	613b      	str	r3, [r7, #16]
   return(result);
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d1e5      	bne.n	80077ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2220      	movs	r2, #32
 8007824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2200      	movs	r2, #0
 800782c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800782e:	bf00      	nop
 8007830:	3754      	adds	r7, #84	@ 0x54
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr

0800783a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800783a:	b580      	push	{r7, lr}
 800783c:	b084      	sub	sp, #16
 800783e:	af00      	add	r7, sp, #0
 8007840:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007846:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007854:	68f8      	ldr	r0, [r7, #12]
 8007856:	f7ff ff49 	bl	80076ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800785a:	bf00      	nop
 800785c:	3710      	adds	r7, #16
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}

08007862 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007862:	b480      	push	{r7}
 8007864:	b085      	sub	sp, #20
 8007866:	af00      	add	r7, sp, #0
 8007868:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007870:	b2db      	uxtb	r3, r3
 8007872:	2b21      	cmp	r3, #33	@ 0x21
 8007874:	d13e      	bne.n	80078f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800787e:	d114      	bne.n	80078aa <UART_Transmit_IT+0x48>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	691b      	ldr	r3, [r3, #16]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d110      	bne.n	80078aa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6a1b      	ldr	r3, [r3, #32]
 800788c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	881b      	ldrh	r3, [r3, #0]
 8007892:	461a      	mov	r2, r3
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800789c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6a1b      	ldr	r3, [r3, #32]
 80078a2:	1c9a      	adds	r2, r3, #2
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	621a      	str	r2, [r3, #32]
 80078a8:	e008      	b.n	80078bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6a1b      	ldr	r3, [r3, #32]
 80078ae:	1c59      	adds	r1, r3, #1
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	6211      	str	r1, [r2, #32]
 80078b4:	781a      	ldrb	r2, [r3, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	3b01      	subs	r3, #1
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	4619      	mov	r1, r3
 80078ca:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d10f      	bne.n	80078f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68da      	ldr	r2, [r3, #12]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80078de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	68da      	ldr	r2, [r3, #12]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80078f0:	2300      	movs	r3, #0
 80078f2:	e000      	b.n	80078f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80078f4:	2302      	movs	r3, #2
  }
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3714      	adds	r7, #20
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr

08007902 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007902:	b580      	push	{r7, lr}
 8007904:	b082      	sub	sp, #8
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	68da      	ldr	r2, [r3, #12]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007918:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2220      	movs	r2, #32
 800791e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007922:	6878      	ldr	r0, [r7, #4]
 8007924:	f7fa fc4a 	bl	80021bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	3708      	adds	r7, #8
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}

08007932 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007932:	b580      	push	{r7, lr}
 8007934:	b08c      	sub	sp, #48	@ 0x30
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007940:	b2db      	uxtb	r3, r3
 8007942:	2b22      	cmp	r3, #34	@ 0x22
 8007944:	f040 80ae 	bne.w	8007aa4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007950:	d117      	bne.n	8007982 <UART_Receive_IT+0x50>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d113      	bne.n	8007982 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800795a:	2300      	movs	r3, #0
 800795c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007962:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	b29b      	uxth	r3, r3
 800796c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007970:	b29a      	uxth	r2, r3
 8007972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007974:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800797a:	1c9a      	adds	r2, r3, #2
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007980:	e026      	b.n	80079d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007986:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007988:	2300      	movs	r3, #0
 800798a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007994:	d007      	beq.n	80079a6 <UART_Receive_IT+0x74>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	689b      	ldr	r3, [r3, #8]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10a      	bne.n	80079b4 <UART_Receive_IT+0x82>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d106      	bne.n	80079b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	b2da      	uxtb	r2, r3
 80079ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b0:	701a      	strb	r2, [r3, #0]
 80079b2:	e008      	b.n	80079c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80079c0:	b2da      	uxtb	r2, r3
 80079c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ca:	1c5a      	adds	r2, r3, #1
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	3b01      	subs	r3, #1
 80079d8:	b29b      	uxth	r3, r3
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	4619      	mov	r1, r3
 80079de:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d15d      	bne.n	8007aa0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	68da      	ldr	r2, [r3, #12]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f022 0220 	bic.w	r2, r2, #32
 80079f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68da      	ldr	r2, [r3, #12]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007a02:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	695a      	ldr	r2, [r3, #20]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f022 0201 	bic.w	r2, r2, #1
 8007a12:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2220      	movs	r2, #32
 8007a18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a26:	2b01      	cmp	r3, #1
 8007a28:	d135      	bne.n	8007a96 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	330c      	adds	r3, #12
 8007a36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	e853 3f00 	ldrex	r3, [r3]
 8007a3e:	613b      	str	r3, [r7, #16]
   return(result);
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	f023 0310 	bic.w	r3, r3, #16
 8007a46:	627b      	str	r3, [r7, #36]	@ 0x24
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	330c      	adds	r3, #12
 8007a4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a50:	623a      	str	r2, [r7, #32]
 8007a52:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a54:	69f9      	ldr	r1, [r7, #28]
 8007a56:	6a3a      	ldr	r2, [r7, #32]
 8007a58:	e841 2300 	strex	r3, r2, [r1]
 8007a5c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d1e5      	bne.n	8007a30 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f003 0310 	and.w	r3, r3, #16
 8007a6e:	2b10      	cmp	r3, #16
 8007a70:	d10a      	bne.n	8007a88 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007a72:	2300      	movs	r3, #0
 8007a74:	60fb      	str	r3, [r7, #12]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	60fb      	str	r3, [r7, #12]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	60fb      	str	r3, [r7, #12]
 8007a86:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f7fa fb68 	bl	8002164 <HAL_UARTEx_RxEventCallback>
 8007a94:	e002      	b.n	8007a9c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f7ff fe1e 	bl	80076d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	e002      	b.n	8007aa6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	e000      	b.n	8007aa6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007aa4:	2302      	movs	r3, #2
  }
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3730      	adds	r7, #48	@ 0x30
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
	...

08007ab0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ab4:	b0c0      	sub	sp, #256	@ 0x100
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	691b      	ldr	r3, [r3, #16]
 8007ac4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007acc:	68d9      	ldr	r1, [r3, #12]
 8007ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ad2:	681a      	ldr	r2, [r3, #0]
 8007ad4:	ea40 0301 	orr.w	r3, r0, r1
 8007ad8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ade:	689a      	ldr	r2, [r3, #8]
 8007ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ae4:	691b      	ldr	r3, [r3, #16]
 8007ae6:	431a      	orrs	r2, r3
 8007ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aec:	695b      	ldr	r3, [r3, #20]
 8007aee:	431a      	orrs	r2, r3
 8007af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007af4:	69db      	ldr	r3, [r3, #28]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	68db      	ldr	r3, [r3, #12]
 8007b04:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007b08:	f021 010c 	bic.w	r1, r1, #12
 8007b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007b16:	430b      	orrs	r3, r1
 8007b18:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	695b      	ldr	r3, [r3, #20]
 8007b22:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b2a:	6999      	ldr	r1, [r3, #24]
 8007b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b30:	681a      	ldr	r2, [r3, #0]
 8007b32:	ea40 0301 	orr.w	r3, r0, r1
 8007b36:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	4b8f      	ldr	r3, [pc, #572]	@ (8007d7c <UART_SetConfig+0x2cc>)
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d005      	beq.n	8007b50 <UART_SetConfig+0xa0>
 8007b44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b48:	681a      	ldr	r2, [r3, #0]
 8007b4a:	4b8d      	ldr	r3, [pc, #564]	@ (8007d80 <UART_SetConfig+0x2d0>)
 8007b4c:	429a      	cmp	r2, r3
 8007b4e:	d104      	bne.n	8007b5a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007b50:	f7fd fc54 	bl	80053fc <HAL_RCC_GetPCLK2Freq>
 8007b54:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007b58:	e003      	b.n	8007b62 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007b5a:	f7fd fc3b 	bl	80053d4 <HAL_RCC_GetPCLK1Freq>
 8007b5e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b66:	69db      	ldr	r3, [r3, #28]
 8007b68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b6c:	f040 810c 	bne.w	8007d88 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007b70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b74:	2200      	movs	r2, #0
 8007b76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007b7a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007b7e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007b82:	4622      	mov	r2, r4
 8007b84:	462b      	mov	r3, r5
 8007b86:	1891      	adds	r1, r2, r2
 8007b88:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007b8a:	415b      	adcs	r3, r3
 8007b8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007b8e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007b92:	4621      	mov	r1, r4
 8007b94:	eb12 0801 	adds.w	r8, r2, r1
 8007b98:	4629      	mov	r1, r5
 8007b9a:	eb43 0901 	adc.w	r9, r3, r1
 8007b9e:	f04f 0200 	mov.w	r2, #0
 8007ba2:	f04f 0300 	mov.w	r3, #0
 8007ba6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007baa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007bae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007bb2:	4690      	mov	r8, r2
 8007bb4:	4699      	mov	r9, r3
 8007bb6:	4623      	mov	r3, r4
 8007bb8:	eb18 0303 	adds.w	r3, r8, r3
 8007bbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007bc0:	462b      	mov	r3, r5
 8007bc2:	eb49 0303 	adc.w	r3, r9, r3
 8007bc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007bd6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007bda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007bde:	460b      	mov	r3, r1
 8007be0:	18db      	adds	r3, r3, r3
 8007be2:	653b      	str	r3, [r7, #80]	@ 0x50
 8007be4:	4613      	mov	r3, r2
 8007be6:	eb42 0303 	adc.w	r3, r2, r3
 8007bea:	657b      	str	r3, [r7, #84]	@ 0x54
 8007bec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007bf0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007bf4:	f7f9 f850 	bl	8000c98 <__aeabi_uldivmod>
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	4b61      	ldr	r3, [pc, #388]	@ (8007d84 <UART_SetConfig+0x2d4>)
 8007bfe:	fba3 2302 	umull	r2, r3, r3, r2
 8007c02:	095b      	lsrs	r3, r3, #5
 8007c04:	011c      	lsls	r4, r3, #4
 8007c06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007c10:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007c14:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007c18:	4642      	mov	r2, r8
 8007c1a:	464b      	mov	r3, r9
 8007c1c:	1891      	adds	r1, r2, r2
 8007c1e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007c20:	415b      	adcs	r3, r3
 8007c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c24:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007c28:	4641      	mov	r1, r8
 8007c2a:	eb12 0a01 	adds.w	sl, r2, r1
 8007c2e:	4649      	mov	r1, r9
 8007c30:	eb43 0b01 	adc.w	fp, r3, r1
 8007c34:	f04f 0200 	mov.w	r2, #0
 8007c38:	f04f 0300 	mov.w	r3, #0
 8007c3c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007c40:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007c44:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c48:	4692      	mov	sl, r2
 8007c4a:	469b      	mov	fp, r3
 8007c4c:	4643      	mov	r3, r8
 8007c4e:	eb1a 0303 	adds.w	r3, sl, r3
 8007c52:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007c56:	464b      	mov	r3, r9
 8007c58:	eb4b 0303 	adc.w	r3, fp, r3
 8007c5c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c6c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007c70:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007c74:	460b      	mov	r3, r1
 8007c76:	18db      	adds	r3, r3, r3
 8007c78:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	eb42 0303 	adc.w	r3, r2, r3
 8007c80:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c82:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007c86:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007c8a:	f7f9 f805 	bl	8000c98 <__aeabi_uldivmod>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	460b      	mov	r3, r1
 8007c92:	4611      	mov	r1, r2
 8007c94:	4b3b      	ldr	r3, [pc, #236]	@ (8007d84 <UART_SetConfig+0x2d4>)
 8007c96:	fba3 2301 	umull	r2, r3, r3, r1
 8007c9a:	095b      	lsrs	r3, r3, #5
 8007c9c:	2264      	movs	r2, #100	@ 0x64
 8007c9e:	fb02 f303 	mul.w	r3, r2, r3
 8007ca2:	1acb      	subs	r3, r1, r3
 8007ca4:	00db      	lsls	r3, r3, #3
 8007ca6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007caa:	4b36      	ldr	r3, [pc, #216]	@ (8007d84 <UART_SetConfig+0x2d4>)
 8007cac:	fba3 2302 	umull	r2, r3, r3, r2
 8007cb0:	095b      	lsrs	r3, r3, #5
 8007cb2:	005b      	lsls	r3, r3, #1
 8007cb4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007cb8:	441c      	add	r4, r3
 8007cba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007cc4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007cc8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007ccc:	4642      	mov	r2, r8
 8007cce:	464b      	mov	r3, r9
 8007cd0:	1891      	adds	r1, r2, r2
 8007cd2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007cd4:	415b      	adcs	r3, r3
 8007cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007cd8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007cdc:	4641      	mov	r1, r8
 8007cde:	1851      	adds	r1, r2, r1
 8007ce0:	6339      	str	r1, [r7, #48]	@ 0x30
 8007ce2:	4649      	mov	r1, r9
 8007ce4:	414b      	adcs	r3, r1
 8007ce6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ce8:	f04f 0200 	mov.w	r2, #0
 8007cec:	f04f 0300 	mov.w	r3, #0
 8007cf0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007cf4:	4659      	mov	r1, fp
 8007cf6:	00cb      	lsls	r3, r1, #3
 8007cf8:	4651      	mov	r1, sl
 8007cfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cfe:	4651      	mov	r1, sl
 8007d00:	00ca      	lsls	r2, r1, #3
 8007d02:	4610      	mov	r0, r2
 8007d04:	4619      	mov	r1, r3
 8007d06:	4603      	mov	r3, r0
 8007d08:	4642      	mov	r2, r8
 8007d0a:	189b      	adds	r3, r3, r2
 8007d0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d10:	464b      	mov	r3, r9
 8007d12:	460a      	mov	r2, r1
 8007d14:	eb42 0303 	adc.w	r3, r2, r3
 8007d18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007d28:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007d2c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007d30:	460b      	mov	r3, r1
 8007d32:	18db      	adds	r3, r3, r3
 8007d34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d36:	4613      	mov	r3, r2
 8007d38:	eb42 0303 	adc.w	r3, r2, r3
 8007d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d3e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007d42:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007d46:	f7f8 ffa7 	bl	8000c98 <__aeabi_uldivmod>
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	460b      	mov	r3, r1
 8007d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d84 <UART_SetConfig+0x2d4>)
 8007d50:	fba3 1302 	umull	r1, r3, r3, r2
 8007d54:	095b      	lsrs	r3, r3, #5
 8007d56:	2164      	movs	r1, #100	@ 0x64
 8007d58:	fb01 f303 	mul.w	r3, r1, r3
 8007d5c:	1ad3      	subs	r3, r2, r3
 8007d5e:	00db      	lsls	r3, r3, #3
 8007d60:	3332      	adds	r3, #50	@ 0x32
 8007d62:	4a08      	ldr	r2, [pc, #32]	@ (8007d84 <UART_SetConfig+0x2d4>)
 8007d64:	fba2 2303 	umull	r2, r3, r2, r3
 8007d68:	095b      	lsrs	r3, r3, #5
 8007d6a:	f003 0207 	and.w	r2, r3, #7
 8007d6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4422      	add	r2, r4
 8007d76:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007d78:	e106      	b.n	8007f88 <UART_SetConfig+0x4d8>
 8007d7a:	bf00      	nop
 8007d7c:	40011000 	.word	0x40011000
 8007d80:	40011400 	.word	0x40011400
 8007d84:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007d88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007d92:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007d96:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007d9a:	4642      	mov	r2, r8
 8007d9c:	464b      	mov	r3, r9
 8007d9e:	1891      	adds	r1, r2, r2
 8007da0:	6239      	str	r1, [r7, #32]
 8007da2:	415b      	adcs	r3, r3
 8007da4:	627b      	str	r3, [r7, #36]	@ 0x24
 8007da6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007daa:	4641      	mov	r1, r8
 8007dac:	1854      	adds	r4, r2, r1
 8007dae:	4649      	mov	r1, r9
 8007db0:	eb43 0501 	adc.w	r5, r3, r1
 8007db4:	f04f 0200 	mov.w	r2, #0
 8007db8:	f04f 0300 	mov.w	r3, #0
 8007dbc:	00eb      	lsls	r3, r5, #3
 8007dbe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007dc2:	00e2      	lsls	r2, r4, #3
 8007dc4:	4614      	mov	r4, r2
 8007dc6:	461d      	mov	r5, r3
 8007dc8:	4643      	mov	r3, r8
 8007dca:	18e3      	adds	r3, r4, r3
 8007dcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007dd0:	464b      	mov	r3, r9
 8007dd2:	eb45 0303 	adc.w	r3, r5, r3
 8007dd6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007de6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007dea:	f04f 0200 	mov.w	r2, #0
 8007dee:	f04f 0300 	mov.w	r3, #0
 8007df2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007df6:	4629      	mov	r1, r5
 8007df8:	008b      	lsls	r3, r1, #2
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e00:	4621      	mov	r1, r4
 8007e02:	008a      	lsls	r2, r1, #2
 8007e04:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007e08:	f7f8 ff46 	bl	8000c98 <__aeabi_uldivmod>
 8007e0c:	4602      	mov	r2, r0
 8007e0e:	460b      	mov	r3, r1
 8007e10:	4b60      	ldr	r3, [pc, #384]	@ (8007f94 <UART_SetConfig+0x4e4>)
 8007e12:	fba3 2302 	umull	r2, r3, r3, r2
 8007e16:	095b      	lsrs	r3, r3, #5
 8007e18:	011c      	lsls	r4, r3, #4
 8007e1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e24:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007e28:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007e2c:	4642      	mov	r2, r8
 8007e2e:	464b      	mov	r3, r9
 8007e30:	1891      	adds	r1, r2, r2
 8007e32:	61b9      	str	r1, [r7, #24]
 8007e34:	415b      	adcs	r3, r3
 8007e36:	61fb      	str	r3, [r7, #28]
 8007e38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e3c:	4641      	mov	r1, r8
 8007e3e:	1851      	adds	r1, r2, r1
 8007e40:	6139      	str	r1, [r7, #16]
 8007e42:	4649      	mov	r1, r9
 8007e44:	414b      	adcs	r3, r1
 8007e46:	617b      	str	r3, [r7, #20]
 8007e48:	f04f 0200 	mov.w	r2, #0
 8007e4c:	f04f 0300 	mov.w	r3, #0
 8007e50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007e54:	4659      	mov	r1, fp
 8007e56:	00cb      	lsls	r3, r1, #3
 8007e58:	4651      	mov	r1, sl
 8007e5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e5e:	4651      	mov	r1, sl
 8007e60:	00ca      	lsls	r2, r1, #3
 8007e62:	4610      	mov	r0, r2
 8007e64:	4619      	mov	r1, r3
 8007e66:	4603      	mov	r3, r0
 8007e68:	4642      	mov	r2, r8
 8007e6a:	189b      	adds	r3, r3, r2
 8007e6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e70:	464b      	mov	r3, r9
 8007e72:	460a      	mov	r2, r1
 8007e74:	eb42 0303 	adc.w	r3, r2, r3
 8007e78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007e86:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007e88:	f04f 0200 	mov.w	r2, #0
 8007e8c:	f04f 0300 	mov.w	r3, #0
 8007e90:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007e94:	4649      	mov	r1, r9
 8007e96:	008b      	lsls	r3, r1, #2
 8007e98:	4641      	mov	r1, r8
 8007e9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e9e:	4641      	mov	r1, r8
 8007ea0:	008a      	lsls	r2, r1, #2
 8007ea2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007ea6:	f7f8 fef7 	bl	8000c98 <__aeabi_uldivmod>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	460b      	mov	r3, r1
 8007eae:	4611      	mov	r1, r2
 8007eb0:	4b38      	ldr	r3, [pc, #224]	@ (8007f94 <UART_SetConfig+0x4e4>)
 8007eb2:	fba3 2301 	umull	r2, r3, r3, r1
 8007eb6:	095b      	lsrs	r3, r3, #5
 8007eb8:	2264      	movs	r2, #100	@ 0x64
 8007eba:	fb02 f303 	mul.w	r3, r2, r3
 8007ebe:	1acb      	subs	r3, r1, r3
 8007ec0:	011b      	lsls	r3, r3, #4
 8007ec2:	3332      	adds	r3, #50	@ 0x32
 8007ec4:	4a33      	ldr	r2, [pc, #204]	@ (8007f94 <UART_SetConfig+0x4e4>)
 8007ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8007eca:	095b      	lsrs	r3, r3, #5
 8007ecc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007ed0:	441c      	add	r4, r3
 8007ed2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	673b      	str	r3, [r7, #112]	@ 0x70
 8007eda:	677a      	str	r2, [r7, #116]	@ 0x74
 8007edc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007ee0:	4642      	mov	r2, r8
 8007ee2:	464b      	mov	r3, r9
 8007ee4:	1891      	adds	r1, r2, r2
 8007ee6:	60b9      	str	r1, [r7, #8]
 8007ee8:	415b      	adcs	r3, r3
 8007eea:	60fb      	str	r3, [r7, #12]
 8007eec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ef0:	4641      	mov	r1, r8
 8007ef2:	1851      	adds	r1, r2, r1
 8007ef4:	6039      	str	r1, [r7, #0]
 8007ef6:	4649      	mov	r1, r9
 8007ef8:	414b      	adcs	r3, r1
 8007efa:	607b      	str	r3, [r7, #4]
 8007efc:	f04f 0200 	mov.w	r2, #0
 8007f00:	f04f 0300 	mov.w	r3, #0
 8007f04:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007f08:	4659      	mov	r1, fp
 8007f0a:	00cb      	lsls	r3, r1, #3
 8007f0c:	4651      	mov	r1, sl
 8007f0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f12:	4651      	mov	r1, sl
 8007f14:	00ca      	lsls	r2, r1, #3
 8007f16:	4610      	mov	r0, r2
 8007f18:	4619      	mov	r1, r3
 8007f1a:	4603      	mov	r3, r0
 8007f1c:	4642      	mov	r2, r8
 8007f1e:	189b      	adds	r3, r3, r2
 8007f20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f22:	464b      	mov	r3, r9
 8007f24:	460a      	mov	r2, r1
 8007f26:	eb42 0303 	adc.w	r3, r2, r3
 8007f2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f36:	667a      	str	r2, [r7, #100]	@ 0x64
 8007f38:	f04f 0200 	mov.w	r2, #0
 8007f3c:	f04f 0300 	mov.w	r3, #0
 8007f40:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007f44:	4649      	mov	r1, r9
 8007f46:	008b      	lsls	r3, r1, #2
 8007f48:	4641      	mov	r1, r8
 8007f4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f4e:	4641      	mov	r1, r8
 8007f50:	008a      	lsls	r2, r1, #2
 8007f52:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007f56:	f7f8 fe9f 	bl	8000c98 <__aeabi_uldivmod>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f94 <UART_SetConfig+0x4e4>)
 8007f60:	fba3 1302 	umull	r1, r3, r3, r2
 8007f64:	095b      	lsrs	r3, r3, #5
 8007f66:	2164      	movs	r1, #100	@ 0x64
 8007f68:	fb01 f303 	mul.w	r3, r1, r3
 8007f6c:	1ad3      	subs	r3, r2, r3
 8007f6e:	011b      	lsls	r3, r3, #4
 8007f70:	3332      	adds	r3, #50	@ 0x32
 8007f72:	4a08      	ldr	r2, [pc, #32]	@ (8007f94 <UART_SetConfig+0x4e4>)
 8007f74:	fba2 2303 	umull	r2, r3, r2, r3
 8007f78:	095b      	lsrs	r3, r3, #5
 8007f7a:	f003 020f 	and.w	r2, r3, #15
 8007f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4422      	add	r2, r4
 8007f86:	609a      	str	r2, [r3, #8]
}
 8007f88:	bf00      	nop
 8007f8a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007f8e:	46bd      	mov	sp, r7
 8007f90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007f94:	51eb851f 	.word	0x51eb851f

08007f98 <__cvt>:
 8007f98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f9c:	ec57 6b10 	vmov	r6, r7, d0
 8007fa0:	2f00      	cmp	r7, #0
 8007fa2:	460c      	mov	r4, r1
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	463b      	mov	r3, r7
 8007fa8:	bfbb      	ittet	lt
 8007faa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007fae:	461f      	movlt	r7, r3
 8007fb0:	2300      	movge	r3, #0
 8007fb2:	232d      	movlt	r3, #45	@ 0x2d
 8007fb4:	700b      	strb	r3, [r1, #0]
 8007fb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fb8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007fbc:	4691      	mov	r9, r2
 8007fbe:	f023 0820 	bic.w	r8, r3, #32
 8007fc2:	bfbc      	itt	lt
 8007fc4:	4632      	movlt	r2, r6
 8007fc6:	4616      	movlt	r6, r2
 8007fc8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007fcc:	d005      	beq.n	8007fda <__cvt+0x42>
 8007fce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007fd2:	d100      	bne.n	8007fd6 <__cvt+0x3e>
 8007fd4:	3401      	adds	r4, #1
 8007fd6:	2102      	movs	r1, #2
 8007fd8:	e000      	b.n	8007fdc <__cvt+0x44>
 8007fda:	2103      	movs	r1, #3
 8007fdc:	ab03      	add	r3, sp, #12
 8007fde:	9301      	str	r3, [sp, #4]
 8007fe0:	ab02      	add	r3, sp, #8
 8007fe2:	9300      	str	r3, [sp, #0]
 8007fe4:	ec47 6b10 	vmov	d0, r6, r7
 8007fe8:	4653      	mov	r3, sl
 8007fea:	4622      	mov	r2, r4
 8007fec:	f001 f89c 	bl	8009128 <_dtoa_r>
 8007ff0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007ff4:	4605      	mov	r5, r0
 8007ff6:	d119      	bne.n	800802c <__cvt+0x94>
 8007ff8:	f019 0f01 	tst.w	r9, #1
 8007ffc:	d00e      	beq.n	800801c <__cvt+0x84>
 8007ffe:	eb00 0904 	add.w	r9, r0, r4
 8008002:	2200      	movs	r2, #0
 8008004:	2300      	movs	r3, #0
 8008006:	4630      	mov	r0, r6
 8008008:	4639      	mov	r1, r7
 800800a:	f7f8 fd65 	bl	8000ad8 <__aeabi_dcmpeq>
 800800e:	b108      	cbz	r0, 8008014 <__cvt+0x7c>
 8008010:	f8cd 900c 	str.w	r9, [sp, #12]
 8008014:	2230      	movs	r2, #48	@ 0x30
 8008016:	9b03      	ldr	r3, [sp, #12]
 8008018:	454b      	cmp	r3, r9
 800801a:	d31e      	bcc.n	800805a <__cvt+0xc2>
 800801c:	9b03      	ldr	r3, [sp, #12]
 800801e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008020:	1b5b      	subs	r3, r3, r5
 8008022:	4628      	mov	r0, r5
 8008024:	6013      	str	r3, [r2, #0]
 8008026:	b004      	add	sp, #16
 8008028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800802c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008030:	eb00 0904 	add.w	r9, r0, r4
 8008034:	d1e5      	bne.n	8008002 <__cvt+0x6a>
 8008036:	7803      	ldrb	r3, [r0, #0]
 8008038:	2b30      	cmp	r3, #48	@ 0x30
 800803a:	d10a      	bne.n	8008052 <__cvt+0xba>
 800803c:	2200      	movs	r2, #0
 800803e:	2300      	movs	r3, #0
 8008040:	4630      	mov	r0, r6
 8008042:	4639      	mov	r1, r7
 8008044:	f7f8 fd48 	bl	8000ad8 <__aeabi_dcmpeq>
 8008048:	b918      	cbnz	r0, 8008052 <__cvt+0xba>
 800804a:	f1c4 0401 	rsb	r4, r4, #1
 800804e:	f8ca 4000 	str.w	r4, [sl]
 8008052:	f8da 3000 	ldr.w	r3, [sl]
 8008056:	4499      	add	r9, r3
 8008058:	e7d3      	b.n	8008002 <__cvt+0x6a>
 800805a:	1c59      	adds	r1, r3, #1
 800805c:	9103      	str	r1, [sp, #12]
 800805e:	701a      	strb	r2, [r3, #0]
 8008060:	e7d9      	b.n	8008016 <__cvt+0x7e>

08008062 <__exponent>:
 8008062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008064:	2900      	cmp	r1, #0
 8008066:	bfba      	itte	lt
 8008068:	4249      	neglt	r1, r1
 800806a:	232d      	movlt	r3, #45	@ 0x2d
 800806c:	232b      	movge	r3, #43	@ 0x2b
 800806e:	2909      	cmp	r1, #9
 8008070:	7002      	strb	r2, [r0, #0]
 8008072:	7043      	strb	r3, [r0, #1]
 8008074:	dd29      	ble.n	80080ca <__exponent+0x68>
 8008076:	f10d 0307 	add.w	r3, sp, #7
 800807a:	461d      	mov	r5, r3
 800807c:	270a      	movs	r7, #10
 800807e:	461a      	mov	r2, r3
 8008080:	fbb1 f6f7 	udiv	r6, r1, r7
 8008084:	fb07 1416 	mls	r4, r7, r6, r1
 8008088:	3430      	adds	r4, #48	@ 0x30
 800808a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800808e:	460c      	mov	r4, r1
 8008090:	2c63      	cmp	r4, #99	@ 0x63
 8008092:	f103 33ff 	add.w	r3, r3, #4294967295
 8008096:	4631      	mov	r1, r6
 8008098:	dcf1      	bgt.n	800807e <__exponent+0x1c>
 800809a:	3130      	adds	r1, #48	@ 0x30
 800809c:	1e94      	subs	r4, r2, #2
 800809e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80080a2:	1c41      	adds	r1, r0, #1
 80080a4:	4623      	mov	r3, r4
 80080a6:	42ab      	cmp	r3, r5
 80080a8:	d30a      	bcc.n	80080c0 <__exponent+0x5e>
 80080aa:	f10d 0309 	add.w	r3, sp, #9
 80080ae:	1a9b      	subs	r3, r3, r2
 80080b0:	42ac      	cmp	r4, r5
 80080b2:	bf88      	it	hi
 80080b4:	2300      	movhi	r3, #0
 80080b6:	3302      	adds	r3, #2
 80080b8:	4403      	add	r3, r0
 80080ba:	1a18      	subs	r0, r3, r0
 80080bc:	b003      	add	sp, #12
 80080be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080c0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80080c4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80080c8:	e7ed      	b.n	80080a6 <__exponent+0x44>
 80080ca:	2330      	movs	r3, #48	@ 0x30
 80080cc:	3130      	adds	r1, #48	@ 0x30
 80080ce:	7083      	strb	r3, [r0, #2]
 80080d0:	70c1      	strb	r1, [r0, #3]
 80080d2:	1d03      	adds	r3, r0, #4
 80080d4:	e7f1      	b.n	80080ba <__exponent+0x58>
	...

080080d8 <_printf_float>:
 80080d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080dc:	b08d      	sub	sp, #52	@ 0x34
 80080de:	460c      	mov	r4, r1
 80080e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80080e4:	4616      	mov	r6, r2
 80080e6:	461f      	mov	r7, r3
 80080e8:	4605      	mov	r5, r0
 80080ea:	f000 ff09 	bl	8008f00 <_localeconv_r>
 80080ee:	6803      	ldr	r3, [r0, #0]
 80080f0:	9304      	str	r3, [sp, #16]
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7f8 f8c4 	bl	8000280 <strlen>
 80080f8:	2300      	movs	r3, #0
 80080fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80080fc:	f8d8 3000 	ldr.w	r3, [r8]
 8008100:	9005      	str	r0, [sp, #20]
 8008102:	3307      	adds	r3, #7
 8008104:	f023 0307 	bic.w	r3, r3, #7
 8008108:	f103 0208 	add.w	r2, r3, #8
 800810c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008110:	f8d4 b000 	ldr.w	fp, [r4]
 8008114:	f8c8 2000 	str.w	r2, [r8]
 8008118:	e9d3 8900 	ldrd	r8, r9, [r3]
 800811c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008120:	9307      	str	r3, [sp, #28]
 8008122:	f8cd 8018 	str.w	r8, [sp, #24]
 8008126:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800812a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800812e:	4b9c      	ldr	r3, [pc, #624]	@ (80083a0 <_printf_float+0x2c8>)
 8008130:	f04f 32ff 	mov.w	r2, #4294967295
 8008134:	f7f8 fd02 	bl	8000b3c <__aeabi_dcmpun>
 8008138:	bb70      	cbnz	r0, 8008198 <_printf_float+0xc0>
 800813a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800813e:	4b98      	ldr	r3, [pc, #608]	@ (80083a0 <_printf_float+0x2c8>)
 8008140:	f04f 32ff 	mov.w	r2, #4294967295
 8008144:	f7f8 fcdc 	bl	8000b00 <__aeabi_dcmple>
 8008148:	bb30      	cbnz	r0, 8008198 <_printf_float+0xc0>
 800814a:	2200      	movs	r2, #0
 800814c:	2300      	movs	r3, #0
 800814e:	4640      	mov	r0, r8
 8008150:	4649      	mov	r1, r9
 8008152:	f7f8 fccb 	bl	8000aec <__aeabi_dcmplt>
 8008156:	b110      	cbz	r0, 800815e <_printf_float+0x86>
 8008158:	232d      	movs	r3, #45	@ 0x2d
 800815a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800815e:	4a91      	ldr	r2, [pc, #580]	@ (80083a4 <_printf_float+0x2cc>)
 8008160:	4b91      	ldr	r3, [pc, #580]	@ (80083a8 <_printf_float+0x2d0>)
 8008162:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008166:	bf94      	ite	ls
 8008168:	4690      	movls	r8, r2
 800816a:	4698      	movhi	r8, r3
 800816c:	2303      	movs	r3, #3
 800816e:	6123      	str	r3, [r4, #16]
 8008170:	f02b 0304 	bic.w	r3, fp, #4
 8008174:	6023      	str	r3, [r4, #0]
 8008176:	f04f 0900 	mov.w	r9, #0
 800817a:	9700      	str	r7, [sp, #0]
 800817c:	4633      	mov	r3, r6
 800817e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008180:	4621      	mov	r1, r4
 8008182:	4628      	mov	r0, r5
 8008184:	f000 f9d2 	bl	800852c <_printf_common>
 8008188:	3001      	adds	r0, #1
 800818a:	f040 808d 	bne.w	80082a8 <_printf_float+0x1d0>
 800818e:	f04f 30ff 	mov.w	r0, #4294967295
 8008192:	b00d      	add	sp, #52	@ 0x34
 8008194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008198:	4642      	mov	r2, r8
 800819a:	464b      	mov	r3, r9
 800819c:	4640      	mov	r0, r8
 800819e:	4649      	mov	r1, r9
 80081a0:	f7f8 fccc 	bl	8000b3c <__aeabi_dcmpun>
 80081a4:	b140      	cbz	r0, 80081b8 <_printf_float+0xe0>
 80081a6:	464b      	mov	r3, r9
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	bfbc      	itt	lt
 80081ac:	232d      	movlt	r3, #45	@ 0x2d
 80081ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80081b2:	4a7e      	ldr	r2, [pc, #504]	@ (80083ac <_printf_float+0x2d4>)
 80081b4:	4b7e      	ldr	r3, [pc, #504]	@ (80083b0 <_printf_float+0x2d8>)
 80081b6:	e7d4      	b.n	8008162 <_printf_float+0x8a>
 80081b8:	6863      	ldr	r3, [r4, #4]
 80081ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80081be:	9206      	str	r2, [sp, #24]
 80081c0:	1c5a      	adds	r2, r3, #1
 80081c2:	d13b      	bne.n	800823c <_printf_float+0x164>
 80081c4:	2306      	movs	r3, #6
 80081c6:	6063      	str	r3, [r4, #4]
 80081c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80081cc:	2300      	movs	r3, #0
 80081ce:	6022      	str	r2, [r4, #0]
 80081d0:	9303      	str	r3, [sp, #12]
 80081d2:	ab0a      	add	r3, sp, #40	@ 0x28
 80081d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80081d8:	ab09      	add	r3, sp, #36	@ 0x24
 80081da:	9300      	str	r3, [sp, #0]
 80081dc:	6861      	ldr	r1, [r4, #4]
 80081de:	ec49 8b10 	vmov	d0, r8, r9
 80081e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80081e6:	4628      	mov	r0, r5
 80081e8:	f7ff fed6 	bl	8007f98 <__cvt>
 80081ec:	9b06      	ldr	r3, [sp, #24]
 80081ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80081f0:	2b47      	cmp	r3, #71	@ 0x47
 80081f2:	4680      	mov	r8, r0
 80081f4:	d129      	bne.n	800824a <_printf_float+0x172>
 80081f6:	1cc8      	adds	r0, r1, #3
 80081f8:	db02      	blt.n	8008200 <_printf_float+0x128>
 80081fa:	6863      	ldr	r3, [r4, #4]
 80081fc:	4299      	cmp	r1, r3
 80081fe:	dd41      	ble.n	8008284 <_printf_float+0x1ac>
 8008200:	f1aa 0a02 	sub.w	sl, sl, #2
 8008204:	fa5f fa8a 	uxtb.w	sl, sl
 8008208:	3901      	subs	r1, #1
 800820a:	4652      	mov	r2, sl
 800820c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008210:	9109      	str	r1, [sp, #36]	@ 0x24
 8008212:	f7ff ff26 	bl	8008062 <__exponent>
 8008216:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008218:	1813      	adds	r3, r2, r0
 800821a:	2a01      	cmp	r2, #1
 800821c:	4681      	mov	r9, r0
 800821e:	6123      	str	r3, [r4, #16]
 8008220:	dc02      	bgt.n	8008228 <_printf_float+0x150>
 8008222:	6822      	ldr	r2, [r4, #0]
 8008224:	07d2      	lsls	r2, r2, #31
 8008226:	d501      	bpl.n	800822c <_printf_float+0x154>
 8008228:	3301      	adds	r3, #1
 800822a:	6123      	str	r3, [r4, #16]
 800822c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008230:	2b00      	cmp	r3, #0
 8008232:	d0a2      	beq.n	800817a <_printf_float+0xa2>
 8008234:	232d      	movs	r3, #45	@ 0x2d
 8008236:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800823a:	e79e      	b.n	800817a <_printf_float+0xa2>
 800823c:	9a06      	ldr	r2, [sp, #24]
 800823e:	2a47      	cmp	r2, #71	@ 0x47
 8008240:	d1c2      	bne.n	80081c8 <_printf_float+0xf0>
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1c0      	bne.n	80081c8 <_printf_float+0xf0>
 8008246:	2301      	movs	r3, #1
 8008248:	e7bd      	b.n	80081c6 <_printf_float+0xee>
 800824a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800824e:	d9db      	bls.n	8008208 <_printf_float+0x130>
 8008250:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008254:	d118      	bne.n	8008288 <_printf_float+0x1b0>
 8008256:	2900      	cmp	r1, #0
 8008258:	6863      	ldr	r3, [r4, #4]
 800825a:	dd0b      	ble.n	8008274 <_printf_float+0x19c>
 800825c:	6121      	str	r1, [r4, #16]
 800825e:	b913      	cbnz	r3, 8008266 <_printf_float+0x18e>
 8008260:	6822      	ldr	r2, [r4, #0]
 8008262:	07d0      	lsls	r0, r2, #31
 8008264:	d502      	bpl.n	800826c <_printf_float+0x194>
 8008266:	3301      	adds	r3, #1
 8008268:	440b      	add	r3, r1
 800826a:	6123      	str	r3, [r4, #16]
 800826c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800826e:	f04f 0900 	mov.w	r9, #0
 8008272:	e7db      	b.n	800822c <_printf_float+0x154>
 8008274:	b913      	cbnz	r3, 800827c <_printf_float+0x1a4>
 8008276:	6822      	ldr	r2, [r4, #0]
 8008278:	07d2      	lsls	r2, r2, #31
 800827a:	d501      	bpl.n	8008280 <_printf_float+0x1a8>
 800827c:	3302      	adds	r3, #2
 800827e:	e7f4      	b.n	800826a <_printf_float+0x192>
 8008280:	2301      	movs	r3, #1
 8008282:	e7f2      	b.n	800826a <_printf_float+0x192>
 8008284:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008288:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800828a:	4299      	cmp	r1, r3
 800828c:	db05      	blt.n	800829a <_printf_float+0x1c2>
 800828e:	6823      	ldr	r3, [r4, #0]
 8008290:	6121      	str	r1, [r4, #16]
 8008292:	07d8      	lsls	r0, r3, #31
 8008294:	d5ea      	bpl.n	800826c <_printf_float+0x194>
 8008296:	1c4b      	adds	r3, r1, #1
 8008298:	e7e7      	b.n	800826a <_printf_float+0x192>
 800829a:	2900      	cmp	r1, #0
 800829c:	bfd4      	ite	le
 800829e:	f1c1 0202 	rsble	r2, r1, #2
 80082a2:	2201      	movgt	r2, #1
 80082a4:	4413      	add	r3, r2
 80082a6:	e7e0      	b.n	800826a <_printf_float+0x192>
 80082a8:	6823      	ldr	r3, [r4, #0]
 80082aa:	055a      	lsls	r2, r3, #21
 80082ac:	d407      	bmi.n	80082be <_printf_float+0x1e6>
 80082ae:	6923      	ldr	r3, [r4, #16]
 80082b0:	4642      	mov	r2, r8
 80082b2:	4631      	mov	r1, r6
 80082b4:	4628      	mov	r0, r5
 80082b6:	47b8      	blx	r7
 80082b8:	3001      	adds	r0, #1
 80082ba:	d12b      	bne.n	8008314 <_printf_float+0x23c>
 80082bc:	e767      	b.n	800818e <_printf_float+0xb6>
 80082be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80082c2:	f240 80dd 	bls.w	8008480 <_printf_float+0x3a8>
 80082c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80082ca:	2200      	movs	r2, #0
 80082cc:	2300      	movs	r3, #0
 80082ce:	f7f8 fc03 	bl	8000ad8 <__aeabi_dcmpeq>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	d033      	beq.n	800833e <_printf_float+0x266>
 80082d6:	4a37      	ldr	r2, [pc, #220]	@ (80083b4 <_printf_float+0x2dc>)
 80082d8:	2301      	movs	r3, #1
 80082da:	4631      	mov	r1, r6
 80082dc:	4628      	mov	r0, r5
 80082de:	47b8      	blx	r7
 80082e0:	3001      	adds	r0, #1
 80082e2:	f43f af54 	beq.w	800818e <_printf_float+0xb6>
 80082e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80082ea:	4543      	cmp	r3, r8
 80082ec:	db02      	blt.n	80082f4 <_printf_float+0x21c>
 80082ee:	6823      	ldr	r3, [r4, #0]
 80082f0:	07d8      	lsls	r0, r3, #31
 80082f2:	d50f      	bpl.n	8008314 <_printf_float+0x23c>
 80082f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082f8:	4631      	mov	r1, r6
 80082fa:	4628      	mov	r0, r5
 80082fc:	47b8      	blx	r7
 80082fe:	3001      	adds	r0, #1
 8008300:	f43f af45 	beq.w	800818e <_printf_float+0xb6>
 8008304:	f04f 0900 	mov.w	r9, #0
 8008308:	f108 38ff 	add.w	r8, r8, #4294967295
 800830c:	f104 0a1a 	add.w	sl, r4, #26
 8008310:	45c8      	cmp	r8, r9
 8008312:	dc09      	bgt.n	8008328 <_printf_float+0x250>
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	079b      	lsls	r3, r3, #30
 8008318:	f100 8103 	bmi.w	8008522 <_printf_float+0x44a>
 800831c:	68e0      	ldr	r0, [r4, #12]
 800831e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008320:	4298      	cmp	r0, r3
 8008322:	bfb8      	it	lt
 8008324:	4618      	movlt	r0, r3
 8008326:	e734      	b.n	8008192 <_printf_float+0xba>
 8008328:	2301      	movs	r3, #1
 800832a:	4652      	mov	r2, sl
 800832c:	4631      	mov	r1, r6
 800832e:	4628      	mov	r0, r5
 8008330:	47b8      	blx	r7
 8008332:	3001      	adds	r0, #1
 8008334:	f43f af2b 	beq.w	800818e <_printf_float+0xb6>
 8008338:	f109 0901 	add.w	r9, r9, #1
 800833c:	e7e8      	b.n	8008310 <_printf_float+0x238>
 800833e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008340:	2b00      	cmp	r3, #0
 8008342:	dc39      	bgt.n	80083b8 <_printf_float+0x2e0>
 8008344:	4a1b      	ldr	r2, [pc, #108]	@ (80083b4 <_printf_float+0x2dc>)
 8008346:	2301      	movs	r3, #1
 8008348:	4631      	mov	r1, r6
 800834a:	4628      	mov	r0, r5
 800834c:	47b8      	blx	r7
 800834e:	3001      	adds	r0, #1
 8008350:	f43f af1d 	beq.w	800818e <_printf_float+0xb6>
 8008354:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008358:	ea59 0303 	orrs.w	r3, r9, r3
 800835c:	d102      	bne.n	8008364 <_printf_float+0x28c>
 800835e:	6823      	ldr	r3, [r4, #0]
 8008360:	07d9      	lsls	r1, r3, #31
 8008362:	d5d7      	bpl.n	8008314 <_printf_float+0x23c>
 8008364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008368:	4631      	mov	r1, r6
 800836a:	4628      	mov	r0, r5
 800836c:	47b8      	blx	r7
 800836e:	3001      	adds	r0, #1
 8008370:	f43f af0d 	beq.w	800818e <_printf_float+0xb6>
 8008374:	f04f 0a00 	mov.w	sl, #0
 8008378:	f104 0b1a 	add.w	fp, r4, #26
 800837c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800837e:	425b      	negs	r3, r3
 8008380:	4553      	cmp	r3, sl
 8008382:	dc01      	bgt.n	8008388 <_printf_float+0x2b0>
 8008384:	464b      	mov	r3, r9
 8008386:	e793      	b.n	80082b0 <_printf_float+0x1d8>
 8008388:	2301      	movs	r3, #1
 800838a:	465a      	mov	r2, fp
 800838c:	4631      	mov	r1, r6
 800838e:	4628      	mov	r0, r5
 8008390:	47b8      	blx	r7
 8008392:	3001      	adds	r0, #1
 8008394:	f43f aefb 	beq.w	800818e <_printf_float+0xb6>
 8008398:	f10a 0a01 	add.w	sl, sl, #1
 800839c:	e7ee      	b.n	800837c <_printf_float+0x2a4>
 800839e:	bf00      	nop
 80083a0:	7fefffff 	.word	0x7fefffff
 80083a4:	0800de2c 	.word	0x0800de2c
 80083a8:	0800de30 	.word	0x0800de30
 80083ac:	0800de34 	.word	0x0800de34
 80083b0:	0800de38 	.word	0x0800de38
 80083b4:	0800de3c 	.word	0x0800de3c
 80083b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80083be:	4553      	cmp	r3, sl
 80083c0:	bfa8      	it	ge
 80083c2:	4653      	movge	r3, sl
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	4699      	mov	r9, r3
 80083c8:	dc36      	bgt.n	8008438 <_printf_float+0x360>
 80083ca:	f04f 0b00 	mov.w	fp, #0
 80083ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083d2:	f104 021a 	add.w	r2, r4, #26
 80083d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80083d8:	9306      	str	r3, [sp, #24]
 80083da:	eba3 0309 	sub.w	r3, r3, r9
 80083de:	455b      	cmp	r3, fp
 80083e0:	dc31      	bgt.n	8008446 <_printf_float+0x36e>
 80083e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083e4:	459a      	cmp	sl, r3
 80083e6:	dc3a      	bgt.n	800845e <_printf_float+0x386>
 80083e8:	6823      	ldr	r3, [r4, #0]
 80083ea:	07da      	lsls	r2, r3, #31
 80083ec:	d437      	bmi.n	800845e <_printf_float+0x386>
 80083ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083f0:	ebaa 0903 	sub.w	r9, sl, r3
 80083f4:	9b06      	ldr	r3, [sp, #24]
 80083f6:	ebaa 0303 	sub.w	r3, sl, r3
 80083fa:	4599      	cmp	r9, r3
 80083fc:	bfa8      	it	ge
 80083fe:	4699      	movge	r9, r3
 8008400:	f1b9 0f00 	cmp.w	r9, #0
 8008404:	dc33      	bgt.n	800846e <_printf_float+0x396>
 8008406:	f04f 0800 	mov.w	r8, #0
 800840a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800840e:	f104 0b1a 	add.w	fp, r4, #26
 8008412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008414:	ebaa 0303 	sub.w	r3, sl, r3
 8008418:	eba3 0309 	sub.w	r3, r3, r9
 800841c:	4543      	cmp	r3, r8
 800841e:	f77f af79 	ble.w	8008314 <_printf_float+0x23c>
 8008422:	2301      	movs	r3, #1
 8008424:	465a      	mov	r2, fp
 8008426:	4631      	mov	r1, r6
 8008428:	4628      	mov	r0, r5
 800842a:	47b8      	blx	r7
 800842c:	3001      	adds	r0, #1
 800842e:	f43f aeae 	beq.w	800818e <_printf_float+0xb6>
 8008432:	f108 0801 	add.w	r8, r8, #1
 8008436:	e7ec      	b.n	8008412 <_printf_float+0x33a>
 8008438:	4642      	mov	r2, r8
 800843a:	4631      	mov	r1, r6
 800843c:	4628      	mov	r0, r5
 800843e:	47b8      	blx	r7
 8008440:	3001      	adds	r0, #1
 8008442:	d1c2      	bne.n	80083ca <_printf_float+0x2f2>
 8008444:	e6a3      	b.n	800818e <_printf_float+0xb6>
 8008446:	2301      	movs	r3, #1
 8008448:	4631      	mov	r1, r6
 800844a:	4628      	mov	r0, r5
 800844c:	9206      	str	r2, [sp, #24]
 800844e:	47b8      	blx	r7
 8008450:	3001      	adds	r0, #1
 8008452:	f43f ae9c 	beq.w	800818e <_printf_float+0xb6>
 8008456:	9a06      	ldr	r2, [sp, #24]
 8008458:	f10b 0b01 	add.w	fp, fp, #1
 800845c:	e7bb      	b.n	80083d6 <_printf_float+0x2fe>
 800845e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008462:	4631      	mov	r1, r6
 8008464:	4628      	mov	r0, r5
 8008466:	47b8      	blx	r7
 8008468:	3001      	adds	r0, #1
 800846a:	d1c0      	bne.n	80083ee <_printf_float+0x316>
 800846c:	e68f      	b.n	800818e <_printf_float+0xb6>
 800846e:	9a06      	ldr	r2, [sp, #24]
 8008470:	464b      	mov	r3, r9
 8008472:	4442      	add	r2, r8
 8008474:	4631      	mov	r1, r6
 8008476:	4628      	mov	r0, r5
 8008478:	47b8      	blx	r7
 800847a:	3001      	adds	r0, #1
 800847c:	d1c3      	bne.n	8008406 <_printf_float+0x32e>
 800847e:	e686      	b.n	800818e <_printf_float+0xb6>
 8008480:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008484:	f1ba 0f01 	cmp.w	sl, #1
 8008488:	dc01      	bgt.n	800848e <_printf_float+0x3b6>
 800848a:	07db      	lsls	r3, r3, #31
 800848c:	d536      	bpl.n	80084fc <_printf_float+0x424>
 800848e:	2301      	movs	r3, #1
 8008490:	4642      	mov	r2, r8
 8008492:	4631      	mov	r1, r6
 8008494:	4628      	mov	r0, r5
 8008496:	47b8      	blx	r7
 8008498:	3001      	adds	r0, #1
 800849a:	f43f ae78 	beq.w	800818e <_printf_float+0xb6>
 800849e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084a2:	4631      	mov	r1, r6
 80084a4:	4628      	mov	r0, r5
 80084a6:	47b8      	blx	r7
 80084a8:	3001      	adds	r0, #1
 80084aa:	f43f ae70 	beq.w	800818e <_printf_float+0xb6>
 80084ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80084b2:	2200      	movs	r2, #0
 80084b4:	2300      	movs	r3, #0
 80084b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084ba:	f7f8 fb0d 	bl	8000ad8 <__aeabi_dcmpeq>
 80084be:	b9c0      	cbnz	r0, 80084f2 <_printf_float+0x41a>
 80084c0:	4653      	mov	r3, sl
 80084c2:	f108 0201 	add.w	r2, r8, #1
 80084c6:	4631      	mov	r1, r6
 80084c8:	4628      	mov	r0, r5
 80084ca:	47b8      	blx	r7
 80084cc:	3001      	adds	r0, #1
 80084ce:	d10c      	bne.n	80084ea <_printf_float+0x412>
 80084d0:	e65d      	b.n	800818e <_printf_float+0xb6>
 80084d2:	2301      	movs	r3, #1
 80084d4:	465a      	mov	r2, fp
 80084d6:	4631      	mov	r1, r6
 80084d8:	4628      	mov	r0, r5
 80084da:	47b8      	blx	r7
 80084dc:	3001      	adds	r0, #1
 80084de:	f43f ae56 	beq.w	800818e <_printf_float+0xb6>
 80084e2:	f108 0801 	add.w	r8, r8, #1
 80084e6:	45d0      	cmp	r8, sl
 80084e8:	dbf3      	blt.n	80084d2 <_printf_float+0x3fa>
 80084ea:	464b      	mov	r3, r9
 80084ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80084f0:	e6df      	b.n	80082b2 <_printf_float+0x1da>
 80084f2:	f04f 0800 	mov.w	r8, #0
 80084f6:	f104 0b1a 	add.w	fp, r4, #26
 80084fa:	e7f4      	b.n	80084e6 <_printf_float+0x40e>
 80084fc:	2301      	movs	r3, #1
 80084fe:	4642      	mov	r2, r8
 8008500:	e7e1      	b.n	80084c6 <_printf_float+0x3ee>
 8008502:	2301      	movs	r3, #1
 8008504:	464a      	mov	r2, r9
 8008506:	4631      	mov	r1, r6
 8008508:	4628      	mov	r0, r5
 800850a:	47b8      	blx	r7
 800850c:	3001      	adds	r0, #1
 800850e:	f43f ae3e 	beq.w	800818e <_printf_float+0xb6>
 8008512:	f108 0801 	add.w	r8, r8, #1
 8008516:	68e3      	ldr	r3, [r4, #12]
 8008518:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800851a:	1a5b      	subs	r3, r3, r1
 800851c:	4543      	cmp	r3, r8
 800851e:	dcf0      	bgt.n	8008502 <_printf_float+0x42a>
 8008520:	e6fc      	b.n	800831c <_printf_float+0x244>
 8008522:	f04f 0800 	mov.w	r8, #0
 8008526:	f104 0919 	add.w	r9, r4, #25
 800852a:	e7f4      	b.n	8008516 <_printf_float+0x43e>

0800852c <_printf_common>:
 800852c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008530:	4616      	mov	r6, r2
 8008532:	4698      	mov	r8, r3
 8008534:	688a      	ldr	r2, [r1, #8]
 8008536:	690b      	ldr	r3, [r1, #16]
 8008538:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800853c:	4293      	cmp	r3, r2
 800853e:	bfb8      	it	lt
 8008540:	4613      	movlt	r3, r2
 8008542:	6033      	str	r3, [r6, #0]
 8008544:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008548:	4607      	mov	r7, r0
 800854a:	460c      	mov	r4, r1
 800854c:	b10a      	cbz	r2, 8008552 <_printf_common+0x26>
 800854e:	3301      	adds	r3, #1
 8008550:	6033      	str	r3, [r6, #0]
 8008552:	6823      	ldr	r3, [r4, #0]
 8008554:	0699      	lsls	r1, r3, #26
 8008556:	bf42      	ittt	mi
 8008558:	6833      	ldrmi	r3, [r6, #0]
 800855a:	3302      	addmi	r3, #2
 800855c:	6033      	strmi	r3, [r6, #0]
 800855e:	6825      	ldr	r5, [r4, #0]
 8008560:	f015 0506 	ands.w	r5, r5, #6
 8008564:	d106      	bne.n	8008574 <_printf_common+0x48>
 8008566:	f104 0a19 	add.w	sl, r4, #25
 800856a:	68e3      	ldr	r3, [r4, #12]
 800856c:	6832      	ldr	r2, [r6, #0]
 800856e:	1a9b      	subs	r3, r3, r2
 8008570:	42ab      	cmp	r3, r5
 8008572:	dc26      	bgt.n	80085c2 <_printf_common+0x96>
 8008574:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008578:	6822      	ldr	r2, [r4, #0]
 800857a:	3b00      	subs	r3, #0
 800857c:	bf18      	it	ne
 800857e:	2301      	movne	r3, #1
 8008580:	0692      	lsls	r2, r2, #26
 8008582:	d42b      	bmi.n	80085dc <_printf_common+0xb0>
 8008584:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008588:	4641      	mov	r1, r8
 800858a:	4638      	mov	r0, r7
 800858c:	47c8      	blx	r9
 800858e:	3001      	adds	r0, #1
 8008590:	d01e      	beq.n	80085d0 <_printf_common+0xa4>
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	6922      	ldr	r2, [r4, #16]
 8008596:	f003 0306 	and.w	r3, r3, #6
 800859a:	2b04      	cmp	r3, #4
 800859c:	bf02      	ittt	eq
 800859e:	68e5      	ldreq	r5, [r4, #12]
 80085a0:	6833      	ldreq	r3, [r6, #0]
 80085a2:	1aed      	subeq	r5, r5, r3
 80085a4:	68a3      	ldr	r3, [r4, #8]
 80085a6:	bf0c      	ite	eq
 80085a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085ac:	2500      	movne	r5, #0
 80085ae:	4293      	cmp	r3, r2
 80085b0:	bfc4      	itt	gt
 80085b2:	1a9b      	subgt	r3, r3, r2
 80085b4:	18ed      	addgt	r5, r5, r3
 80085b6:	2600      	movs	r6, #0
 80085b8:	341a      	adds	r4, #26
 80085ba:	42b5      	cmp	r5, r6
 80085bc:	d11a      	bne.n	80085f4 <_printf_common+0xc8>
 80085be:	2000      	movs	r0, #0
 80085c0:	e008      	b.n	80085d4 <_printf_common+0xa8>
 80085c2:	2301      	movs	r3, #1
 80085c4:	4652      	mov	r2, sl
 80085c6:	4641      	mov	r1, r8
 80085c8:	4638      	mov	r0, r7
 80085ca:	47c8      	blx	r9
 80085cc:	3001      	adds	r0, #1
 80085ce:	d103      	bne.n	80085d8 <_printf_common+0xac>
 80085d0:	f04f 30ff 	mov.w	r0, #4294967295
 80085d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d8:	3501      	adds	r5, #1
 80085da:	e7c6      	b.n	800856a <_printf_common+0x3e>
 80085dc:	18e1      	adds	r1, r4, r3
 80085de:	1c5a      	adds	r2, r3, #1
 80085e0:	2030      	movs	r0, #48	@ 0x30
 80085e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80085e6:	4422      	add	r2, r4
 80085e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80085ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80085f0:	3302      	adds	r3, #2
 80085f2:	e7c7      	b.n	8008584 <_printf_common+0x58>
 80085f4:	2301      	movs	r3, #1
 80085f6:	4622      	mov	r2, r4
 80085f8:	4641      	mov	r1, r8
 80085fa:	4638      	mov	r0, r7
 80085fc:	47c8      	blx	r9
 80085fe:	3001      	adds	r0, #1
 8008600:	d0e6      	beq.n	80085d0 <_printf_common+0xa4>
 8008602:	3601      	adds	r6, #1
 8008604:	e7d9      	b.n	80085ba <_printf_common+0x8e>
	...

08008608 <_printf_i>:
 8008608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800860c:	7e0f      	ldrb	r7, [r1, #24]
 800860e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008610:	2f78      	cmp	r7, #120	@ 0x78
 8008612:	4691      	mov	r9, r2
 8008614:	4680      	mov	r8, r0
 8008616:	460c      	mov	r4, r1
 8008618:	469a      	mov	sl, r3
 800861a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800861e:	d807      	bhi.n	8008630 <_printf_i+0x28>
 8008620:	2f62      	cmp	r7, #98	@ 0x62
 8008622:	d80a      	bhi.n	800863a <_printf_i+0x32>
 8008624:	2f00      	cmp	r7, #0
 8008626:	f000 80d2 	beq.w	80087ce <_printf_i+0x1c6>
 800862a:	2f58      	cmp	r7, #88	@ 0x58
 800862c:	f000 80b9 	beq.w	80087a2 <_printf_i+0x19a>
 8008630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008634:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008638:	e03a      	b.n	80086b0 <_printf_i+0xa8>
 800863a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800863e:	2b15      	cmp	r3, #21
 8008640:	d8f6      	bhi.n	8008630 <_printf_i+0x28>
 8008642:	a101      	add	r1, pc, #4	@ (adr r1, 8008648 <_printf_i+0x40>)
 8008644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008648:	080086a1 	.word	0x080086a1
 800864c:	080086b5 	.word	0x080086b5
 8008650:	08008631 	.word	0x08008631
 8008654:	08008631 	.word	0x08008631
 8008658:	08008631 	.word	0x08008631
 800865c:	08008631 	.word	0x08008631
 8008660:	080086b5 	.word	0x080086b5
 8008664:	08008631 	.word	0x08008631
 8008668:	08008631 	.word	0x08008631
 800866c:	08008631 	.word	0x08008631
 8008670:	08008631 	.word	0x08008631
 8008674:	080087b5 	.word	0x080087b5
 8008678:	080086df 	.word	0x080086df
 800867c:	0800876f 	.word	0x0800876f
 8008680:	08008631 	.word	0x08008631
 8008684:	08008631 	.word	0x08008631
 8008688:	080087d7 	.word	0x080087d7
 800868c:	08008631 	.word	0x08008631
 8008690:	080086df 	.word	0x080086df
 8008694:	08008631 	.word	0x08008631
 8008698:	08008631 	.word	0x08008631
 800869c:	08008777 	.word	0x08008777
 80086a0:	6833      	ldr	r3, [r6, #0]
 80086a2:	1d1a      	adds	r2, r3, #4
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	6032      	str	r2, [r6, #0]
 80086a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80086b0:	2301      	movs	r3, #1
 80086b2:	e09d      	b.n	80087f0 <_printf_i+0x1e8>
 80086b4:	6833      	ldr	r3, [r6, #0]
 80086b6:	6820      	ldr	r0, [r4, #0]
 80086b8:	1d19      	adds	r1, r3, #4
 80086ba:	6031      	str	r1, [r6, #0]
 80086bc:	0606      	lsls	r6, r0, #24
 80086be:	d501      	bpl.n	80086c4 <_printf_i+0xbc>
 80086c0:	681d      	ldr	r5, [r3, #0]
 80086c2:	e003      	b.n	80086cc <_printf_i+0xc4>
 80086c4:	0645      	lsls	r5, r0, #25
 80086c6:	d5fb      	bpl.n	80086c0 <_printf_i+0xb8>
 80086c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80086cc:	2d00      	cmp	r5, #0
 80086ce:	da03      	bge.n	80086d8 <_printf_i+0xd0>
 80086d0:	232d      	movs	r3, #45	@ 0x2d
 80086d2:	426d      	negs	r5, r5
 80086d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086d8:	4859      	ldr	r0, [pc, #356]	@ (8008840 <_printf_i+0x238>)
 80086da:	230a      	movs	r3, #10
 80086dc:	e011      	b.n	8008702 <_printf_i+0xfa>
 80086de:	6821      	ldr	r1, [r4, #0]
 80086e0:	6833      	ldr	r3, [r6, #0]
 80086e2:	0608      	lsls	r0, r1, #24
 80086e4:	f853 5b04 	ldr.w	r5, [r3], #4
 80086e8:	d402      	bmi.n	80086f0 <_printf_i+0xe8>
 80086ea:	0649      	lsls	r1, r1, #25
 80086ec:	bf48      	it	mi
 80086ee:	b2ad      	uxthmi	r5, r5
 80086f0:	2f6f      	cmp	r7, #111	@ 0x6f
 80086f2:	4853      	ldr	r0, [pc, #332]	@ (8008840 <_printf_i+0x238>)
 80086f4:	6033      	str	r3, [r6, #0]
 80086f6:	bf14      	ite	ne
 80086f8:	230a      	movne	r3, #10
 80086fa:	2308      	moveq	r3, #8
 80086fc:	2100      	movs	r1, #0
 80086fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008702:	6866      	ldr	r6, [r4, #4]
 8008704:	60a6      	str	r6, [r4, #8]
 8008706:	2e00      	cmp	r6, #0
 8008708:	bfa2      	ittt	ge
 800870a:	6821      	ldrge	r1, [r4, #0]
 800870c:	f021 0104 	bicge.w	r1, r1, #4
 8008710:	6021      	strge	r1, [r4, #0]
 8008712:	b90d      	cbnz	r5, 8008718 <_printf_i+0x110>
 8008714:	2e00      	cmp	r6, #0
 8008716:	d04b      	beq.n	80087b0 <_printf_i+0x1a8>
 8008718:	4616      	mov	r6, r2
 800871a:	fbb5 f1f3 	udiv	r1, r5, r3
 800871e:	fb03 5711 	mls	r7, r3, r1, r5
 8008722:	5dc7      	ldrb	r7, [r0, r7]
 8008724:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008728:	462f      	mov	r7, r5
 800872a:	42bb      	cmp	r3, r7
 800872c:	460d      	mov	r5, r1
 800872e:	d9f4      	bls.n	800871a <_printf_i+0x112>
 8008730:	2b08      	cmp	r3, #8
 8008732:	d10b      	bne.n	800874c <_printf_i+0x144>
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	07df      	lsls	r7, r3, #31
 8008738:	d508      	bpl.n	800874c <_printf_i+0x144>
 800873a:	6923      	ldr	r3, [r4, #16]
 800873c:	6861      	ldr	r1, [r4, #4]
 800873e:	4299      	cmp	r1, r3
 8008740:	bfde      	ittt	le
 8008742:	2330      	movle	r3, #48	@ 0x30
 8008744:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008748:	f106 36ff 	addle.w	r6, r6, #4294967295
 800874c:	1b92      	subs	r2, r2, r6
 800874e:	6122      	str	r2, [r4, #16]
 8008750:	f8cd a000 	str.w	sl, [sp]
 8008754:	464b      	mov	r3, r9
 8008756:	aa03      	add	r2, sp, #12
 8008758:	4621      	mov	r1, r4
 800875a:	4640      	mov	r0, r8
 800875c:	f7ff fee6 	bl	800852c <_printf_common>
 8008760:	3001      	adds	r0, #1
 8008762:	d14a      	bne.n	80087fa <_printf_i+0x1f2>
 8008764:	f04f 30ff 	mov.w	r0, #4294967295
 8008768:	b004      	add	sp, #16
 800876a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800876e:	6823      	ldr	r3, [r4, #0]
 8008770:	f043 0320 	orr.w	r3, r3, #32
 8008774:	6023      	str	r3, [r4, #0]
 8008776:	4833      	ldr	r0, [pc, #204]	@ (8008844 <_printf_i+0x23c>)
 8008778:	2778      	movs	r7, #120	@ 0x78
 800877a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800877e:	6823      	ldr	r3, [r4, #0]
 8008780:	6831      	ldr	r1, [r6, #0]
 8008782:	061f      	lsls	r7, r3, #24
 8008784:	f851 5b04 	ldr.w	r5, [r1], #4
 8008788:	d402      	bmi.n	8008790 <_printf_i+0x188>
 800878a:	065f      	lsls	r7, r3, #25
 800878c:	bf48      	it	mi
 800878e:	b2ad      	uxthmi	r5, r5
 8008790:	6031      	str	r1, [r6, #0]
 8008792:	07d9      	lsls	r1, r3, #31
 8008794:	bf44      	itt	mi
 8008796:	f043 0320 	orrmi.w	r3, r3, #32
 800879a:	6023      	strmi	r3, [r4, #0]
 800879c:	b11d      	cbz	r5, 80087a6 <_printf_i+0x19e>
 800879e:	2310      	movs	r3, #16
 80087a0:	e7ac      	b.n	80086fc <_printf_i+0xf4>
 80087a2:	4827      	ldr	r0, [pc, #156]	@ (8008840 <_printf_i+0x238>)
 80087a4:	e7e9      	b.n	800877a <_printf_i+0x172>
 80087a6:	6823      	ldr	r3, [r4, #0]
 80087a8:	f023 0320 	bic.w	r3, r3, #32
 80087ac:	6023      	str	r3, [r4, #0]
 80087ae:	e7f6      	b.n	800879e <_printf_i+0x196>
 80087b0:	4616      	mov	r6, r2
 80087b2:	e7bd      	b.n	8008730 <_printf_i+0x128>
 80087b4:	6833      	ldr	r3, [r6, #0]
 80087b6:	6825      	ldr	r5, [r4, #0]
 80087b8:	6961      	ldr	r1, [r4, #20]
 80087ba:	1d18      	adds	r0, r3, #4
 80087bc:	6030      	str	r0, [r6, #0]
 80087be:	062e      	lsls	r6, r5, #24
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	d501      	bpl.n	80087c8 <_printf_i+0x1c0>
 80087c4:	6019      	str	r1, [r3, #0]
 80087c6:	e002      	b.n	80087ce <_printf_i+0x1c6>
 80087c8:	0668      	lsls	r0, r5, #25
 80087ca:	d5fb      	bpl.n	80087c4 <_printf_i+0x1bc>
 80087cc:	8019      	strh	r1, [r3, #0]
 80087ce:	2300      	movs	r3, #0
 80087d0:	6123      	str	r3, [r4, #16]
 80087d2:	4616      	mov	r6, r2
 80087d4:	e7bc      	b.n	8008750 <_printf_i+0x148>
 80087d6:	6833      	ldr	r3, [r6, #0]
 80087d8:	1d1a      	adds	r2, r3, #4
 80087da:	6032      	str	r2, [r6, #0]
 80087dc:	681e      	ldr	r6, [r3, #0]
 80087de:	6862      	ldr	r2, [r4, #4]
 80087e0:	2100      	movs	r1, #0
 80087e2:	4630      	mov	r0, r6
 80087e4:	f7f7 fcfc 	bl	80001e0 <memchr>
 80087e8:	b108      	cbz	r0, 80087ee <_printf_i+0x1e6>
 80087ea:	1b80      	subs	r0, r0, r6
 80087ec:	6060      	str	r0, [r4, #4]
 80087ee:	6863      	ldr	r3, [r4, #4]
 80087f0:	6123      	str	r3, [r4, #16]
 80087f2:	2300      	movs	r3, #0
 80087f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80087f8:	e7aa      	b.n	8008750 <_printf_i+0x148>
 80087fa:	6923      	ldr	r3, [r4, #16]
 80087fc:	4632      	mov	r2, r6
 80087fe:	4649      	mov	r1, r9
 8008800:	4640      	mov	r0, r8
 8008802:	47d0      	blx	sl
 8008804:	3001      	adds	r0, #1
 8008806:	d0ad      	beq.n	8008764 <_printf_i+0x15c>
 8008808:	6823      	ldr	r3, [r4, #0]
 800880a:	079b      	lsls	r3, r3, #30
 800880c:	d413      	bmi.n	8008836 <_printf_i+0x22e>
 800880e:	68e0      	ldr	r0, [r4, #12]
 8008810:	9b03      	ldr	r3, [sp, #12]
 8008812:	4298      	cmp	r0, r3
 8008814:	bfb8      	it	lt
 8008816:	4618      	movlt	r0, r3
 8008818:	e7a6      	b.n	8008768 <_printf_i+0x160>
 800881a:	2301      	movs	r3, #1
 800881c:	4632      	mov	r2, r6
 800881e:	4649      	mov	r1, r9
 8008820:	4640      	mov	r0, r8
 8008822:	47d0      	blx	sl
 8008824:	3001      	adds	r0, #1
 8008826:	d09d      	beq.n	8008764 <_printf_i+0x15c>
 8008828:	3501      	adds	r5, #1
 800882a:	68e3      	ldr	r3, [r4, #12]
 800882c:	9903      	ldr	r1, [sp, #12]
 800882e:	1a5b      	subs	r3, r3, r1
 8008830:	42ab      	cmp	r3, r5
 8008832:	dcf2      	bgt.n	800881a <_printf_i+0x212>
 8008834:	e7eb      	b.n	800880e <_printf_i+0x206>
 8008836:	2500      	movs	r5, #0
 8008838:	f104 0619 	add.w	r6, r4, #25
 800883c:	e7f5      	b.n	800882a <_printf_i+0x222>
 800883e:	bf00      	nop
 8008840:	0800de3e 	.word	0x0800de3e
 8008844:	0800de4f 	.word	0x0800de4f

08008848 <_scanf_float>:
 8008848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800884c:	b087      	sub	sp, #28
 800884e:	4617      	mov	r7, r2
 8008850:	9303      	str	r3, [sp, #12]
 8008852:	688b      	ldr	r3, [r1, #8]
 8008854:	1e5a      	subs	r2, r3, #1
 8008856:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800885a:	bf81      	itttt	hi
 800885c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008860:	eb03 0b05 	addhi.w	fp, r3, r5
 8008864:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008868:	608b      	strhi	r3, [r1, #8]
 800886a:	680b      	ldr	r3, [r1, #0]
 800886c:	460a      	mov	r2, r1
 800886e:	f04f 0500 	mov.w	r5, #0
 8008872:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008876:	f842 3b1c 	str.w	r3, [r2], #28
 800887a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800887e:	4680      	mov	r8, r0
 8008880:	460c      	mov	r4, r1
 8008882:	bf98      	it	ls
 8008884:	f04f 0b00 	movls.w	fp, #0
 8008888:	9201      	str	r2, [sp, #4]
 800888a:	4616      	mov	r6, r2
 800888c:	46aa      	mov	sl, r5
 800888e:	46a9      	mov	r9, r5
 8008890:	9502      	str	r5, [sp, #8]
 8008892:	68a2      	ldr	r2, [r4, #8]
 8008894:	b152      	cbz	r2, 80088ac <_scanf_float+0x64>
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	2b4e      	cmp	r3, #78	@ 0x4e
 800889c:	d864      	bhi.n	8008968 <_scanf_float+0x120>
 800889e:	2b40      	cmp	r3, #64	@ 0x40
 80088a0:	d83c      	bhi.n	800891c <_scanf_float+0xd4>
 80088a2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80088a6:	b2c8      	uxtb	r0, r1
 80088a8:	280e      	cmp	r0, #14
 80088aa:	d93a      	bls.n	8008922 <_scanf_float+0xda>
 80088ac:	f1b9 0f00 	cmp.w	r9, #0
 80088b0:	d003      	beq.n	80088ba <_scanf_float+0x72>
 80088b2:	6823      	ldr	r3, [r4, #0]
 80088b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088b8:	6023      	str	r3, [r4, #0]
 80088ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088be:	f1ba 0f01 	cmp.w	sl, #1
 80088c2:	f200 8117 	bhi.w	8008af4 <_scanf_float+0x2ac>
 80088c6:	9b01      	ldr	r3, [sp, #4]
 80088c8:	429e      	cmp	r6, r3
 80088ca:	f200 8108 	bhi.w	8008ade <_scanf_float+0x296>
 80088ce:	2001      	movs	r0, #1
 80088d0:	b007      	add	sp, #28
 80088d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80088da:	2a0d      	cmp	r2, #13
 80088dc:	d8e6      	bhi.n	80088ac <_scanf_float+0x64>
 80088de:	a101      	add	r1, pc, #4	@ (adr r1, 80088e4 <_scanf_float+0x9c>)
 80088e0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80088e4:	08008a2b 	.word	0x08008a2b
 80088e8:	080088ad 	.word	0x080088ad
 80088ec:	080088ad 	.word	0x080088ad
 80088f0:	080088ad 	.word	0x080088ad
 80088f4:	08008a8b 	.word	0x08008a8b
 80088f8:	08008a63 	.word	0x08008a63
 80088fc:	080088ad 	.word	0x080088ad
 8008900:	080088ad 	.word	0x080088ad
 8008904:	08008a39 	.word	0x08008a39
 8008908:	080088ad 	.word	0x080088ad
 800890c:	080088ad 	.word	0x080088ad
 8008910:	080088ad 	.word	0x080088ad
 8008914:	080088ad 	.word	0x080088ad
 8008918:	080089f1 	.word	0x080089f1
 800891c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008920:	e7db      	b.n	80088da <_scanf_float+0x92>
 8008922:	290e      	cmp	r1, #14
 8008924:	d8c2      	bhi.n	80088ac <_scanf_float+0x64>
 8008926:	a001      	add	r0, pc, #4	@ (adr r0, 800892c <_scanf_float+0xe4>)
 8008928:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800892c:	080089e1 	.word	0x080089e1
 8008930:	080088ad 	.word	0x080088ad
 8008934:	080089e1 	.word	0x080089e1
 8008938:	08008a77 	.word	0x08008a77
 800893c:	080088ad 	.word	0x080088ad
 8008940:	08008989 	.word	0x08008989
 8008944:	080089c7 	.word	0x080089c7
 8008948:	080089c7 	.word	0x080089c7
 800894c:	080089c7 	.word	0x080089c7
 8008950:	080089c7 	.word	0x080089c7
 8008954:	080089c7 	.word	0x080089c7
 8008958:	080089c7 	.word	0x080089c7
 800895c:	080089c7 	.word	0x080089c7
 8008960:	080089c7 	.word	0x080089c7
 8008964:	080089c7 	.word	0x080089c7
 8008968:	2b6e      	cmp	r3, #110	@ 0x6e
 800896a:	d809      	bhi.n	8008980 <_scanf_float+0x138>
 800896c:	2b60      	cmp	r3, #96	@ 0x60
 800896e:	d8b2      	bhi.n	80088d6 <_scanf_float+0x8e>
 8008970:	2b54      	cmp	r3, #84	@ 0x54
 8008972:	d07b      	beq.n	8008a6c <_scanf_float+0x224>
 8008974:	2b59      	cmp	r3, #89	@ 0x59
 8008976:	d199      	bne.n	80088ac <_scanf_float+0x64>
 8008978:	2d07      	cmp	r5, #7
 800897a:	d197      	bne.n	80088ac <_scanf_float+0x64>
 800897c:	2508      	movs	r5, #8
 800897e:	e02c      	b.n	80089da <_scanf_float+0x192>
 8008980:	2b74      	cmp	r3, #116	@ 0x74
 8008982:	d073      	beq.n	8008a6c <_scanf_float+0x224>
 8008984:	2b79      	cmp	r3, #121	@ 0x79
 8008986:	e7f6      	b.n	8008976 <_scanf_float+0x12e>
 8008988:	6821      	ldr	r1, [r4, #0]
 800898a:	05c8      	lsls	r0, r1, #23
 800898c:	d51b      	bpl.n	80089c6 <_scanf_float+0x17e>
 800898e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008992:	6021      	str	r1, [r4, #0]
 8008994:	f109 0901 	add.w	r9, r9, #1
 8008998:	f1bb 0f00 	cmp.w	fp, #0
 800899c:	d003      	beq.n	80089a6 <_scanf_float+0x15e>
 800899e:	3201      	adds	r2, #1
 80089a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80089a4:	60a2      	str	r2, [r4, #8]
 80089a6:	68a3      	ldr	r3, [r4, #8]
 80089a8:	3b01      	subs	r3, #1
 80089aa:	60a3      	str	r3, [r4, #8]
 80089ac:	6923      	ldr	r3, [r4, #16]
 80089ae:	3301      	adds	r3, #1
 80089b0:	6123      	str	r3, [r4, #16]
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	3b01      	subs	r3, #1
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	607b      	str	r3, [r7, #4]
 80089ba:	f340 8087 	ble.w	8008acc <_scanf_float+0x284>
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	3301      	adds	r3, #1
 80089c2:	603b      	str	r3, [r7, #0]
 80089c4:	e765      	b.n	8008892 <_scanf_float+0x4a>
 80089c6:	eb1a 0105 	adds.w	r1, sl, r5
 80089ca:	f47f af6f 	bne.w	80088ac <_scanf_float+0x64>
 80089ce:	6822      	ldr	r2, [r4, #0]
 80089d0:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80089d4:	6022      	str	r2, [r4, #0]
 80089d6:	460d      	mov	r5, r1
 80089d8:	468a      	mov	sl, r1
 80089da:	f806 3b01 	strb.w	r3, [r6], #1
 80089de:	e7e2      	b.n	80089a6 <_scanf_float+0x15e>
 80089e0:	6822      	ldr	r2, [r4, #0]
 80089e2:	0610      	lsls	r0, r2, #24
 80089e4:	f57f af62 	bpl.w	80088ac <_scanf_float+0x64>
 80089e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80089ec:	6022      	str	r2, [r4, #0]
 80089ee:	e7f4      	b.n	80089da <_scanf_float+0x192>
 80089f0:	f1ba 0f00 	cmp.w	sl, #0
 80089f4:	d10e      	bne.n	8008a14 <_scanf_float+0x1cc>
 80089f6:	f1b9 0f00 	cmp.w	r9, #0
 80089fa:	d10e      	bne.n	8008a1a <_scanf_float+0x1d2>
 80089fc:	6822      	ldr	r2, [r4, #0]
 80089fe:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008a02:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008a06:	d108      	bne.n	8008a1a <_scanf_float+0x1d2>
 8008a08:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a0c:	6022      	str	r2, [r4, #0]
 8008a0e:	f04f 0a01 	mov.w	sl, #1
 8008a12:	e7e2      	b.n	80089da <_scanf_float+0x192>
 8008a14:	f1ba 0f02 	cmp.w	sl, #2
 8008a18:	d055      	beq.n	8008ac6 <_scanf_float+0x27e>
 8008a1a:	2d01      	cmp	r5, #1
 8008a1c:	d002      	beq.n	8008a24 <_scanf_float+0x1dc>
 8008a1e:	2d04      	cmp	r5, #4
 8008a20:	f47f af44 	bne.w	80088ac <_scanf_float+0x64>
 8008a24:	3501      	adds	r5, #1
 8008a26:	b2ed      	uxtb	r5, r5
 8008a28:	e7d7      	b.n	80089da <_scanf_float+0x192>
 8008a2a:	f1ba 0f01 	cmp.w	sl, #1
 8008a2e:	f47f af3d 	bne.w	80088ac <_scanf_float+0x64>
 8008a32:	f04f 0a02 	mov.w	sl, #2
 8008a36:	e7d0      	b.n	80089da <_scanf_float+0x192>
 8008a38:	b97d      	cbnz	r5, 8008a5a <_scanf_float+0x212>
 8008a3a:	f1b9 0f00 	cmp.w	r9, #0
 8008a3e:	f47f af38 	bne.w	80088b2 <_scanf_float+0x6a>
 8008a42:	6822      	ldr	r2, [r4, #0]
 8008a44:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008a48:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008a4c:	f040 8108 	bne.w	8008c60 <_scanf_float+0x418>
 8008a50:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008a54:	6022      	str	r2, [r4, #0]
 8008a56:	2501      	movs	r5, #1
 8008a58:	e7bf      	b.n	80089da <_scanf_float+0x192>
 8008a5a:	2d03      	cmp	r5, #3
 8008a5c:	d0e2      	beq.n	8008a24 <_scanf_float+0x1dc>
 8008a5e:	2d05      	cmp	r5, #5
 8008a60:	e7de      	b.n	8008a20 <_scanf_float+0x1d8>
 8008a62:	2d02      	cmp	r5, #2
 8008a64:	f47f af22 	bne.w	80088ac <_scanf_float+0x64>
 8008a68:	2503      	movs	r5, #3
 8008a6a:	e7b6      	b.n	80089da <_scanf_float+0x192>
 8008a6c:	2d06      	cmp	r5, #6
 8008a6e:	f47f af1d 	bne.w	80088ac <_scanf_float+0x64>
 8008a72:	2507      	movs	r5, #7
 8008a74:	e7b1      	b.n	80089da <_scanf_float+0x192>
 8008a76:	6822      	ldr	r2, [r4, #0]
 8008a78:	0591      	lsls	r1, r2, #22
 8008a7a:	f57f af17 	bpl.w	80088ac <_scanf_float+0x64>
 8008a7e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008a82:	6022      	str	r2, [r4, #0]
 8008a84:	f8cd 9008 	str.w	r9, [sp, #8]
 8008a88:	e7a7      	b.n	80089da <_scanf_float+0x192>
 8008a8a:	6822      	ldr	r2, [r4, #0]
 8008a8c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008a90:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008a94:	d006      	beq.n	8008aa4 <_scanf_float+0x25c>
 8008a96:	0550      	lsls	r0, r2, #21
 8008a98:	f57f af08 	bpl.w	80088ac <_scanf_float+0x64>
 8008a9c:	f1b9 0f00 	cmp.w	r9, #0
 8008aa0:	f000 80de 	beq.w	8008c60 <_scanf_float+0x418>
 8008aa4:	0591      	lsls	r1, r2, #22
 8008aa6:	bf58      	it	pl
 8008aa8:	9902      	ldrpl	r1, [sp, #8]
 8008aaa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008aae:	bf58      	it	pl
 8008ab0:	eba9 0101 	subpl.w	r1, r9, r1
 8008ab4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008ab8:	bf58      	it	pl
 8008aba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008abe:	6022      	str	r2, [r4, #0]
 8008ac0:	f04f 0900 	mov.w	r9, #0
 8008ac4:	e789      	b.n	80089da <_scanf_float+0x192>
 8008ac6:	f04f 0a03 	mov.w	sl, #3
 8008aca:	e786      	b.n	80089da <_scanf_float+0x192>
 8008acc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008ad0:	4639      	mov	r1, r7
 8008ad2:	4640      	mov	r0, r8
 8008ad4:	4798      	blx	r3
 8008ad6:	2800      	cmp	r0, #0
 8008ad8:	f43f aedb 	beq.w	8008892 <_scanf_float+0x4a>
 8008adc:	e6e6      	b.n	80088ac <_scanf_float+0x64>
 8008ade:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ae2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ae6:	463a      	mov	r2, r7
 8008ae8:	4640      	mov	r0, r8
 8008aea:	4798      	blx	r3
 8008aec:	6923      	ldr	r3, [r4, #16]
 8008aee:	3b01      	subs	r3, #1
 8008af0:	6123      	str	r3, [r4, #16]
 8008af2:	e6e8      	b.n	80088c6 <_scanf_float+0x7e>
 8008af4:	1e6b      	subs	r3, r5, #1
 8008af6:	2b06      	cmp	r3, #6
 8008af8:	d824      	bhi.n	8008b44 <_scanf_float+0x2fc>
 8008afa:	2d02      	cmp	r5, #2
 8008afc:	d836      	bhi.n	8008b6c <_scanf_float+0x324>
 8008afe:	9b01      	ldr	r3, [sp, #4]
 8008b00:	429e      	cmp	r6, r3
 8008b02:	f67f aee4 	bls.w	80088ce <_scanf_float+0x86>
 8008b06:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b0a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b0e:	463a      	mov	r2, r7
 8008b10:	4640      	mov	r0, r8
 8008b12:	4798      	blx	r3
 8008b14:	6923      	ldr	r3, [r4, #16]
 8008b16:	3b01      	subs	r3, #1
 8008b18:	6123      	str	r3, [r4, #16]
 8008b1a:	e7f0      	b.n	8008afe <_scanf_float+0x2b6>
 8008b1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b20:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008b24:	463a      	mov	r2, r7
 8008b26:	4640      	mov	r0, r8
 8008b28:	4798      	blx	r3
 8008b2a:	6923      	ldr	r3, [r4, #16]
 8008b2c:	3b01      	subs	r3, #1
 8008b2e:	6123      	str	r3, [r4, #16]
 8008b30:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b34:	fa5f fa8a 	uxtb.w	sl, sl
 8008b38:	f1ba 0f02 	cmp.w	sl, #2
 8008b3c:	d1ee      	bne.n	8008b1c <_scanf_float+0x2d4>
 8008b3e:	3d03      	subs	r5, #3
 8008b40:	b2ed      	uxtb	r5, r5
 8008b42:	1b76      	subs	r6, r6, r5
 8008b44:	6823      	ldr	r3, [r4, #0]
 8008b46:	05da      	lsls	r2, r3, #23
 8008b48:	d530      	bpl.n	8008bac <_scanf_float+0x364>
 8008b4a:	055b      	lsls	r3, r3, #21
 8008b4c:	d511      	bpl.n	8008b72 <_scanf_float+0x32a>
 8008b4e:	9b01      	ldr	r3, [sp, #4]
 8008b50:	429e      	cmp	r6, r3
 8008b52:	f67f aebc 	bls.w	80088ce <_scanf_float+0x86>
 8008b56:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b5e:	463a      	mov	r2, r7
 8008b60:	4640      	mov	r0, r8
 8008b62:	4798      	blx	r3
 8008b64:	6923      	ldr	r3, [r4, #16]
 8008b66:	3b01      	subs	r3, #1
 8008b68:	6123      	str	r3, [r4, #16]
 8008b6a:	e7f0      	b.n	8008b4e <_scanf_float+0x306>
 8008b6c:	46aa      	mov	sl, r5
 8008b6e:	46b3      	mov	fp, r6
 8008b70:	e7de      	b.n	8008b30 <_scanf_float+0x2e8>
 8008b72:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b76:	6923      	ldr	r3, [r4, #16]
 8008b78:	2965      	cmp	r1, #101	@ 0x65
 8008b7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b7e:	f106 35ff 	add.w	r5, r6, #4294967295
 8008b82:	6123      	str	r3, [r4, #16]
 8008b84:	d00c      	beq.n	8008ba0 <_scanf_float+0x358>
 8008b86:	2945      	cmp	r1, #69	@ 0x45
 8008b88:	d00a      	beq.n	8008ba0 <_scanf_float+0x358>
 8008b8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008b8e:	463a      	mov	r2, r7
 8008b90:	4640      	mov	r0, r8
 8008b92:	4798      	blx	r3
 8008b94:	6923      	ldr	r3, [r4, #16]
 8008b96:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008b9a:	3b01      	subs	r3, #1
 8008b9c:	1eb5      	subs	r5, r6, #2
 8008b9e:	6123      	str	r3, [r4, #16]
 8008ba0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ba4:	463a      	mov	r2, r7
 8008ba6:	4640      	mov	r0, r8
 8008ba8:	4798      	blx	r3
 8008baa:	462e      	mov	r6, r5
 8008bac:	6822      	ldr	r2, [r4, #0]
 8008bae:	f012 0210 	ands.w	r2, r2, #16
 8008bb2:	d001      	beq.n	8008bb8 <_scanf_float+0x370>
 8008bb4:	2000      	movs	r0, #0
 8008bb6:	e68b      	b.n	80088d0 <_scanf_float+0x88>
 8008bb8:	7032      	strb	r2, [r6, #0]
 8008bba:	6823      	ldr	r3, [r4, #0]
 8008bbc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008bc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bc4:	d11c      	bne.n	8008c00 <_scanf_float+0x3b8>
 8008bc6:	9b02      	ldr	r3, [sp, #8]
 8008bc8:	454b      	cmp	r3, r9
 8008bca:	eba3 0209 	sub.w	r2, r3, r9
 8008bce:	d123      	bne.n	8008c18 <_scanf_float+0x3d0>
 8008bd0:	9901      	ldr	r1, [sp, #4]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	4640      	mov	r0, r8
 8008bd6:	f002 fc1f 	bl	800b418 <_strtod_r>
 8008bda:	9b03      	ldr	r3, [sp, #12]
 8008bdc:	6821      	ldr	r1, [r4, #0]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f011 0f02 	tst.w	r1, #2
 8008be4:	ec57 6b10 	vmov	r6, r7, d0
 8008be8:	f103 0204 	add.w	r2, r3, #4
 8008bec:	d01f      	beq.n	8008c2e <_scanf_float+0x3e6>
 8008bee:	9903      	ldr	r1, [sp, #12]
 8008bf0:	600a      	str	r2, [r1, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	e9c3 6700 	strd	r6, r7, [r3]
 8008bf8:	68e3      	ldr	r3, [r4, #12]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	60e3      	str	r3, [r4, #12]
 8008bfe:	e7d9      	b.n	8008bb4 <_scanf_float+0x36c>
 8008c00:	9b04      	ldr	r3, [sp, #16]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d0e4      	beq.n	8008bd0 <_scanf_float+0x388>
 8008c06:	9905      	ldr	r1, [sp, #20]
 8008c08:	230a      	movs	r3, #10
 8008c0a:	3101      	adds	r1, #1
 8008c0c:	4640      	mov	r0, r8
 8008c0e:	f002 fc83 	bl	800b518 <_strtol_r>
 8008c12:	9b04      	ldr	r3, [sp, #16]
 8008c14:	9e05      	ldr	r6, [sp, #20]
 8008c16:	1ac2      	subs	r2, r0, r3
 8008c18:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008c1c:	429e      	cmp	r6, r3
 8008c1e:	bf28      	it	cs
 8008c20:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008c24:	4910      	ldr	r1, [pc, #64]	@ (8008c68 <_scanf_float+0x420>)
 8008c26:	4630      	mov	r0, r6
 8008c28:	f000 f8e4 	bl	8008df4 <siprintf>
 8008c2c:	e7d0      	b.n	8008bd0 <_scanf_float+0x388>
 8008c2e:	f011 0f04 	tst.w	r1, #4
 8008c32:	9903      	ldr	r1, [sp, #12]
 8008c34:	600a      	str	r2, [r1, #0]
 8008c36:	d1dc      	bne.n	8008bf2 <_scanf_float+0x3aa>
 8008c38:	681d      	ldr	r5, [r3, #0]
 8008c3a:	4632      	mov	r2, r6
 8008c3c:	463b      	mov	r3, r7
 8008c3e:	4630      	mov	r0, r6
 8008c40:	4639      	mov	r1, r7
 8008c42:	f7f7 ff7b 	bl	8000b3c <__aeabi_dcmpun>
 8008c46:	b128      	cbz	r0, 8008c54 <_scanf_float+0x40c>
 8008c48:	4808      	ldr	r0, [pc, #32]	@ (8008c6c <_scanf_float+0x424>)
 8008c4a:	f000 f9df 	bl	800900c <nanf>
 8008c4e:	ed85 0a00 	vstr	s0, [r5]
 8008c52:	e7d1      	b.n	8008bf8 <_scanf_float+0x3b0>
 8008c54:	4630      	mov	r0, r6
 8008c56:	4639      	mov	r1, r7
 8008c58:	f7f7 ffce 	bl	8000bf8 <__aeabi_d2f>
 8008c5c:	6028      	str	r0, [r5, #0]
 8008c5e:	e7cb      	b.n	8008bf8 <_scanf_float+0x3b0>
 8008c60:	f04f 0900 	mov.w	r9, #0
 8008c64:	e629      	b.n	80088ba <_scanf_float+0x72>
 8008c66:	bf00      	nop
 8008c68:	0800de60 	.word	0x0800de60
 8008c6c:	0800e1f5 	.word	0x0800e1f5

08008c70 <std>:
 8008c70:	2300      	movs	r3, #0
 8008c72:	b510      	push	{r4, lr}
 8008c74:	4604      	mov	r4, r0
 8008c76:	e9c0 3300 	strd	r3, r3, [r0]
 8008c7a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c7e:	6083      	str	r3, [r0, #8]
 8008c80:	8181      	strh	r1, [r0, #12]
 8008c82:	6643      	str	r3, [r0, #100]	@ 0x64
 8008c84:	81c2      	strh	r2, [r0, #14]
 8008c86:	6183      	str	r3, [r0, #24]
 8008c88:	4619      	mov	r1, r3
 8008c8a:	2208      	movs	r2, #8
 8008c8c:	305c      	adds	r0, #92	@ 0x5c
 8008c8e:	f000 f92e 	bl	8008eee <memset>
 8008c92:	4b0d      	ldr	r3, [pc, #52]	@ (8008cc8 <std+0x58>)
 8008c94:	6263      	str	r3, [r4, #36]	@ 0x24
 8008c96:	4b0d      	ldr	r3, [pc, #52]	@ (8008ccc <std+0x5c>)
 8008c98:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008c9a:	4b0d      	ldr	r3, [pc, #52]	@ (8008cd0 <std+0x60>)
 8008c9c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8008cd4 <std+0x64>)
 8008ca0:	6323      	str	r3, [r4, #48]	@ 0x30
 8008ca2:	4b0d      	ldr	r3, [pc, #52]	@ (8008cd8 <std+0x68>)
 8008ca4:	6224      	str	r4, [r4, #32]
 8008ca6:	429c      	cmp	r4, r3
 8008ca8:	d006      	beq.n	8008cb8 <std+0x48>
 8008caa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008cae:	4294      	cmp	r4, r2
 8008cb0:	d002      	beq.n	8008cb8 <std+0x48>
 8008cb2:	33d0      	adds	r3, #208	@ 0xd0
 8008cb4:	429c      	cmp	r4, r3
 8008cb6:	d105      	bne.n	8008cc4 <std+0x54>
 8008cb8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cc0:	f000 b992 	b.w	8008fe8 <__retarget_lock_init_recursive>
 8008cc4:	bd10      	pop	{r4, pc}
 8008cc6:	bf00      	nop
 8008cc8:	08008e35 	.word	0x08008e35
 8008ccc:	08008e57 	.word	0x08008e57
 8008cd0:	08008e8f 	.word	0x08008e8f
 8008cd4:	08008eb3 	.word	0x08008eb3
 8008cd8:	20000c1c 	.word	0x20000c1c

08008cdc <stdio_exit_handler>:
 8008cdc:	4a02      	ldr	r2, [pc, #8]	@ (8008ce8 <stdio_exit_handler+0xc>)
 8008cde:	4903      	ldr	r1, [pc, #12]	@ (8008cec <stdio_exit_handler+0x10>)
 8008ce0:	4803      	ldr	r0, [pc, #12]	@ (8008cf0 <stdio_exit_handler+0x14>)
 8008ce2:	f000 b869 	b.w	8008db8 <_fwalk_sglue>
 8008ce6:	bf00      	nop
 8008ce8:	20000098 	.word	0x20000098
 8008cec:	0800b8d5 	.word	0x0800b8d5
 8008cf0:	200000a8 	.word	0x200000a8

08008cf4 <cleanup_stdio>:
 8008cf4:	6841      	ldr	r1, [r0, #4]
 8008cf6:	4b0c      	ldr	r3, [pc, #48]	@ (8008d28 <cleanup_stdio+0x34>)
 8008cf8:	4299      	cmp	r1, r3
 8008cfa:	b510      	push	{r4, lr}
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	d001      	beq.n	8008d04 <cleanup_stdio+0x10>
 8008d00:	f002 fde8 	bl	800b8d4 <_fflush_r>
 8008d04:	68a1      	ldr	r1, [r4, #8]
 8008d06:	4b09      	ldr	r3, [pc, #36]	@ (8008d2c <cleanup_stdio+0x38>)
 8008d08:	4299      	cmp	r1, r3
 8008d0a:	d002      	beq.n	8008d12 <cleanup_stdio+0x1e>
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	f002 fde1 	bl	800b8d4 <_fflush_r>
 8008d12:	68e1      	ldr	r1, [r4, #12]
 8008d14:	4b06      	ldr	r3, [pc, #24]	@ (8008d30 <cleanup_stdio+0x3c>)
 8008d16:	4299      	cmp	r1, r3
 8008d18:	d004      	beq.n	8008d24 <cleanup_stdio+0x30>
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d20:	f002 bdd8 	b.w	800b8d4 <_fflush_r>
 8008d24:	bd10      	pop	{r4, pc}
 8008d26:	bf00      	nop
 8008d28:	20000c1c 	.word	0x20000c1c
 8008d2c:	20000c84 	.word	0x20000c84
 8008d30:	20000cec 	.word	0x20000cec

08008d34 <global_stdio_init.part.0>:
 8008d34:	b510      	push	{r4, lr}
 8008d36:	4b0b      	ldr	r3, [pc, #44]	@ (8008d64 <global_stdio_init.part.0+0x30>)
 8008d38:	4c0b      	ldr	r4, [pc, #44]	@ (8008d68 <global_stdio_init.part.0+0x34>)
 8008d3a:	4a0c      	ldr	r2, [pc, #48]	@ (8008d6c <global_stdio_init.part.0+0x38>)
 8008d3c:	601a      	str	r2, [r3, #0]
 8008d3e:	4620      	mov	r0, r4
 8008d40:	2200      	movs	r2, #0
 8008d42:	2104      	movs	r1, #4
 8008d44:	f7ff ff94 	bl	8008c70 <std>
 8008d48:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008d4c:	2201      	movs	r2, #1
 8008d4e:	2109      	movs	r1, #9
 8008d50:	f7ff ff8e 	bl	8008c70 <std>
 8008d54:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008d58:	2202      	movs	r2, #2
 8008d5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d5e:	2112      	movs	r1, #18
 8008d60:	f7ff bf86 	b.w	8008c70 <std>
 8008d64:	20000d54 	.word	0x20000d54
 8008d68:	20000c1c 	.word	0x20000c1c
 8008d6c:	08008cdd 	.word	0x08008cdd

08008d70 <__sfp_lock_acquire>:
 8008d70:	4801      	ldr	r0, [pc, #4]	@ (8008d78 <__sfp_lock_acquire+0x8>)
 8008d72:	f000 b93a 	b.w	8008fea <__retarget_lock_acquire_recursive>
 8008d76:	bf00      	nop
 8008d78:	20000d5d 	.word	0x20000d5d

08008d7c <__sfp_lock_release>:
 8008d7c:	4801      	ldr	r0, [pc, #4]	@ (8008d84 <__sfp_lock_release+0x8>)
 8008d7e:	f000 b935 	b.w	8008fec <__retarget_lock_release_recursive>
 8008d82:	bf00      	nop
 8008d84:	20000d5d 	.word	0x20000d5d

08008d88 <__sinit>:
 8008d88:	b510      	push	{r4, lr}
 8008d8a:	4604      	mov	r4, r0
 8008d8c:	f7ff fff0 	bl	8008d70 <__sfp_lock_acquire>
 8008d90:	6a23      	ldr	r3, [r4, #32]
 8008d92:	b11b      	cbz	r3, 8008d9c <__sinit+0x14>
 8008d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d98:	f7ff bff0 	b.w	8008d7c <__sfp_lock_release>
 8008d9c:	4b04      	ldr	r3, [pc, #16]	@ (8008db0 <__sinit+0x28>)
 8008d9e:	6223      	str	r3, [r4, #32]
 8008da0:	4b04      	ldr	r3, [pc, #16]	@ (8008db4 <__sinit+0x2c>)
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d1f5      	bne.n	8008d94 <__sinit+0xc>
 8008da8:	f7ff ffc4 	bl	8008d34 <global_stdio_init.part.0>
 8008dac:	e7f2      	b.n	8008d94 <__sinit+0xc>
 8008dae:	bf00      	nop
 8008db0:	08008cf5 	.word	0x08008cf5
 8008db4:	20000d54 	.word	0x20000d54

08008db8 <_fwalk_sglue>:
 8008db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dbc:	4607      	mov	r7, r0
 8008dbe:	4688      	mov	r8, r1
 8008dc0:	4614      	mov	r4, r2
 8008dc2:	2600      	movs	r6, #0
 8008dc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008dc8:	f1b9 0901 	subs.w	r9, r9, #1
 8008dcc:	d505      	bpl.n	8008dda <_fwalk_sglue+0x22>
 8008dce:	6824      	ldr	r4, [r4, #0]
 8008dd0:	2c00      	cmp	r4, #0
 8008dd2:	d1f7      	bne.n	8008dc4 <_fwalk_sglue+0xc>
 8008dd4:	4630      	mov	r0, r6
 8008dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dda:	89ab      	ldrh	r3, [r5, #12]
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d907      	bls.n	8008df0 <_fwalk_sglue+0x38>
 8008de0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008de4:	3301      	adds	r3, #1
 8008de6:	d003      	beq.n	8008df0 <_fwalk_sglue+0x38>
 8008de8:	4629      	mov	r1, r5
 8008dea:	4638      	mov	r0, r7
 8008dec:	47c0      	blx	r8
 8008dee:	4306      	orrs	r6, r0
 8008df0:	3568      	adds	r5, #104	@ 0x68
 8008df2:	e7e9      	b.n	8008dc8 <_fwalk_sglue+0x10>

08008df4 <siprintf>:
 8008df4:	b40e      	push	{r1, r2, r3}
 8008df6:	b500      	push	{lr}
 8008df8:	b09c      	sub	sp, #112	@ 0x70
 8008dfa:	ab1d      	add	r3, sp, #116	@ 0x74
 8008dfc:	9002      	str	r0, [sp, #8]
 8008dfe:	9006      	str	r0, [sp, #24]
 8008e00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008e04:	4809      	ldr	r0, [pc, #36]	@ (8008e2c <siprintf+0x38>)
 8008e06:	9107      	str	r1, [sp, #28]
 8008e08:	9104      	str	r1, [sp, #16]
 8008e0a:	4909      	ldr	r1, [pc, #36]	@ (8008e30 <siprintf+0x3c>)
 8008e0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e10:	9105      	str	r1, [sp, #20]
 8008e12:	6800      	ldr	r0, [r0, #0]
 8008e14:	9301      	str	r3, [sp, #4]
 8008e16:	a902      	add	r1, sp, #8
 8008e18:	f002 fbdc 	bl	800b5d4 <_svfiprintf_r>
 8008e1c:	9b02      	ldr	r3, [sp, #8]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	701a      	strb	r2, [r3, #0]
 8008e22:	b01c      	add	sp, #112	@ 0x70
 8008e24:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e28:	b003      	add	sp, #12
 8008e2a:	4770      	bx	lr
 8008e2c:	200000a4 	.word	0x200000a4
 8008e30:	ffff0208 	.word	0xffff0208

08008e34 <__sread>:
 8008e34:	b510      	push	{r4, lr}
 8008e36:	460c      	mov	r4, r1
 8008e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e3c:	f000 f886 	bl	8008f4c <_read_r>
 8008e40:	2800      	cmp	r0, #0
 8008e42:	bfab      	itete	ge
 8008e44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e46:	89a3      	ldrhlt	r3, [r4, #12]
 8008e48:	181b      	addge	r3, r3, r0
 8008e4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008e4e:	bfac      	ite	ge
 8008e50:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008e52:	81a3      	strhlt	r3, [r4, #12]
 8008e54:	bd10      	pop	{r4, pc}

08008e56 <__swrite>:
 8008e56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e5a:	461f      	mov	r7, r3
 8008e5c:	898b      	ldrh	r3, [r1, #12]
 8008e5e:	05db      	lsls	r3, r3, #23
 8008e60:	4605      	mov	r5, r0
 8008e62:	460c      	mov	r4, r1
 8008e64:	4616      	mov	r6, r2
 8008e66:	d505      	bpl.n	8008e74 <__swrite+0x1e>
 8008e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e6c:	2302      	movs	r3, #2
 8008e6e:	2200      	movs	r2, #0
 8008e70:	f000 f85a 	bl	8008f28 <_lseek_r>
 8008e74:	89a3      	ldrh	r3, [r4, #12]
 8008e76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e7e:	81a3      	strh	r3, [r4, #12]
 8008e80:	4632      	mov	r2, r6
 8008e82:	463b      	mov	r3, r7
 8008e84:	4628      	mov	r0, r5
 8008e86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e8a:	f000 b871 	b.w	8008f70 <_write_r>

08008e8e <__sseek>:
 8008e8e:	b510      	push	{r4, lr}
 8008e90:	460c      	mov	r4, r1
 8008e92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e96:	f000 f847 	bl	8008f28 <_lseek_r>
 8008e9a:	1c43      	adds	r3, r0, #1
 8008e9c:	89a3      	ldrh	r3, [r4, #12]
 8008e9e:	bf15      	itete	ne
 8008ea0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008ea2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008ea6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008eaa:	81a3      	strheq	r3, [r4, #12]
 8008eac:	bf18      	it	ne
 8008eae:	81a3      	strhne	r3, [r4, #12]
 8008eb0:	bd10      	pop	{r4, pc}

08008eb2 <__sclose>:
 8008eb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eb6:	f000 b827 	b.w	8008f08 <_close_r>

08008eba <memmove>:
 8008eba:	4288      	cmp	r0, r1
 8008ebc:	b510      	push	{r4, lr}
 8008ebe:	eb01 0402 	add.w	r4, r1, r2
 8008ec2:	d902      	bls.n	8008eca <memmove+0x10>
 8008ec4:	4284      	cmp	r4, r0
 8008ec6:	4623      	mov	r3, r4
 8008ec8:	d807      	bhi.n	8008eda <memmove+0x20>
 8008eca:	1e43      	subs	r3, r0, #1
 8008ecc:	42a1      	cmp	r1, r4
 8008ece:	d008      	beq.n	8008ee2 <memmove+0x28>
 8008ed0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ed4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ed8:	e7f8      	b.n	8008ecc <memmove+0x12>
 8008eda:	4402      	add	r2, r0
 8008edc:	4601      	mov	r1, r0
 8008ede:	428a      	cmp	r2, r1
 8008ee0:	d100      	bne.n	8008ee4 <memmove+0x2a>
 8008ee2:	bd10      	pop	{r4, pc}
 8008ee4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008ee8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008eec:	e7f7      	b.n	8008ede <memmove+0x24>

08008eee <memset>:
 8008eee:	4402      	add	r2, r0
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d100      	bne.n	8008ef8 <memset+0xa>
 8008ef6:	4770      	bx	lr
 8008ef8:	f803 1b01 	strb.w	r1, [r3], #1
 8008efc:	e7f9      	b.n	8008ef2 <memset+0x4>
	...

08008f00 <_localeconv_r>:
 8008f00:	4800      	ldr	r0, [pc, #0]	@ (8008f04 <_localeconv_r+0x4>)
 8008f02:	4770      	bx	lr
 8008f04:	200001e4 	.word	0x200001e4

08008f08 <_close_r>:
 8008f08:	b538      	push	{r3, r4, r5, lr}
 8008f0a:	4d06      	ldr	r5, [pc, #24]	@ (8008f24 <_close_r+0x1c>)
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	4604      	mov	r4, r0
 8008f10:	4608      	mov	r0, r1
 8008f12:	602b      	str	r3, [r5, #0]
 8008f14:	f7fa fc90 	bl	8003838 <_close>
 8008f18:	1c43      	adds	r3, r0, #1
 8008f1a:	d102      	bne.n	8008f22 <_close_r+0x1a>
 8008f1c:	682b      	ldr	r3, [r5, #0]
 8008f1e:	b103      	cbz	r3, 8008f22 <_close_r+0x1a>
 8008f20:	6023      	str	r3, [r4, #0]
 8008f22:	bd38      	pop	{r3, r4, r5, pc}
 8008f24:	20000d58 	.word	0x20000d58

08008f28 <_lseek_r>:
 8008f28:	b538      	push	{r3, r4, r5, lr}
 8008f2a:	4d07      	ldr	r5, [pc, #28]	@ (8008f48 <_lseek_r+0x20>)
 8008f2c:	4604      	mov	r4, r0
 8008f2e:	4608      	mov	r0, r1
 8008f30:	4611      	mov	r1, r2
 8008f32:	2200      	movs	r2, #0
 8008f34:	602a      	str	r2, [r5, #0]
 8008f36:	461a      	mov	r2, r3
 8008f38:	f7fa fca5 	bl	8003886 <_lseek>
 8008f3c:	1c43      	adds	r3, r0, #1
 8008f3e:	d102      	bne.n	8008f46 <_lseek_r+0x1e>
 8008f40:	682b      	ldr	r3, [r5, #0]
 8008f42:	b103      	cbz	r3, 8008f46 <_lseek_r+0x1e>
 8008f44:	6023      	str	r3, [r4, #0]
 8008f46:	bd38      	pop	{r3, r4, r5, pc}
 8008f48:	20000d58 	.word	0x20000d58

08008f4c <_read_r>:
 8008f4c:	b538      	push	{r3, r4, r5, lr}
 8008f4e:	4d07      	ldr	r5, [pc, #28]	@ (8008f6c <_read_r+0x20>)
 8008f50:	4604      	mov	r4, r0
 8008f52:	4608      	mov	r0, r1
 8008f54:	4611      	mov	r1, r2
 8008f56:	2200      	movs	r2, #0
 8008f58:	602a      	str	r2, [r5, #0]
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	f7fa fc33 	bl	80037c6 <_read>
 8008f60:	1c43      	adds	r3, r0, #1
 8008f62:	d102      	bne.n	8008f6a <_read_r+0x1e>
 8008f64:	682b      	ldr	r3, [r5, #0]
 8008f66:	b103      	cbz	r3, 8008f6a <_read_r+0x1e>
 8008f68:	6023      	str	r3, [r4, #0]
 8008f6a:	bd38      	pop	{r3, r4, r5, pc}
 8008f6c:	20000d58 	.word	0x20000d58

08008f70 <_write_r>:
 8008f70:	b538      	push	{r3, r4, r5, lr}
 8008f72:	4d07      	ldr	r5, [pc, #28]	@ (8008f90 <_write_r+0x20>)
 8008f74:	4604      	mov	r4, r0
 8008f76:	4608      	mov	r0, r1
 8008f78:	4611      	mov	r1, r2
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	602a      	str	r2, [r5, #0]
 8008f7e:	461a      	mov	r2, r3
 8008f80:	f7fa fc3e 	bl	8003800 <_write>
 8008f84:	1c43      	adds	r3, r0, #1
 8008f86:	d102      	bne.n	8008f8e <_write_r+0x1e>
 8008f88:	682b      	ldr	r3, [r5, #0]
 8008f8a:	b103      	cbz	r3, 8008f8e <_write_r+0x1e>
 8008f8c:	6023      	str	r3, [r4, #0]
 8008f8e:	bd38      	pop	{r3, r4, r5, pc}
 8008f90:	20000d58 	.word	0x20000d58

08008f94 <__errno>:
 8008f94:	4b01      	ldr	r3, [pc, #4]	@ (8008f9c <__errno+0x8>)
 8008f96:	6818      	ldr	r0, [r3, #0]
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	200000a4 	.word	0x200000a4

08008fa0 <__libc_init_array>:
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	4d0d      	ldr	r5, [pc, #52]	@ (8008fd8 <__libc_init_array+0x38>)
 8008fa4:	4c0d      	ldr	r4, [pc, #52]	@ (8008fdc <__libc_init_array+0x3c>)
 8008fa6:	1b64      	subs	r4, r4, r5
 8008fa8:	10a4      	asrs	r4, r4, #2
 8008faa:	2600      	movs	r6, #0
 8008fac:	42a6      	cmp	r6, r4
 8008fae:	d109      	bne.n	8008fc4 <__libc_init_array+0x24>
 8008fb0:	4d0b      	ldr	r5, [pc, #44]	@ (8008fe0 <__libc_init_array+0x40>)
 8008fb2:	4c0c      	ldr	r4, [pc, #48]	@ (8008fe4 <__libc_init_array+0x44>)
 8008fb4:	f003 fc8e 	bl	800c8d4 <_init>
 8008fb8:	1b64      	subs	r4, r4, r5
 8008fba:	10a4      	asrs	r4, r4, #2
 8008fbc:	2600      	movs	r6, #0
 8008fbe:	42a6      	cmp	r6, r4
 8008fc0:	d105      	bne.n	8008fce <__libc_init_array+0x2e>
 8008fc2:	bd70      	pop	{r4, r5, r6, pc}
 8008fc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fc8:	4798      	blx	r3
 8008fca:	3601      	adds	r6, #1
 8008fcc:	e7ee      	b.n	8008fac <__libc_init_array+0xc>
 8008fce:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fd2:	4798      	blx	r3
 8008fd4:	3601      	adds	r6, #1
 8008fd6:	e7f2      	b.n	8008fbe <__libc_init_array+0x1e>
 8008fd8:	0800e270 	.word	0x0800e270
 8008fdc:	0800e270 	.word	0x0800e270
 8008fe0:	0800e270 	.word	0x0800e270
 8008fe4:	0800e274 	.word	0x0800e274

08008fe8 <__retarget_lock_init_recursive>:
 8008fe8:	4770      	bx	lr

08008fea <__retarget_lock_acquire_recursive>:
 8008fea:	4770      	bx	lr

08008fec <__retarget_lock_release_recursive>:
 8008fec:	4770      	bx	lr

08008fee <memcpy>:
 8008fee:	440a      	add	r2, r1
 8008ff0:	4291      	cmp	r1, r2
 8008ff2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ff6:	d100      	bne.n	8008ffa <memcpy+0xc>
 8008ff8:	4770      	bx	lr
 8008ffa:	b510      	push	{r4, lr}
 8008ffc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009000:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009004:	4291      	cmp	r1, r2
 8009006:	d1f9      	bne.n	8008ffc <memcpy+0xe>
 8009008:	bd10      	pop	{r4, pc}
	...

0800900c <nanf>:
 800900c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009014 <nanf+0x8>
 8009010:	4770      	bx	lr
 8009012:	bf00      	nop
 8009014:	7fc00000 	.word	0x7fc00000

08009018 <quorem>:
 8009018:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800901c:	6903      	ldr	r3, [r0, #16]
 800901e:	690c      	ldr	r4, [r1, #16]
 8009020:	42a3      	cmp	r3, r4
 8009022:	4607      	mov	r7, r0
 8009024:	db7e      	blt.n	8009124 <quorem+0x10c>
 8009026:	3c01      	subs	r4, #1
 8009028:	f101 0814 	add.w	r8, r1, #20
 800902c:	00a3      	lsls	r3, r4, #2
 800902e:	f100 0514 	add.w	r5, r0, #20
 8009032:	9300      	str	r3, [sp, #0]
 8009034:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009038:	9301      	str	r3, [sp, #4]
 800903a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800903e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009042:	3301      	adds	r3, #1
 8009044:	429a      	cmp	r2, r3
 8009046:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800904a:	fbb2 f6f3 	udiv	r6, r2, r3
 800904e:	d32e      	bcc.n	80090ae <quorem+0x96>
 8009050:	f04f 0a00 	mov.w	sl, #0
 8009054:	46c4      	mov	ip, r8
 8009056:	46ae      	mov	lr, r5
 8009058:	46d3      	mov	fp, sl
 800905a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800905e:	b298      	uxth	r0, r3
 8009060:	fb06 a000 	mla	r0, r6, r0, sl
 8009064:	0c02      	lsrs	r2, r0, #16
 8009066:	0c1b      	lsrs	r3, r3, #16
 8009068:	fb06 2303 	mla	r3, r6, r3, r2
 800906c:	f8de 2000 	ldr.w	r2, [lr]
 8009070:	b280      	uxth	r0, r0
 8009072:	b292      	uxth	r2, r2
 8009074:	1a12      	subs	r2, r2, r0
 8009076:	445a      	add	r2, fp
 8009078:	f8de 0000 	ldr.w	r0, [lr]
 800907c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009080:	b29b      	uxth	r3, r3
 8009082:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009086:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800908a:	b292      	uxth	r2, r2
 800908c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009090:	45e1      	cmp	r9, ip
 8009092:	f84e 2b04 	str.w	r2, [lr], #4
 8009096:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800909a:	d2de      	bcs.n	800905a <quorem+0x42>
 800909c:	9b00      	ldr	r3, [sp, #0]
 800909e:	58eb      	ldr	r3, [r5, r3]
 80090a0:	b92b      	cbnz	r3, 80090ae <quorem+0x96>
 80090a2:	9b01      	ldr	r3, [sp, #4]
 80090a4:	3b04      	subs	r3, #4
 80090a6:	429d      	cmp	r5, r3
 80090a8:	461a      	mov	r2, r3
 80090aa:	d32f      	bcc.n	800910c <quorem+0xf4>
 80090ac:	613c      	str	r4, [r7, #16]
 80090ae:	4638      	mov	r0, r7
 80090b0:	f001 f9c2 	bl	800a438 <__mcmp>
 80090b4:	2800      	cmp	r0, #0
 80090b6:	db25      	blt.n	8009104 <quorem+0xec>
 80090b8:	4629      	mov	r1, r5
 80090ba:	2000      	movs	r0, #0
 80090bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80090c0:	f8d1 c000 	ldr.w	ip, [r1]
 80090c4:	fa1f fe82 	uxth.w	lr, r2
 80090c8:	fa1f f38c 	uxth.w	r3, ip
 80090cc:	eba3 030e 	sub.w	r3, r3, lr
 80090d0:	4403      	add	r3, r0
 80090d2:	0c12      	lsrs	r2, r2, #16
 80090d4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80090d8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80090dc:	b29b      	uxth	r3, r3
 80090de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80090e2:	45c1      	cmp	r9, r8
 80090e4:	f841 3b04 	str.w	r3, [r1], #4
 80090e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80090ec:	d2e6      	bcs.n	80090bc <quorem+0xa4>
 80090ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80090f6:	b922      	cbnz	r2, 8009102 <quorem+0xea>
 80090f8:	3b04      	subs	r3, #4
 80090fa:	429d      	cmp	r5, r3
 80090fc:	461a      	mov	r2, r3
 80090fe:	d30b      	bcc.n	8009118 <quorem+0x100>
 8009100:	613c      	str	r4, [r7, #16]
 8009102:	3601      	adds	r6, #1
 8009104:	4630      	mov	r0, r6
 8009106:	b003      	add	sp, #12
 8009108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800910c:	6812      	ldr	r2, [r2, #0]
 800910e:	3b04      	subs	r3, #4
 8009110:	2a00      	cmp	r2, #0
 8009112:	d1cb      	bne.n	80090ac <quorem+0x94>
 8009114:	3c01      	subs	r4, #1
 8009116:	e7c6      	b.n	80090a6 <quorem+0x8e>
 8009118:	6812      	ldr	r2, [r2, #0]
 800911a:	3b04      	subs	r3, #4
 800911c:	2a00      	cmp	r2, #0
 800911e:	d1ef      	bne.n	8009100 <quorem+0xe8>
 8009120:	3c01      	subs	r4, #1
 8009122:	e7ea      	b.n	80090fa <quorem+0xe2>
 8009124:	2000      	movs	r0, #0
 8009126:	e7ee      	b.n	8009106 <quorem+0xee>

08009128 <_dtoa_r>:
 8009128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800912c:	69c7      	ldr	r7, [r0, #28]
 800912e:	b099      	sub	sp, #100	@ 0x64
 8009130:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009134:	ec55 4b10 	vmov	r4, r5, d0
 8009138:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800913a:	9109      	str	r1, [sp, #36]	@ 0x24
 800913c:	4683      	mov	fp, r0
 800913e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009140:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009142:	b97f      	cbnz	r7, 8009164 <_dtoa_r+0x3c>
 8009144:	2010      	movs	r0, #16
 8009146:	f000 fdfd 	bl	8009d44 <malloc>
 800914a:	4602      	mov	r2, r0
 800914c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009150:	b920      	cbnz	r0, 800915c <_dtoa_r+0x34>
 8009152:	4ba7      	ldr	r3, [pc, #668]	@ (80093f0 <_dtoa_r+0x2c8>)
 8009154:	21ef      	movs	r1, #239	@ 0xef
 8009156:	48a7      	ldr	r0, [pc, #668]	@ (80093f4 <_dtoa_r+0x2cc>)
 8009158:	f002 fc0e 	bl	800b978 <__assert_func>
 800915c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009160:	6007      	str	r7, [r0, #0]
 8009162:	60c7      	str	r7, [r0, #12]
 8009164:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009168:	6819      	ldr	r1, [r3, #0]
 800916a:	b159      	cbz	r1, 8009184 <_dtoa_r+0x5c>
 800916c:	685a      	ldr	r2, [r3, #4]
 800916e:	604a      	str	r2, [r1, #4]
 8009170:	2301      	movs	r3, #1
 8009172:	4093      	lsls	r3, r2
 8009174:	608b      	str	r3, [r1, #8]
 8009176:	4658      	mov	r0, fp
 8009178:	f000 feda 	bl	8009f30 <_Bfree>
 800917c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009180:	2200      	movs	r2, #0
 8009182:	601a      	str	r2, [r3, #0]
 8009184:	1e2b      	subs	r3, r5, #0
 8009186:	bfb9      	ittee	lt
 8009188:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800918c:	9303      	strlt	r3, [sp, #12]
 800918e:	2300      	movge	r3, #0
 8009190:	6033      	strge	r3, [r6, #0]
 8009192:	9f03      	ldr	r7, [sp, #12]
 8009194:	4b98      	ldr	r3, [pc, #608]	@ (80093f8 <_dtoa_r+0x2d0>)
 8009196:	bfbc      	itt	lt
 8009198:	2201      	movlt	r2, #1
 800919a:	6032      	strlt	r2, [r6, #0]
 800919c:	43bb      	bics	r3, r7
 800919e:	d112      	bne.n	80091c6 <_dtoa_r+0x9e>
 80091a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80091a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80091a6:	6013      	str	r3, [r2, #0]
 80091a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091ac:	4323      	orrs	r3, r4
 80091ae:	f000 854d 	beq.w	8009c4c <_dtoa_r+0xb24>
 80091b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80091b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800940c <_dtoa_r+0x2e4>
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	f000 854f 	beq.w	8009c5c <_dtoa_r+0xb34>
 80091be:	f10a 0303 	add.w	r3, sl, #3
 80091c2:	f000 bd49 	b.w	8009c58 <_dtoa_r+0xb30>
 80091c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80091ca:	2200      	movs	r2, #0
 80091cc:	ec51 0b17 	vmov	r0, r1, d7
 80091d0:	2300      	movs	r3, #0
 80091d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80091d6:	f7f7 fc7f 	bl	8000ad8 <__aeabi_dcmpeq>
 80091da:	4680      	mov	r8, r0
 80091dc:	b158      	cbz	r0, 80091f6 <_dtoa_r+0xce>
 80091de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80091e0:	2301      	movs	r3, #1
 80091e2:	6013      	str	r3, [r2, #0]
 80091e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80091e6:	b113      	cbz	r3, 80091ee <_dtoa_r+0xc6>
 80091e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80091ea:	4b84      	ldr	r3, [pc, #528]	@ (80093fc <_dtoa_r+0x2d4>)
 80091ec:	6013      	str	r3, [r2, #0]
 80091ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009410 <_dtoa_r+0x2e8>
 80091f2:	f000 bd33 	b.w	8009c5c <_dtoa_r+0xb34>
 80091f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80091fa:	aa16      	add	r2, sp, #88	@ 0x58
 80091fc:	a917      	add	r1, sp, #92	@ 0x5c
 80091fe:	4658      	mov	r0, fp
 8009200:	f001 fa3a 	bl	800a678 <__d2b>
 8009204:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009208:	4681      	mov	r9, r0
 800920a:	2e00      	cmp	r6, #0
 800920c:	d077      	beq.n	80092fe <_dtoa_r+0x1d6>
 800920e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009210:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009214:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009218:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800921c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009220:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009224:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009228:	4619      	mov	r1, r3
 800922a:	2200      	movs	r2, #0
 800922c:	4b74      	ldr	r3, [pc, #464]	@ (8009400 <_dtoa_r+0x2d8>)
 800922e:	f7f7 f833 	bl	8000298 <__aeabi_dsub>
 8009232:	a369      	add	r3, pc, #420	@ (adr r3, 80093d8 <_dtoa_r+0x2b0>)
 8009234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009238:	f7f7 f9e6 	bl	8000608 <__aeabi_dmul>
 800923c:	a368      	add	r3, pc, #416	@ (adr r3, 80093e0 <_dtoa_r+0x2b8>)
 800923e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009242:	f7f7 f82b 	bl	800029c <__adddf3>
 8009246:	4604      	mov	r4, r0
 8009248:	4630      	mov	r0, r6
 800924a:	460d      	mov	r5, r1
 800924c:	f7f7 f972 	bl	8000534 <__aeabi_i2d>
 8009250:	a365      	add	r3, pc, #404	@ (adr r3, 80093e8 <_dtoa_r+0x2c0>)
 8009252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009256:	f7f7 f9d7 	bl	8000608 <__aeabi_dmul>
 800925a:	4602      	mov	r2, r0
 800925c:	460b      	mov	r3, r1
 800925e:	4620      	mov	r0, r4
 8009260:	4629      	mov	r1, r5
 8009262:	f7f7 f81b 	bl	800029c <__adddf3>
 8009266:	4604      	mov	r4, r0
 8009268:	460d      	mov	r5, r1
 800926a:	f7f7 fc7d 	bl	8000b68 <__aeabi_d2iz>
 800926e:	2200      	movs	r2, #0
 8009270:	4607      	mov	r7, r0
 8009272:	2300      	movs	r3, #0
 8009274:	4620      	mov	r0, r4
 8009276:	4629      	mov	r1, r5
 8009278:	f7f7 fc38 	bl	8000aec <__aeabi_dcmplt>
 800927c:	b140      	cbz	r0, 8009290 <_dtoa_r+0x168>
 800927e:	4638      	mov	r0, r7
 8009280:	f7f7 f958 	bl	8000534 <__aeabi_i2d>
 8009284:	4622      	mov	r2, r4
 8009286:	462b      	mov	r3, r5
 8009288:	f7f7 fc26 	bl	8000ad8 <__aeabi_dcmpeq>
 800928c:	b900      	cbnz	r0, 8009290 <_dtoa_r+0x168>
 800928e:	3f01      	subs	r7, #1
 8009290:	2f16      	cmp	r7, #22
 8009292:	d851      	bhi.n	8009338 <_dtoa_r+0x210>
 8009294:	4b5b      	ldr	r3, [pc, #364]	@ (8009404 <_dtoa_r+0x2dc>)
 8009296:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800929a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800929e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80092a2:	f7f7 fc23 	bl	8000aec <__aeabi_dcmplt>
 80092a6:	2800      	cmp	r0, #0
 80092a8:	d048      	beq.n	800933c <_dtoa_r+0x214>
 80092aa:	3f01      	subs	r7, #1
 80092ac:	2300      	movs	r3, #0
 80092ae:	9312      	str	r3, [sp, #72]	@ 0x48
 80092b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80092b2:	1b9b      	subs	r3, r3, r6
 80092b4:	1e5a      	subs	r2, r3, #1
 80092b6:	bf44      	itt	mi
 80092b8:	f1c3 0801 	rsbmi	r8, r3, #1
 80092bc:	2300      	movmi	r3, #0
 80092be:	9208      	str	r2, [sp, #32]
 80092c0:	bf54      	ite	pl
 80092c2:	f04f 0800 	movpl.w	r8, #0
 80092c6:	9308      	strmi	r3, [sp, #32]
 80092c8:	2f00      	cmp	r7, #0
 80092ca:	db39      	blt.n	8009340 <_dtoa_r+0x218>
 80092cc:	9b08      	ldr	r3, [sp, #32]
 80092ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 80092d0:	443b      	add	r3, r7
 80092d2:	9308      	str	r3, [sp, #32]
 80092d4:	2300      	movs	r3, #0
 80092d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80092d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092da:	2b09      	cmp	r3, #9
 80092dc:	d864      	bhi.n	80093a8 <_dtoa_r+0x280>
 80092de:	2b05      	cmp	r3, #5
 80092e0:	bfc4      	itt	gt
 80092e2:	3b04      	subgt	r3, #4
 80092e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80092e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092e8:	f1a3 0302 	sub.w	r3, r3, #2
 80092ec:	bfcc      	ite	gt
 80092ee:	2400      	movgt	r4, #0
 80092f0:	2401      	movle	r4, #1
 80092f2:	2b03      	cmp	r3, #3
 80092f4:	d863      	bhi.n	80093be <_dtoa_r+0x296>
 80092f6:	e8df f003 	tbb	[pc, r3]
 80092fa:	372a      	.short	0x372a
 80092fc:	5535      	.short	0x5535
 80092fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009302:	441e      	add	r6, r3
 8009304:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009308:	2b20      	cmp	r3, #32
 800930a:	bfc1      	itttt	gt
 800930c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009310:	409f      	lslgt	r7, r3
 8009312:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009316:	fa24 f303 	lsrgt.w	r3, r4, r3
 800931a:	bfd6      	itet	le
 800931c:	f1c3 0320 	rsble	r3, r3, #32
 8009320:	ea47 0003 	orrgt.w	r0, r7, r3
 8009324:	fa04 f003 	lslle.w	r0, r4, r3
 8009328:	f7f7 f8f4 	bl	8000514 <__aeabi_ui2d>
 800932c:	2201      	movs	r2, #1
 800932e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009332:	3e01      	subs	r6, #1
 8009334:	9214      	str	r2, [sp, #80]	@ 0x50
 8009336:	e777      	b.n	8009228 <_dtoa_r+0x100>
 8009338:	2301      	movs	r3, #1
 800933a:	e7b8      	b.n	80092ae <_dtoa_r+0x186>
 800933c:	9012      	str	r0, [sp, #72]	@ 0x48
 800933e:	e7b7      	b.n	80092b0 <_dtoa_r+0x188>
 8009340:	427b      	negs	r3, r7
 8009342:	930a      	str	r3, [sp, #40]	@ 0x28
 8009344:	2300      	movs	r3, #0
 8009346:	eba8 0807 	sub.w	r8, r8, r7
 800934a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800934c:	e7c4      	b.n	80092d8 <_dtoa_r+0x1b0>
 800934e:	2300      	movs	r3, #0
 8009350:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009352:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009354:	2b00      	cmp	r3, #0
 8009356:	dc35      	bgt.n	80093c4 <_dtoa_r+0x29c>
 8009358:	2301      	movs	r3, #1
 800935a:	9300      	str	r3, [sp, #0]
 800935c:	9307      	str	r3, [sp, #28]
 800935e:	461a      	mov	r2, r3
 8009360:	920e      	str	r2, [sp, #56]	@ 0x38
 8009362:	e00b      	b.n	800937c <_dtoa_r+0x254>
 8009364:	2301      	movs	r3, #1
 8009366:	e7f3      	b.n	8009350 <_dtoa_r+0x228>
 8009368:	2300      	movs	r3, #0
 800936a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800936c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800936e:	18fb      	adds	r3, r7, r3
 8009370:	9300      	str	r3, [sp, #0]
 8009372:	3301      	adds	r3, #1
 8009374:	2b01      	cmp	r3, #1
 8009376:	9307      	str	r3, [sp, #28]
 8009378:	bfb8      	it	lt
 800937a:	2301      	movlt	r3, #1
 800937c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009380:	2100      	movs	r1, #0
 8009382:	2204      	movs	r2, #4
 8009384:	f102 0514 	add.w	r5, r2, #20
 8009388:	429d      	cmp	r5, r3
 800938a:	d91f      	bls.n	80093cc <_dtoa_r+0x2a4>
 800938c:	6041      	str	r1, [r0, #4]
 800938e:	4658      	mov	r0, fp
 8009390:	f000 fd8e 	bl	8009eb0 <_Balloc>
 8009394:	4682      	mov	sl, r0
 8009396:	2800      	cmp	r0, #0
 8009398:	d13c      	bne.n	8009414 <_dtoa_r+0x2ec>
 800939a:	4b1b      	ldr	r3, [pc, #108]	@ (8009408 <_dtoa_r+0x2e0>)
 800939c:	4602      	mov	r2, r0
 800939e:	f240 11af 	movw	r1, #431	@ 0x1af
 80093a2:	e6d8      	b.n	8009156 <_dtoa_r+0x2e>
 80093a4:	2301      	movs	r3, #1
 80093a6:	e7e0      	b.n	800936a <_dtoa_r+0x242>
 80093a8:	2401      	movs	r4, #1
 80093aa:	2300      	movs	r3, #0
 80093ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80093ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 80093b0:	f04f 33ff 	mov.w	r3, #4294967295
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	9307      	str	r3, [sp, #28]
 80093b8:	2200      	movs	r2, #0
 80093ba:	2312      	movs	r3, #18
 80093bc:	e7d0      	b.n	8009360 <_dtoa_r+0x238>
 80093be:	2301      	movs	r3, #1
 80093c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80093c2:	e7f5      	b.n	80093b0 <_dtoa_r+0x288>
 80093c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093c6:	9300      	str	r3, [sp, #0]
 80093c8:	9307      	str	r3, [sp, #28]
 80093ca:	e7d7      	b.n	800937c <_dtoa_r+0x254>
 80093cc:	3101      	adds	r1, #1
 80093ce:	0052      	lsls	r2, r2, #1
 80093d0:	e7d8      	b.n	8009384 <_dtoa_r+0x25c>
 80093d2:	bf00      	nop
 80093d4:	f3af 8000 	nop.w
 80093d8:	636f4361 	.word	0x636f4361
 80093dc:	3fd287a7 	.word	0x3fd287a7
 80093e0:	8b60c8b3 	.word	0x8b60c8b3
 80093e4:	3fc68a28 	.word	0x3fc68a28
 80093e8:	509f79fb 	.word	0x509f79fb
 80093ec:	3fd34413 	.word	0x3fd34413
 80093f0:	0800de72 	.word	0x0800de72
 80093f4:	0800de89 	.word	0x0800de89
 80093f8:	7ff00000 	.word	0x7ff00000
 80093fc:	0800de3d 	.word	0x0800de3d
 8009400:	3ff80000 	.word	0x3ff80000
 8009404:	0800df80 	.word	0x0800df80
 8009408:	0800dee1 	.word	0x0800dee1
 800940c:	0800de6e 	.word	0x0800de6e
 8009410:	0800de3c 	.word	0x0800de3c
 8009414:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009418:	6018      	str	r0, [r3, #0]
 800941a:	9b07      	ldr	r3, [sp, #28]
 800941c:	2b0e      	cmp	r3, #14
 800941e:	f200 80a4 	bhi.w	800956a <_dtoa_r+0x442>
 8009422:	2c00      	cmp	r4, #0
 8009424:	f000 80a1 	beq.w	800956a <_dtoa_r+0x442>
 8009428:	2f00      	cmp	r7, #0
 800942a:	dd33      	ble.n	8009494 <_dtoa_r+0x36c>
 800942c:	4bad      	ldr	r3, [pc, #692]	@ (80096e4 <_dtoa_r+0x5bc>)
 800942e:	f007 020f 	and.w	r2, r7, #15
 8009432:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009436:	ed93 7b00 	vldr	d7, [r3]
 800943a:	05f8      	lsls	r0, r7, #23
 800943c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009440:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009444:	d516      	bpl.n	8009474 <_dtoa_r+0x34c>
 8009446:	4ba8      	ldr	r3, [pc, #672]	@ (80096e8 <_dtoa_r+0x5c0>)
 8009448:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800944c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009450:	f7f7 fa04 	bl	800085c <__aeabi_ddiv>
 8009454:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009458:	f004 040f 	and.w	r4, r4, #15
 800945c:	2603      	movs	r6, #3
 800945e:	4da2      	ldr	r5, [pc, #648]	@ (80096e8 <_dtoa_r+0x5c0>)
 8009460:	b954      	cbnz	r4, 8009478 <_dtoa_r+0x350>
 8009462:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009466:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800946a:	f7f7 f9f7 	bl	800085c <__aeabi_ddiv>
 800946e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009472:	e028      	b.n	80094c6 <_dtoa_r+0x39e>
 8009474:	2602      	movs	r6, #2
 8009476:	e7f2      	b.n	800945e <_dtoa_r+0x336>
 8009478:	07e1      	lsls	r1, r4, #31
 800947a:	d508      	bpl.n	800948e <_dtoa_r+0x366>
 800947c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009480:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009484:	f7f7 f8c0 	bl	8000608 <__aeabi_dmul>
 8009488:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800948c:	3601      	adds	r6, #1
 800948e:	1064      	asrs	r4, r4, #1
 8009490:	3508      	adds	r5, #8
 8009492:	e7e5      	b.n	8009460 <_dtoa_r+0x338>
 8009494:	f000 80d2 	beq.w	800963c <_dtoa_r+0x514>
 8009498:	427c      	negs	r4, r7
 800949a:	4b92      	ldr	r3, [pc, #584]	@ (80096e4 <_dtoa_r+0x5bc>)
 800949c:	4d92      	ldr	r5, [pc, #584]	@ (80096e8 <_dtoa_r+0x5c0>)
 800949e:	f004 020f 	and.w	r2, r4, #15
 80094a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80094ae:	f7f7 f8ab 	bl	8000608 <__aeabi_dmul>
 80094b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80094b6:	1124      	asrs	r4, r4, #4
 80094b8:	2300      	movs	r3, #0
 80094ba:	2602      	movs	r6, #2
 80094bc:	2c00      	cmp	r4, #0
 80094be:	f040 80b2 	bne.w	8009626 <_dtoa_r+0x4fe>
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d1d3      	bne.n	800946e <_dtoa_r+0x346>
 80094c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80094c8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	f000 80b7 	beq.w	8009640 <_dtoa_r+0x518>
 80094d2:	4b86      	ldr	r3, [pc, #536]	@ (80096ec <_dtoa_r+0x5c4>)
 80094d4:	2200      	movs	r2, #0
 80094d6:	4620      	mov	r0, r4
 80094d8:	4629      	mov	r1, r5
 80094da:	f7f7 fb07 	bl	8000aec <__aeabi_dcmplt>
 80094de:	2800      	cmp	r0, #0
 80094e0:	f000 80ae 	beq.w	8009640 <_dtoa_r+0x518>
 80094e4:	9b07      	ldr	r3, [sp, #28]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	f000 80aa 	beq.w	8009640 <_dtoa_r+0x518>
 80094ec:	9b00      	ldr	r3, [sp, #0]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	dd37      	ble.n	8009562 <_dtoa_r+0x43a>
 80094f2:	1e7b      	subs	r3, r7, #1
 80094f4:	9304      	str	r3, [sp, #16]
 80094f6:	4620      	mov	r0, r4
 80094f8:	4b7d      	ldr	r3, [pc, #500]	@ (80096f0 <_dtoa_r+0x5c8>)
 80094fa:	2200      	movs	r2, #0
 80094fc:	4629      	mov	r1, r5
 80094fe:	f7f7 f883 	bl	8000608 <__aeabi_dmul>
 8009502:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009506:	9c00      	ldr	r4, [sp, #0]
 8009508:	3601      	adds	r6, #1
 800950a:	4630      	mov	r0, r6
 800950c:	f7f7 f812 	bl	8000534 <__aeabi_i2d>
 8009510:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009514:	f7f7 f878 	bl	8000608 <__aeabi_dmul>
 8009518:	4b76      	ldr	r3, [pc, #472]	@ (80096f4 <_dtoa_r+0x5cc>)
 800951a:	2200      	movs	r2, #0
 800951c:	f7f6 febe 	bl	800029c <__adddf3>
 8009520:	4605      	mov	r5, r0
 8009522:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009526:	2c00      	cmp	r4, #0
 8009528:	f040 808d 	bne.w	8009646 <_dtoa_r+0x51e>
 800952c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009530:	4b71      	ldr	r3, [pc, #452]	@ (80096f8 <_dtoa_r+0x5d0>)
 8009532:	2200      	movs	r2, #0
 8009534:	f7f6 feb0 	bl	8000298 <__aeabi_dsub>
 8009538:	4602      	mov	r2, r0
 800953a:	460b      	mov	r3, r1
 800953c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009540:	462a      	mov	r2, r5
 8009542:	4633      	mov	r3, r6
 8009544:	f7f7 faf0 	bl	8000b28 <__aeabi_dcmpgt>
 8009548:	2800      	cmp	r0, #0
 800954a:	f040 828b 	bne.w	8009a64 <_dtoa_r+0x93c>
 800954e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009552:	462a      	mov	r2, r5
 8009554:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009558:	f7f7 fac8 	bl	8000aec <__aeabi_dcmplt>
 800955c:	2800      	cmp	r0, #0
 800955e:	f040 8128 	bne.w	80097b2 <_dtoa_r+0x68a>
 8009562:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009566:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800956a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800956c:	2b00      	cmp	r3, #0
 800956e:	f2c0 815a 	blt.w	8009826 <_dtoa_r+0x6fe>
 8009572:	2f0e      	cmp	r7, #14
 8009574:	f300 8157 	bgt.w	8009826 <_dtoa_r+0x6fe>
 8009578:	4b5a      	ldr	r3, [pc, #360]	@ (80096e4 <_dtoa_r+0x5bc>)
 800957a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800957e:	ed93 7b00 	vldr	d7, [r3]
 8009582:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009584:	2b00      	cmp	r3, #0
 8009586:	ed8d 7b00 	vstr	d7, [sp]
 800958a:	da03      	bge.n	8009594 <_dtoa_r+0x46c>
 800958c:	9b07      	ldr	r3, [sp, #28]
 800958e:	2b00      	cmp	r3, #0
 8009590:	f340 8101 	ble.w	8009796 <_dtoa_r+0x66e>
 8009594:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009598:	4656      	mov	r6, sl
 800959a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800959e:	4620      	mov	r0, r4
 80095a0:	4629      	mov	r1, r5
 80095a2:	f7f7 f95b 	bl	800085c <__aeabi_ddiv>
 80095a6:	f7f7 fadf 	bl	8000b68 <__aeabi_d2iz>
 80095aa:	4680      	mov	r8, r0
 80095ac:	f7f6 ffc2 	bl	8000534 <__aeabi_i2d>
 80095b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095b4:	f7f7 f828 	bl	8000608 <__aeabi_dmul>
 80095b8:	4602      	mov	r2, r0
 80095ba:	460b      	mov	r3, r1
 80095bc:	4620      	mov	r0, r4
 80095be:	4629      	mov	r1, r5
 80095c0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80095c4:	f7f6 fe68 	bl	8000298 <__aeabi_dsub>
 80095c8:	f806 4b01 	strb.w	r4, [r6], #1
 80095cc:	9d07      	ldr	r5, [sp, #28]
 80095ce:	eba6 040a 	sub.w	r4, r6, sl
 80095d2:	42a5      	cmp	r5, r4
 80095d4:	4602      	mov	r2, r0
 80095d6:	460b      	mov	r3, r1
 80095d8:	f040 8117 	bne.w	800980a <_dtoa_r+0x6e2>
 80095dc:	f7f6 fe5e 	bl	800029c <__adddf3>
 80095e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095e4:	4604      	mov	r4, r0
 80095e6:	460d      	mov	r5, r1
 80095e8:	f7f7 fa9e 	bl	8000b28 <__aeabi_dcmpgt>
 80095ec:	2800      	cmp	r0, #0
 80095ee:	f040 80f9 	bne.w	80097e4 <_dtoa_r+0x6bc>
 80095f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80095f6:	4620      	mov	r0, r4
 80095f8:	4629      	mov	r1, r5
 80095fa:	f7f7 fa6d 	bl	8000ad8 <__aeabi_dcmpeq>
 80095fe:	b118      	cbz	r0, 8009608 <_dtoa_r+0x4e0>
 8009600:	f018 0f01 	tst.w	r8, #1
 8009604:	f040 80ee 	bne.w	80097e4 <_dtoa_r+0x6bc>
 8009608:	4649      	mov	r1, r9
 800960a:	4658      	mov	r0, fp
 800960c:	f000 fc90 	bl	8009f30 <_Bfree>
 8009610:	2300      	movs	r3, #0
 8009612:	7033      	strb	r3, [r6, #0]
 8009614:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009616:	3701      	adds	r7, #1
 8009618:	601f      	str	r7, [r3, #0]
 800961a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800961c:	2b00      	cmp	r3, #0
 800961e:	f000 831d 	beq.w	8009c5c <_dtoa_r+0xb34>
 8009622:	601e      	str	r6, [r3, #0]
 8009624:	e31a      	b.n	8009c5c <_dtoa_r+0xb34>
 8009626:	07e2      	lsls	r2, r4, #31
 8009628:	d505      	bpl.n	8009636 <_dtoa_r+0x50e>
 800962a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800962e:	f7f6 ffeb 	bl	8000608 <__aeabi_dmul>
 8009632:	3601      	adds	r6, #1
 8009634:	2301      	movs	r3, #1
 8009636:	1064      	asrs	r4, r4, #1
 8009638:	3508      	adds	r5, #8
 800963a:	e73f      	b.n	80094bc <_dtoa_r+0x394>
 800963c:	2602      	movs	r6, #2
 800963e:	e742      	b.n	80094c6 <_dtoa_r+0x39e>
 8009640:	9c07      	ldr	r4, [sp, #28]
 8009642:	9704      	str	r7, [sp, #16]
 8009644:	e761      	b.n	800950a <_dtoa_r+0x3e2>
 8009646:	4b27      	ldr	r3, [pc, #156]	@ (80096e4 <_dtoa_r+0x5bc>)
 8009648:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800964a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800964e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009652:	4454      	add	r4, sl
 8009654:	2900      	cmp	r1, #0
 8009656:	d053      	beq.n	8009700 <_dtoa_r+0x5d8>
 8009658:	4928      	ldr	r1, [pc, #160]	@ (80096fc <_dtoa_r+0x5d4>)
 800965a:	2000      	movs	r0, #0
 800965c:	f7f7 f8fe 	bl	800085c <__aeabi_ddiv>
 8009660:	4633      	mov	r3, r6
 8009662:	462a      	mov	r2, r5
 8009664:	f7f6 fe18 	bl	8000298 <__aeabi_dsub>
 8009668:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800966c:	4656      	mov	r6, sl
 800966e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009672:	f7f7 fa79 	bl	8000b68 <__aeabi_d2iz>
 8009676:	4605      	mov	r5, r0
 8009678:	f7f6 ff5c 	bl	8000534 <__aeabi_i2d>
 800967c:	4602      	mov	r2, r0
 800967e:	460b      	mov	r3, r1
 8009680:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009684:	f7f6 fe08 	bl	8000298 <__aeabi_dsub>
 8009688:	3530      	adds	r5, #48	@ 0x30
 800968a:	4602      	mov	r2, r0
 800968c:	460b      	mov	r3, r1
 800968e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009692:	f806 5b01 	strb.w	r5, [r6], #1
 8009696:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800969a:	f7f7 fa27 	bl	8000aec <__aeabi_dcmplt>
 800969e:	2800      	cmp	r0, #0
 80096a0:	d171      	bne.n	8009786 <_dtoa_r+0x65e>
 80096a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80096a6:	4911      	ldr	r1, [pc, #68]	@ (80096ec <_dtoa_r+0x5c4>)
 80096a8:	2000      	movs	r0, #0
 80096aa:	f7f6 fdf5 	bl	8000298 <__aeabi_dsub>
 80096ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80096b2:	f7f7 fa1b 	bl	8000aec <__aeabi_dcmplt>
 80096b6:	2800      	cmp	r0, #0
 80096b8:	f040 8095 	bne.w	80097e6 <_dtoa_r+0x6be>
 80096bc:	42a6      	cmp	r6, r4
 80096be:	f43f af50 	beq.w	8009562 <_dtoa_r+0x43a>
 80096c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80096c6:	4b0a      	ldr	r3, [pc, #40]	@ (80096f0 <_dtoa_r+0x5c8>)
 80096c8:	2200      	movs	r2, #0
 80096ca:	f7f6 ff9d 	bl	8000608 <__aeabi_dmul>
 80096ce:	4b08      	ldr	r3, [pc, #32]	@ (80096f0 <_dtoa_r+0x5c8>)
 80096d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80096d4:	2200      	movs	r2, #0
 80096d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096da:	f7f6 ff95 	bl	8000608 <__aeabi_dmul>
 80096de:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096e2:	e7c4      	b.n	800966e <_dtoa_r+0x546>
 80096e4:	0800df80 	.word	0x0800df80
 80096e8:	0800df58 	.word	0x0800df58
 80096ec:	3ff00000 	.word	0x3ff00000
 80096f0:	40240000 	.word	0x40240000
 80096f4:	401c0000 	.word	0x401c0000
 80096f8:	40140000 	.word	0x40140000
 80096fc:	3fe00000 	.word	0x3fe00000
 8009700:	4631      	mov	r1, r6
 8009702:	4628      	mov	r0, r5
 8009704:	f7f6 ff80 	bl	8000608 <__aeabi_dmul>
 8009708:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800970c:	9415      	str	r4, [sp, #84]	@ 0x54
 800970e:	4656      	mov	r6, sl
 8009710:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009714:	f7f7 fa28 	bl	8000b68 <__aeabi_d2iz>
 8009718:	4605      	mov	r5, r0
 800971a:	f7f6 ff0b 	bl	8000534 <__aeabi_i2d>
 800971e:	4602      	mov	r2, r0
 8009720:	460b      	mov	r3, r1
 8009722:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009726:	f7f6 fdb7 	bl	8000298 <__aeabi_dsub>
 800972a:	3530      	adds	r5, #48	@ 0x30
 800972c:	f806 5b01 	strb.w	r5, [r6], #1
 8009730:	4602      	mov	r2, r0
 8009732:	460b      	mov	r3, r1
 8009734:	42a6      	cmp	r6, r4
 8009736:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800973a:	f04f 0200 	mov.w	r2, #0
 800973e:	d124      	bne.n	800978a <_dtoa_r+0x662>
 8009740:	4bac      	ldr	r3, [pc, #688]	@ (80099f4 <_dtoa_r+0x8cc>)
 8009742:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009746:	f7f6 fda9 	bl	800029c <__adddf3>
 800974a:	4602      	mov	r2, r0
 800974c:	460b      	mov	r3, r1
 800974e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009752:	f7f7 f9e9 	bl	8000b28 <__aeabi_dcmpgt>
 8009756:	2800      	cmp	r0, #0
 8009758:	d145      	bne.n	80097e6 <_dtoa_r+0x6be>
 800975a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800975e:	49a5      	ldr	r1, [pc, #660]	@ (80099f4 <_dtoa_r+0x8cc>)
 8009760:	2000      	movs	r0, #0
 8009762:	f7f6 fd99 	bl	8000298 <__aeabi_dsub>
 8009766:	4602      	mov	r2, r0
 8009768:	460b      	mov	r3, r1
 800976a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800976e:	f7f7 f9bd 	bl	8000aec <__aeabi_dcmplt>
 8009772:	2800      	cmp	r0, #0
 8009774:	f43f aef5 	beq.w	8009562 <_dtoa_r+0x43a>
 8009778:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800977a:	1e73      	subs	r3, r6, #1
 800977c:	9315      	str	r3, [sp, #84]	@ 0x54
 800977e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009782:	2b30      	cmp	r3, #48	@ 0x30
 8009784:	d0f8      	beq.n	8009778 <_dtoa_r+0x650>
 8009786:	9f04      	ldr	r7, [sp, #16]
 8009788:	e73e      	b.n	8009608 <_dtoa_r+0x4e0>
 800978a:	4b9b      	ldr	r3, [pc, #620]	@ (80099f8 <_dtoa_r+0x8d0>)
 800978c:	f7f6 ff3c 	bl	8000608 <__aeabi_dmul>
 8009790:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009794:	e7bc      	b.n	8009710 <_dtoa_r+0x5e8>
 8009796:	d10c      	bne.n	80097b2 <_dtoa_r+0x68a>
 8009798:	4b98      	ldr	r3, [pc, #608]	@ (80099fc <_dtoa_r+0x8d4>)
 800979a:	2200      	movs	r2, #0
 800979c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80097a0:	f7f6 ff32 	bl	8000608 <__aeabi_dmul>
 80097a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80097a8:	f7f7 f9b4 	bl	8000b14 <__aeabi_dcmpge>
 80097ac:	2800      	cmp	r0, #0
 80097ae:	f000 8157 	beq.w	8009a60 <_dtoa_r+0x938>
 80097b2:	2400      	movs	r4, #0
 80097b4:	4625      	mov	r5, r4
 80097b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097b8:	43db      	mvns	r3, r3
 80097ba:	9304      	str	r3, [sp, #16]
 80097bc:	4656      	mov	r6, sl
 80097be:	2700      	movs	r7, #0
 80097c0:	4621      	mov	r1, r4
 80097c2:	4658      	mov	r0, fp
 80097c4:	f000 fbb4 	bl	8009f30 <_Bfree>
 80097c8:	2d00      	cmp	r5, #0
 80097ca:	d0dc      	beq.n	8009786 <_dtoa_r+0x65e>
 80097cc:	b12f      	cbz	r7, 80097da <_dtoa_r+0x6b2>
 80097ce:	42af      	cmp	r7, r5
 80097d0:	d003      	beq.n	80097da <_dtoa_r+0x6b2>
 80097d2:	4639      	mov	r1, r7
 80097d4:	4658      	mov	r0, fp
 80097d6:	f000 fbab 	bl	8009f30 <_Bfree>
 80097da:	4629      	mov	r1, r5
 80097dc:	4658      	mov	r0, fp
 80097de:	f000 fba7 	bl	8009f30 <_Bfree>
 80097e2:	e7d0      	b.n	8009786 <_dtoa_r+0x65e>
 80097e4:	9704      	str	r7, [sp, #16]
 80097e6:	4633      	mov	r3, r6
 80097e8:	461e      	mov	r6, r3
 80097ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097ee:	2a39      	cmp	r2, #57	@ 0x39
 80097f0:	d107      	bne.n	8009802 <_dtoa_r+0x6da>
 80097f2:	459a      	cmp	sl, r3
 80097f4:	d1f8      	bne.n	80097e8 <_dtoa_r+0x6c0>
 80097f6:	9a04      	ldr	r2, [sp, #16]
 80097f8:	3201      	adds	r2, #1
 80097fa:	9204      	str	r2, [sp, #16]
 80097fc:	2230      	movs	r2, #48	@ 0x30
 80097fe:	f88a 2000 	strb.w	r2, [sl]
 8009802:	781a      	ldrb	r2, [r3, #0]
 8009804:	3201      	adds	r2, #1
 8009806:	701a      	strb	r2, [r3, #0]
 8009808:	e7bd      	b.n	8009786 <_dtoa_r+0x65e>
 800980a:	4b7b      	ldr	r3, [pc, #492]	@ (80099f8 <_dtoa_r+0x8d0>)
 800980c:	2200      	movs	r2, #0
 800980e:	f7f6 fefb 	bl	8000608 <__aeabi_dmul>
 8009812:	2200      	movs	r2, #0
 8009814:	2300      	movs	r3, #0
 8009816:	4604      	mov	r4, r0
 8009818:	460d      	mov	r5, r1
 800981a:	f7f7 f95d 	bl	8000ad8 <__aeabi_dcmpeq>
 800981e:	2800      	cmp	r0, #0
 8009820:	f43f aebb 	beq.w	800959a <_dtoa_r+0x472>
 8009824:	e6f0      	b.n	8009608 <_dtoa_r+0x4e0>
 8009826:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009828:	2a00      	cmp	r2, #0
 800982a:	f000 80db 	beq.w	80099e4 <_dtoa_r+0x8bc>
 800982e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009830:	2a01      	cmp	r2, #1
 8009832:	f300 80bf 	bgt.w	80099b4 <_dtoa_r+0x88c>
 8009836:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009838:	2a00      	cmp	r2, #0
 800983a:	f000 80b7 	beq.w	80099ac <_dtoa_r+0x884>
 800983e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009842:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009844:	4646      	mov	r6, r8
 8009846:	9a08      	ldr	r2, [sp, #32]
 8009848:	2101      	movs	r1, #1
 800984a:	441a      	add	r2, r3
 800984c:	4658      	mov	r0, fp
 800984e:	4498      	add	r8, r3
 8009850:	9208      	str	r2, [sp, #32]
 8009852:	f000 fc6b 	bl	800a12c <__i2b>
 8009856:	4605      	mov	r5, r0
 8009858:	b15e      	cbz	r6, 8009872 <_dtoa_r+0x74a>
 800985a:	9b08      	ldr	r3, [sp, #32]
 800985c:	2b00      	cmp	r3, #0
 800985e:	dd08      	ble.n	8009872 <_dtoa_r+0x74a>
 8009860:	42b3      	cmp	r3, r6
 8009862:	9a08      	ldr	r2, [sp, #32]
 8009864:	bfa8      	it	ge
 8009866:	4633      	movge	r3, r6
 8009868:	eba8 0803 	sub.w	r8, r8, r3
 800986c:	1af6      	subs	r6, r6, r3
 800986e:	1ad3      	subs	r3, r2, r3
 8009870:	9308      	str	r3, [sp, #32]
 8009872:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009874:	b1f3      	cbz	r3, 80098b4 <_dtoa_r+0x78c>
 8009876:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009878:	2b00      	cmp	r3, #0
 800987a:	f000 80b7 	beq.w	80099ec <_dtoa_r+0x8c4>
 800987e:	b18c      	cbz	r4, 80098a4 <_dtoa_r+0x77c>
 8009880:	4629      	mov	r1, r5
 8009882:	4622      	mov	r2, r4
 8009884:	4658      	mov	r0, fp
 8009886:	f000 fd11 	bl	800a2ac <__pow5mult>
 800988a:	464a      	mov	r2, r9
 800988c:	4601      	mov	r1, r0
 800988e:	4605      	mov	r5, r0
 8009890:	4658      	mov	r0, fp
 8009892:	f000 fc61 	bl	800a158 <__multiply>
 8009896:	4649      	mov	r1, r9
 8009898:	9004      	str	r0, [sp, #16]
 800989a:	4658      	mov	r0, fp
 800989c:	f000 fb48 	bl	8009f30 <_Bfree>
 80098a0:	9b04      	ldr	r3, [sp, #16]
 80098a2:	4699      	mov	r9, r3
 80098a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098a6:	1b1a      	subs	r2, r3, r4
 80098a8:	d004      	beq.n	80098b4 <_dtoa_r+0x78c>
 80098aa:	4649      	mov	r1, r9
 80098ac:	4658      	mov	r0, fp
 80098ae:	f000 fcfd 	bl	800a2ac <__pow5mult>
 80098b2:	4681      	mov	r9, r0
 80098b4:	2101      	movs	r1, #1
 80098b6:	4658      	mov	r0, fp
 80098b8:	f000 fc38 	bl	800a12c <__i2b>
 80098bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098be:	4604      	mov	r4, r0
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	f000 81cf 	beq.w	8009c64 <_dtoa_r+0xb3c>
 80098c6:	461a      	mov	r2, r3
 80098c8:	4601      	mov	r1, r0
 80098ca:	4658      	mov	r0, fp
 80098cc:	f000 fcee 	bl	800a2ac <__pow5mult>
 80098d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	4604      	mov	r4, r0
 80098d6:	f300 8095 	bgt.w	8009a04 <_dtoa_r+0x8dc>
 80098da:	9b02      	ldr	r3, [sp, #8]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	f040 8087 	bne.w	80099f0 <_dtoa_r+0x8c8>
 80098e2:	9b03      	ldr	r3, [sp, #12]
 80098e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	f040 8089 	bne.w	8009a00 <_dtoa_r+0x8d8>
 80098ee:	9b03      	ldr	r3, [sp, #12]
 80098f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80098f4:	0d1b      	lsrs	r3, r3, #20
 80098f6:	051b      	lsls	r3, r3, #20
 80098f8:	b12b      	cbz	r3, 8009906 <_dtoa_r+0x7de>
 80098fa:	9b08      	ldr	r3, [sp, #32]
 80098fc:	3301      	adds	r3, #1
 80098fe:	9308      	str	r3, [sp, #32]
 8009900:	f108 0801 	add.w	r8, r8, #1
 8009904:	2301      	movs	r3, #1
 8009906:	930a      	str	r3, [sp, #40]	@ 0x28
 8009908:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800990a:	2b00      	cmp	r3, #0
 800990c:	f000 81b0 	beq.w	8009c70 <_dtoa_r+0xb48>
 8009910:	6923      	ldr	r3, [r4, #16]
 8009912:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009916:	6918      	ldr	r0, [r3, #16]
 8009918:	f000 fbbc 	bl	800a094 <__hi0bits>
 800991c:	f1c0 0020 	rsb	r0, r0, #32
 8009920:	9b08      	ldr	r3, [sp, #32]
 8009922:	4418      	add	r0, r3
 8009924:	f010 001f 	ands.w	r0, r0, #31
 8009928:	d077      	beq.n	8009a1a <_dtoa_r+0x8f2>
 800992a:	f1c0 0320 	rsb	r3, r0, #32
 800992e:	2b04      	cmp	r3, #4
 8009930:	dd6b      	ble.n	8009a0a <_dtoa_r+0x8e2>
 8009932:	9b08      	ldr	r3, [sp, #32]
 8009934:	f1c0 001c 	rsb	r0, r0, #28
 8009938:	4403      	add	r3, r0
 800993a:	4480      	add	r8, r0
 800993c:	4406      	add	r6, r0
 800993e:	9308      	str	r3, [sp, #32]
 8009940:	f1b8 0f00 	cmp.w	r8, #0
 8009944:	dd05      	ble.n	8009952 <_dtoa_r+0x82a>
 8009946:	4649      	mov	r1, r9
 8009948:	4642      	mov	r2, r8
 800994a:	4658      	mov	r0, fp
 800994c:	f000 fd08 	bl	800a360 <__lshift>
 8009950:	4681      	mov	r9, r0
 8009952:	9b08      	ldr	r3, [sp, #32]
 8009954:	2b00      	cmp	r3, #0
 8009956:	dd05      	ble.n	8009964 <_dtoa_r+0x83c>
 8009958:	4621      	mov	r1, r4
 800995a:	461a      	mov	r2, r3
 800995c:	4658      	mov	r0, fp
 800995e:	f000 fcff 	bl	800a360 <__lshift>
 8009962:	4604      	mov	r4, r0
 8009964:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009966:	2b00      	cmp	r3, #0
 8009968:	d059      	beq.n	8009a1e <_dtoa_r+0x8f6>
 800996a:	4621      	mov	r1, r4
 800996c:	4648      	mov	r0, r9
 800996e:	f000 fd63 	bl	800a438 <__mcmp>
 8009972:	2800      	cmp	r0, #0
 8009974:	da53      	bge.n	8009a1e <_dtoa_r+0x8f6>
 8009976:	1e7b      	subs	r3, r7, #1
 8009978:	9304      	str	r3, [sp, #16]
 800997a:	4649      	mov	r1, r9
 800997c:	2300      	movs	r3, #0
 800997e:	220a      	movs	r2, #10
 8009980:	4658      	mov	r0, fp
 8009982:	f000 faf7 	bl	8009f74 <__multadd>
 8009986:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009988:	4681      	mov	r9, r0
 800998a:	2b00      	cmp	r3, #0
 800998c:	f000 8172 	beq.w	8009c74 <_dtoa_r+0xb4c>
 8009990:	2300      	movs	r3, #0
 8009992:	4629      	mov	r1, r5
 8009994:	220a      	movs	r2, #10
 8009996:	4658      	mov	r0, fp
 8009998:	f000 faec 	bl	8009f74 <__multadd>
 800999c:	9b00      	ldr	r3, [sp, #0]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	4605      	mov	r5, r0
 80099a2:	dc67      	bgt.n	8009a74 <_dtoa_r+0x94c>
 80099a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099a6:	2b02      	cmp	r3, #2
 80099a8:	dc41      	bgt.n	8009a2e <_dtoa_r+0x906>
 80099aa:	e063      	b.n	8009a74 <_dtoa_r+0x94c>
 80099ac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80099ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80099b2:	e746      	b.n	8009842 <_dtoa_r+0x71a>
 80099b4:	9b07      	ldr	r3, [sp, #28]
 80099b6:	1e5c      	subs	r4, r3, #1
 80099b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099ba:	42a3      	cmp	r3, r4
 80099bc:	bfbf      	itttt	lt
 80099be:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80099c0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80099c2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80099c4:	1ae3      	sublt	r3, r4, r3
 80099c6:	bfb4      	ite	lt
 80099c8:	18d2      	addlt	r2, r2, r3
 80099ca:	1b1c      	subge	r4, r3, r4
 80099cc:	9b07      	ldr	r3, [sp, #28]
 80099ce:	bfbc      	itt	lt
 80099d0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80099d2:	2400      	movlt	r4, #0
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	bfb5      	itete	lt
 80099d8:	eba8 0603 	sublt.w	r6, r8, r3
 80099dc:	9b07      	ldrge	r3, [sp, #28]
 80099de:	2300      	movlt	r3, #0
 80099e0:	4646      	movge	r6, r8
 80099e2:	e730      	b.n	8009846 <_dtoa_r+0x71e>
 80099e4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80099e6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80099e8:	4646      	mov	r6, r8
 80099ea:	e735      	b.n	8009858 <_dtoa_r+0x730>
 80099ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80099ee:	e75c      	b.n	80098aa <_dtoa_r+0x782>
 80099f0:	2300      	movs	r3, #0
 80099f2:	e788      	b.n	8009906 <_dtoa_r+0x7de>
 80099f4:	3fe00000 	.word	0x3fe00000
 80099f8:	40240000 	.word	0x40240000
 80099fc:	40140000 	.word	0x40140000
 8009a00:	9b02      	ldr	r3, [sp, #8]
 8009a02:	e780      	b.n	8009906 <_dtoa_r+0x7de>
 8009a04:	2300      	movs	r3, #0
 8009a06:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a08:	e782      	b.n	8009910 <_dtoa_r+0x7e8>
 8009a0a:	d099      	beq.n	8009940 <_dtoa_r+0x818>
 8009a0c:	9a08      	ldr	r2, [sp, #32]
 8009a0e:	331c      	adds	r3, #28
 8009a10:	441a      	add	r2, r3
 8009a12:	4498      	add	r8, r3
 8009a14:	441e      	add	r6, r3
 8009a16:	9208      	str	r2, [sp, #32]
 8009a18:	e792      	b.n	8009940 <_dtoa_r+0x818>
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	e7f6      	b.n	8009a0c <_dtoa_r+0x8e4>
 8009a1e:	9b07      	ldr	r3, [sp, #28]
 8009a20:	9704      	str	r7, [sp, #16]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	dc20      	bgt.n	8009a68 <_dtoa_r+0x940>
 8009a26:	9300      	str	r3, [sp, #0]
 8009a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	dd1e      	ble.n	8009a6c <_dtoa_r+0x944>
 8009a2e:	9b00      	ldr	r3, [sp, #0]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	f47f aec0 	bne.w	80097b6 <_dtoa_r+0x68e>
 8009a36:	4621      	mov	r1, r4
 8009a38:	2205      	movs	r2, #5
 8009a3a:	4658      	mov	r0, fp
 8009a3c:	f000 fa9a 	bl	8009f74 <__multadd>
 8009a40:	4601      	mov	r1, r0
 8009a42:	4604      	mov	r4, r0
 8009a44:	4648      	mov	r0, r9
 8009a46:	f000 fcf7 	bl	800a438 <__mcmp>
 8009a4a:	2800      	cmp	r0, #0
 8009a4c:	f77f aeb3 	ble.w	80097b6 <_dtoa_r+0x68e>
 8009a50:	4656      	mov	r6, sl
 8009a52:	2331      	movs	r3, #49	@ 0x31
 8009a54:	f806 3b01 	strb.w	r3, [r6], #1
 8009a58:	9b04      	ldr	r3, [sp, #16]
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	9304      	str	r3, [sp, #16]
 8009a5e:	e6ae      	b.n	80097be <_dtoa_r+0x696>
 8009a60:	9c07      	ldr	r4, [sp, #28]
 8009a62:	9704      	str	r7, [sp, #16]
 8009a64:	4625      	mov	r5, r4
 8009a66:	e7f3      	b.n	8009a50 <_dtoa_r+0x928>
 8009a68:	9b07      	ldr	r3, [sp, #28]
 8009a6a:	9300      	str	r3, [sp, #0]
 8009a6c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	f000 8104 	beq.w	8009c7c <_dtoa_r+0xb54>
 8009a74:	2e00      	cmp	r6, #0
 8009a76:	dd05      	ble.n	8009a84 <_dtoa_r+0x95c>
 8009a78:	4629      	mov	r1, r5
 8009a7a:	4632      	mov	r2, r6
 8009a7c:	4658      	mov	r0, fp
 8009a7e:	f000 fc6f 	bl	800a360 <__lshift>
 8009a82:	4605      	mov	r5, r0
 8009a84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d05a      	beq.n	8009b40 <_dtoa_r+0xa18>
 8009a8a:	6869      	ldr	r1, [r5, #4]
 8009a8c:	4658      	mov	r0, fp
 8009a8e:	f000 fa0f 	bl	8009eb0 <_Balloc>
 8009a92:	4606      	mov	r6, r0
 8009a94:	b928      	cbnz	r0, 8009aa2 <_dtoa_r+0x97a>
 8009a96:	4b84      	ldr	r3, [pc, #528]	@ (8009ca8 <_dtoa_r+0xb80>)
 8009a98:	4602      	mov	r2, r0
 8009a9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009a9e:	f7ff bb5a 	b.w	8009156 <_dtoa_r+0x2e>
 8009aa2:	692a      	ldr	r2, [r5, #16]
 8009aa4:	3202      	adds	r2, #2
 8009aa6:	0092      	lsls	r2, r2, #2
 8009aa8:	f105 010c 	add.w	r1, r5, #12
 8009aac:	300c      	adds	r0, #12
 8009aae:	f7ff fa9e 	bl	8008fee <memcpy>
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	4631      	mov	r1, r6
 8009ab6:	4658      	mov	r0, fp
 8009ab8:	f000 fc52 	bl	800a360 <__lshift>
 8009abc:	f10a 0301 	add.w	r3, sl, #1
 8009ac0:	9307      	str	r3, [sp, #28]
 8009ac2:	9b00      	ldr	r3, [sp, #0]
 8009ac4:	4453      	add	r3, sl
 8009ac6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ac8:	9b02      	ldr	r3, [sp, #8]
 8009aca:	f003 0301 	and.w	r3, r3, #1
 8009ace:	462f      	mov	r7, r5
 8009ad0:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ad2:	4605      	mov	r5, r0
 8009ad4:	9b07      	ldr	r3, [sp, #28]
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	3b01      	subs	r3, #1
 8009ada:	4648      	mov	r0, r9
 8009adc:	9300      	str	r3, [sp, #0]
 8009ade:	f7ff fa9b 	bl	8009018 <quorem>
 8009ae2:	4639      	mov	r1, r7
 8009ae4:	9002      	str	r0, [sp, #8]
 8009ae6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009aea:	4648      	mov	r0, r9
 8009aec:	f000 fca4 	bl	800a438 <__mcmp>
 8009af0:	462a      	mov	r2, r5
 8009af2:	9008      	str	r0, [sp, #32]
 8009af4:	4621      	mov	r1, r4
 8009af6:	4658      	mov	r0, fp
 8009af8:	f000 fcba 	bl	800a470 <__mdiff>
 8009afc:	68c2      	ldr	r2, [r0, #12]
 8009afe:	4606      	mov	r6, r0
 8009b00:	bb02      	cbnz	r2, 8009b44 <_dtoa_r+0xa1c>
 8009b02:	4601      	mov	r1, r0
 8009b04:	4648      	mov	r0, r9
 8009b06:	f000 fc97 	bl	800a438 <__mcmp>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	4631      	mov	r1, r6
 8009b0e:	4658      	mov	r0, fp
 8009b10:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b12:	f000 fa0d 	bl	8009f30 <_Bfree>
 8009b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b18:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b1a:	9e07      	ldr	r6, [sp, #28]
 8009b1c:	ea43 0102 	orr.w	r1, r3, r2
 8009b20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b22:	4319      	orrs	r1, r3
 8009b24:	d110      	bne.n	8009b48 <_dtoa_r+0xa20>
 8009b26:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009b2a:	d029      	beq.n	8009b80 <_dtoa_r+0xa58>
 8009b2c:	9b08      	ldr	r3, [sp, #32]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	dd02      	ble.n	8009b38 <_dtoa_r+0xa10>
 8009b32:	9b02      	ldr	r3, [sp, #8]
 8009b34:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009b38:	9b00      	ldr	r3, [sp, #0]
 8009b3a:	f883 8000 	strb.w	r8, [r3]
 8009b3e:	e63f      	b.n	80097c0 <_dtoa_r+0x698>
 8009b40:	4628      	mov	r0, r5
 8009b42:	e7bb      	b.n	8009abc <_dtoa_r+0x994>
 8009b44:	2201      	movs	r2, #1
 8009b46:	e7e1      	b.n	8009b0c <_dtoa_r+0x9e4>
 8009b48:	9b08      	ldr	r3, [sp, #32]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	db04      	blt.n	8009b58 <_dtoa_r+0xa30>
 8009b4e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b50:	430b      	orrs	r3, r1
 8009b52:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009b54:	430b      	orrs	r3, r1
 8009b56:	d120      	bne.n	8009b9a <_dtoa_r+0xa72>
 8009b58:	2a00      	cmp	r2, #0
 8009b5a:	dded      	ble.n	8009b38 <_dtoa_r+0xa10>
 8009b5c:	4649      	mov	r1, r9
 8009b5e:	2201      	movs	r2, #1
 8009b60:	4658      	mov	r0, fp
 8009b62:	f000 fbfd 	bl	800a360 <__lshift>
 8009b66:	4621      	mov	r1, r4
 8009b68:	4681      	mov	r9, r0
 8009b6a:	f000 fc65 	bl	800a438 <__mcmp>
 8009b6e:	2800      	cmp	r0, #0
 8009b70:	dc03      	bgt.n	8009b7a <_dtoa_r+0xa52>
 8009b72:	d1e1      	bne.n	8009b38 <_dtoa_r+0xa10>
 8009b74:	f018 0f01 	tst.w	r8, #1
 8009b78:	d0de      	beq.n	8009b38 <_dtoa_r+0xa10>
 8009b7a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009b7e:	d1d8      	bne.n	8009b32 <_dtoa_r+0xa0a>
 8009b80:	9a00      	ldr	r2, [sp, #0]
 8009b82:	2339      	movs	r3, #57	@ 0x39
 8009b84:	7013      	strb	r3, [r2, #0]
 8009b86:	4633      	mov	r3, r6
 8009b88:	461e      	mov	r6, r3
 8009b8a:	3b01      	subs	r3, #1
 8009b8c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009b90:	2a39      	cmp	r2, #57	@ 0x39
 8009b92:	d052      	beq.n	8009c3a <_dtoa_r+0xb12>
 8009b94:	3201      	adds	r2, #1
 8009b96:	701a      	strb	r2, [r3, #0]
 8009b98:	e612      	b.n	80097c0 <_dtoa_r+0x698>
 8009b9a:	2a00      	cmp	r2, #0
 8009b9c:	dd07      	ble.n	8009bae <_dtoa_r+0xa86>
 8009b9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009ba2:	d0ed      	beq.n	8009b80 <_dtoa_r+0xa58>
 8009ba4:	9a00      	ldr	r2, [sp, #0]
 8009ba6:	f108 0301 	add.w	r3, r8, #1
 8009baa:	7013      	strb	r3, [r2, #0]
 8009bac:	e608      	b.n	80097c0 <_dtoa_r+0x698>
 8009bae:	9b07      	ldr	r3, [sp, #28]
 8009bb0:	9a07      	ldr	r2, [sp, #28]
 8009bb2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009bb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009bb8:	4293      	cmp	r3, r2
 8009bba:	d028      	beq.n	8009c0e <_dtoa_r+0xae6>
 8009bbc:	4649      	mov	r1, r9
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	220a      	movs	r2, #10
 8009bc2:	4658      	mov	r0, fp
 8009bc4:	f000 f9d6 	bl	8009f74 <__multadd>
 8009bc8:	42af      	cmp	r7, r5
 8009bca:	4681      	mov	r9, r0
 8009bcc:	f04f 0300 	mov.w	r3, #0
 8009bd0:	f04f 020a 	mov.w	r2, #10
 8009bd4:	4639      	mov	r1, r7
 8009bd6:	4658      	mov	r0, fp
 8009bd8:	d107      	bne.n	8009bea <_dtoa_r+0xac2>
 8009bda:	f000 f9cb 	bl	8009f74 <__multadd>
 8009bde:	4607      	mov	r7, r0
 8009be0:	4605      	mov	r5, r0
 8009be2:	9b07      	ldr	r3, [sp, #28]
 8009be4:	3301      	adds	r3, #1
 8009be6:	9307      	str	r3, [sp, #28]
 8009be8:	e774      	b.n	8009ad4 <_dtoa_r+0x9ac>
 8009bea:	f000 f9c3 	bl	8009f74 <__multadd>
 8009bee:	4629      	mov	r1, r5
 8009bf0:	4607      	mov	r7, r0
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	220a      	movs	r2, #10
 8009bf6:	4658      	mov	r0, fp
 8009bf8:	f000 f9bc 	bl	8009f74 <__multadd>
 8009bfc:	4605      	mov	r5, r0
 8009bfe:	e7f0      	b.n	8009be2 <_dtoa_r+0xaba>
 8009c00:	9b00      	ldr	r3, [sp, #0]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	bfcc      	ite	gt
 8009c06:	461e      	movgt	r6, r3
 8009c08:	2601      	movle	r6, #1
 8009c0a:	4456      	add	r6, sl
 8009c0c:	2700      	movs	r7, #0
 8009c0e:	4649      	mov	r1, r9
 8009c10:	2201      	movs	r2, #1
 8009c12:	4658      	mov	r0, fp
 8009c14:	f000 fba4 	bl	800a360 <__lshift>
 8009c18:	4621      	mov	r1, r4
 8009c1a:	4681      	mov	r9, r0
 8009c1c:	f000 fc0c 	bl	800a438 <__mcmp>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	dcb0      	bgt.n	8009b86 <_dtoa_r+0xa5e>
 8009c24:	d102      	bne.n	8009c2c <_dtoa_r+0xb04>
 8009c26:	f018 0f01 	tst.w	r8, #1
 8009c2a:	d1ac      	bne.n	8009b86 <_dtoa_r+0xa5e>
 8009c2c:	4633      	mov	r3, r6
 8009c2e:	461e      	mov	r6, r3
 8009c30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c34:	2a30      	cmp	r2, #48	@ 0x30
 8009c36:	d0fa      	beq.n	8009c2e <_dtoa_r+0xb06>
 8009c38:	e5c2      	b.n	80097c0 <_dtoa_r+0x698>
 8009c3a:	459a      	cmp	sl, r3
 8009c3c:	d1a4      	bne.n	8009b88 <_dtoa_r+0xa60>
 8009c3e:	9b04      	ldr	r3, [sp, #16]
 8009c40:	3301      	adds	r3, #1
 8009c42:	9304      	str	r3, [sp, #16]
 8009c44:	2331      	movs	r3, #49	@ 0x31
 8009c46:	f88a 3000 	strb.w	r3, [sl]
 8009c4a:	e5b9      	b.n	80097c0 <_dtoa_r+0x698>
 8009c4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009c4e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009cac <_dtoa_r+0xb84>
 8009c52:	b11b      	cbz	r3, 8009c5c <_dtoa_r+0xb34>
 8009c54:	f10a 0308 	add.w	r3, sl, #8
 8009c58:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009c5a:	6013      	str	r3, [r2, #0]
 8009c5c:	4650      	mov	r0, sl
 8009c5e:	b019      	add	sp, #100	@ 0x64
 8009c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	f77f ae37 	ble.w	80098da <_dtoa_r+0x7b2>
 8009c6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c70:	2001      	movs	r0, #1
 8009c72:	e655      	b.n	8009920 <_dtoa_r+0x7f8>
 8009c74:	9b00      	ldr	r3, [sp, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	f77f aed6 	ble.w	8009a28 <_dtoa_r+0x900>
 8009c7c:	4656      	mov	r6, sl
 8009c7e:	4621      	mov	r1, r4
 8009c80:	4648      	mov	r0, r9
 8009c82:	f7ff f9c9 	bl	8009018 <quorem>
 8009c86:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009c8a:	f806 8b01 	strb.w	r8, [r6], #1
 8009c8e:	9b00      	ldr	r3, [sp, #0]
 8009c90:	eba6 020a 	sub.w	r2, r6, sl
 8009c94:	4293      	cmp	r3, r2
 8009c96:	ddb3      	ble.n	8009c00 <_dtoa_r+0xad8>
 8009c98:	4649      	mov	r1, r9
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	220a      	movs	r2, #10
 8009c9e:	4658      	mov	r0, fp
 8009ca0:	f000 f968 	bl	8009f74 <__multadd>
 8009ca4:	4681      	mov	r9, r0
 8009ca6:	e7ea      	b.n	8009c7e <_dtoa_r+0xb56>
 8009ca8:	0800dee1 	.word	0x0800dee1
 8009cac:	0800de65 	.word	0x0800de65

08009cb0 <_free_r>:
 8009cb0:	b538      	push	{r3, r4, r5, lr}
 8009cb2:	4605      	mov	r5, r0
 8009cb4:	2900      	cmp	r1, #0
 8009cb6:	d041      	beq.n	8009d3c <_free_r+0x8c>
 8009cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cbc:	1f0c      	subs	r4, r1, #4
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	bfb8      	it	lt
 8009cc2:	18e4      	addlt	r4, r4, r3
 8009cc4:	f000 f8e8 	bl	8009e98 <__malloc_lock>
 8009cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8009d40 <_free_r+0x90>)
 8009cca:	6813      	ldr	r3, [r2, #0]
 8009ccc:	b933      	cbnz	r3, 8009cdc <_free_r+0x2c>
 8009cce:	6063      	str	r3, [r4, #4]
 8009cd0:	6014      	str	r4, [r2, #0]
 8009cd2:	4628      	mov	r0, r5
 8009cd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cd8:	f000 b8e4 	b.w	8009ea4 <__malloc_unlock>
 8009cdc:	42a3      	cmp	r3, r4
 8009cde:	d908      	bls.n	8009cf2 <_free_r+0x42>
 8009ce0:	6820      	ldr	r0, [r4, #0]
 8009ce2:	1821      	adds	r1, r4, r0
 8009ce4:	428b      	cmp	r3, r1
 8009ce6:	bf01      	itttt	eq
 8009ce8:	6819      	ldreq	r1, [r3, #0]
 8009cea:	685b      	ldreq	r3, [r3, #4]
 8009cec:	1809      	addeq	r1, r1, r0
 8009cee:	6021      	streq	r1, [r4, #0]
 8009cf0:	e7ed      	b.n	8009cce <_free_r+0x1e>
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	b10b      	cbz	r3, 8009cfc <_free_r+0x4c>
 8009cf8:	42a3      	cmp	r3, r4
 8009cfa:	d9fa      	bls.n	8009cf2 <_free_r+0x42>
 8009cfc:	6811      	ldr	r1, [r2, #0]
 8009cfe:	1850      	adds	r0, r2, r1
 8009d00:	42a0      	cmp	r0, r4
 8009d02:	d10b      	bne.n	8009d1c <_free_r+0x6c>
 8009d04:	6820      	ldr	r0, [r4, #0]
 8009d06:	4401      	add	r1, r0
 8009d08:	1850      	adds	r0, r2, r1
 8009d0a:	4283      	cmp	r3, r0
 8009d0c:	6011      	str	r1, [r2, #0]
 8009d0e:	d1e0      	bne.n	8009cd2 <_free_r+0x22>
 8009d10:	6818      	ldr	r0, [r3, #0]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	6053      	str	r3, [r2, #4]
 8009d16:	4408      	add	r0, r1
 8009d18:	6010      	str	r0, [r2, #0]
 8009d1a:	e7da      	b.n	8009cd2 <_free_r+0x22>
 8009d1c:	d902      	bls.n	8009d24 <_free_r+0x74>
 8009d1e:	230c      	movs	r3, #12
 8009d20:	602b      	str	r3, [r5, #0]
 8009d22:	e7d6      	b.n	8009cd2 <_free_r+0x22>
 8009d24:	6820      	ldr	r0, [r4, #0]
 8009d26:	1821      	adds	r1, r4, r0
 8009d28:	428b      	cmp	r3, r1
 8009d2a:	bf04      	itt	eq
 8009d2c:	6819      	ldreq	r1, [r3, #0]
 8009d2e:	685b      	ldreq	r3, [r3, #4]
 8009d30:	6063      	str	r3, [r4, #4]
 8009d32:	bf04      	itt	eq
 8009d34:	1809      	addeq	r1, r1, r0
 8009d36:	6021      	streq	r1, [r4, #0]
 8009d38:	6054      	str	r4, [r2, #4]
 8009d3a:	e7ca      	b.n	8009cd2 <_free_r+0x22>
 8009d3c:	bd38      	pop	{r3, r4, r5, pc}
 8009d3e:	bf00      	nop
 8009d40:	20000d64 	.word	0x20000d64

08009d44 <malloc>:
 8009d44:	4b02      	ldr	r3, [pc, #8]	@ (8009d50 <malloc+0xc>)
 8009d46:	4601      	mov	r1, r0
 8009d48:	6818      	ldr	r0, [r3, #0]
 8009d4a:	f000 b825 	b.w	8009d98 <_malloc_r>
 8009d4e:	bf00      	nop
 8009d50:	200000a4 	.word	0x200000a4

08009d54 <sbrk_aligned>:
 8009d54:	b570      	push	{r4, r5, r6, lr}
 8009d56:	4e0f      	ldr	r6, [pc, #60]	@ (8009d94 <sbrk_aligned+0x40>)
 8009d58:	460c      	mov	r4, r1
 8009d5a:	6831      	ldr	r1, [r6, #0]
 8009d5c:	4605      	mov	r5, r0
 8009d5e:	b911      	cbnz	r1, 8009d66 <sbrk_aligned+0x12>
 8009d60:	f001 fdf2 	bl	800b948 <_sbrk_r>
 8009d64:	6030      	str	r0, [r6, #0]
 8009d66:	4621      	mov	r1, r4
 8009d68:	4628      	mov	r0, r5
 8009d6a:	f001 fded 	bl	800b948 <_sbrk_r>
 8009d6e:	1c43      	adds	r3, r0, #1
 8009d70:	d103      	bne.n	8009d7a <sbrk_aligned+0x26>
 8009d72:	f04f 34ff 	mov.w	r4, #4294967295
 8009d76:	4620      	mov	r0, r4
 8009d78:	bd70      	pop	{r4, r5, r6, pc}
 8009d7a:	1cc4      	adds	r4, r0, #3
 8009d7c:	f024 0403 	bic.w	r4, r4, #3
 8009d80:	42a0      	cmp	r0, r4
 8009d82:	d0f8      	beq.n	8009d76 <sbrk_aligned+0x22>
 8009d84:	1a21      	subs	r1, r4, r0
 8009d86:	4628      	mov	r0, r5
 8009d88:	f001 fdde 	bl	800b948 <_sbrk_r>
 8009d8c:	3001      	adds	r0, #1
 8009d8e:	d1f2      	bne.n	8009d76 <sbrk_aligned+0x22>
 8009d90:	e7ef      	b.n	8009d72 <sbrk_aligned+0x1e>
 8009d92:	bf00      	nop
 8009d94:	20000d60 	.word	0x20000d60

08009d98 <_malloc_r>:
 8009d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d9c:	1ccd      	adds	r5, r1, #3
 8009d9e:	f025 0503 	bic.w	r5, r5, #3
 8009da2:	3508      	adds	r5, #8
 8009da4:	2d0c      	cmp	r5, #12
 8009da6:	bf38      	it	cc
 8009da8:	250c      	movcc	r5, #12
 8009daa:	2d00      	cmp	r5, #0
 8009dac:	4606      	mov	r6, r0
 8009dae:	db01      	blt.n	8009db4 <_malloc_r+0x1c>
 8009db0:	42a9      	cmp	r1, r5
 8009db2:	d904      	bls.n	8009dbe <_malloc_r+0x26>
 8009db4:	230c      	movs	r3, #12
 8009db6:	6033      	str	r3, [r6, #0]
 8009db8:	2000      	movs	r0, #0
 8009dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e94 <_malloc_r+0xfc>
 8009dc2:	f000 f869 	bl	8009e98 <__malloc_lock>
 8009dc6:	f8d8 3000 	ldr.w	r3, [r8]
 8009dca:	461c      	mov	r4, r3
 8009dcc:	bb44      	cbnz	r4, 8009e20 <_malloc_r+0x88>
 8009dce:	4629      	mov	r1, r5
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	f7ff ffbf 	bl	8009d54 <sbrk_aligned>
 8009dd6:	1c43      	adds	r3, r0, #1
 8009dd8:	4604      	mov	r4, r0
 8009dda:	d158      	bne.n	8009e8e <_malloc_r+0xf6>
 8009ddc:	f8d8 4000 	ldr.w	r4, [r8]
 8009de0:	4627      	mov	r7, r4
 8009de2:	2f00      	cmp	r7, #0
 8009de4:	d143      	bne.n	8009e6e <_malloc_r+0xd6>
 8009de6:	2c00      	cmp	r4, #0
 8009de8:	d04b      	beq.n	8009e82 <_malloc_r+0xea>
 8009dea:	6823      	ldr	r3, [r4, #0]
 8009dec:	4639      	mov	r1, r7
 8009dee:	4630      	mov	r0, r6
 8009df0:	eb04 0903 	add.w	r9, r4, r3
 8009df4:	f001 fda8 	bl	800b948 <_sbrk_r>
 8009df8:	4581      	cmp	r9, r0
 8009dfa:	d142      	bne.n	8009e82 <_malloc_r+0xea>
 8009dfc:	6821      	ldr	r1, [r4, #0]
 8009dfe:	1a6d      	subs	r5, r5, r1
 8009e00:	4629      	mov	r1, r5
 8009e02:	4630      	mov	r0, r6
 8009e04:	f7ff ffa6 	bl	8009d54 <sbrk_aligned>
 8009e08:	3001      	adds	r0, #1
 8009e0a:	d03a      	beq.n	8009e82 <_malloc_r+0xea>
 8009e0c:	6823      	ldr	r3, [r4, #0]
 8009e0e:	442b      	add	r3, r5
 8009e10:	6023      	str	r3, [r4, #0]
 8009e12:	f8d8 3000 	ldr.w	r3, [r8]
 8009e16:	685a      	ldr	r2, [r3, #4]
 8009e18:	bb62      	cbnz	r2, 8009e74 <_malloc_r+0xdc>
 8009e1a:	f8c8 7000 	str.w	r7, [r8]
 8009e1e:	e00f      	b.n	8009e40 <_malloc_r+0xa8>
 8009e20:	6822      	ldr	r2, [r4, #0]
 8009e22:	1b52      	subs	r2, r2, r5
 8009e24:	d420      	bmi.n	8009e68 <_malloc_r+0xd0>
 8009e26:	2a0b      	cmp	r2, #11
 8009e28:	d917      	bls.n	8009e5a <_malloc_r+0xc2>
 8009e2a:	1961      	adds	r1, r4, r5
 8009e2c:	42a3      	cmp	r3, r4
 8009e2e:	6025      	str	r5, [r4, #0]
 8009e30:	bf18      	it	ne
 8009e32:	6059      	strne	r1, [r3, #4]
 8009e34:	6863      	ldr	r3, [r4, #4]
 8009e36:	bf08      	it	eq
 8009e38:	f8c8 1000 	streq.w	r1, [r8]
 8009e3c:	5162      	str	r2, [r4, r5]
 8009e3e:	604b      	str	r3, [r1, #4]
 8009e40:	4630      	mov	r0, r6
 8009e42:	f000 f82f 	bl	8009ea4 <__malloc_unlock>
 8009e46:	f104 000b 	add.w	r0, r4, #11
 8009e4a:	1d23      	adds	r3, r4, #4
 8009e4c:	f020 0007 	bic.w	r0, r0, #7
 8009e50:	1ac2      	subs	r2, r0, r3
 8009e52:	bf1c      	itt	ne
 8009e54:	1a1b      	subne	r3, r3, r0
 8009e56:	50a3      	strne	r3, [r4, r2]
 8009e58:	e7af      	b.n	8009dba <_malloc_r+0x22>
 8009e5a:	6862      	ldr	r2, [r4, #4]
 8009e5c:	42a3      	cmp	r3, r4
 8009e5e:	bf0c      	ite	eq
 8009e60:	f8c8 2000 	streq.w	r2, [r8]
 8009e64:	605a      	strne	r2, [r3, #4]
 8009e66:	e7eb      	b.n	8009e40 <_malloc_r+0xa8>
 8009e68:	4623      	mov	r3, r4
 8009e6a:	6864      	ldr	r4, [r4, #4]
 8009e6c:	e7ae      	b.n	8009dcc <_malloc_r+0x34>
 8009e6e:	463c      	mov	r4, r7
 8009e70:	687f      	ldr	r7, [r7, #4]
 8009e72:	e7b6      	b.n	8009de2 <_malloc_r+0x4a>
 8009e74:	461a      	mov	r2, r3
 8009e76:	685b      	ldr	r3, [r3, #4]
 8009e78:	42a3      	cmp	r3, r4
 8009e7a:	d1fb      	bne.n	8009e74 <_malloc_r+0xdc>
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	6053      	str	r3, [r2, #4]
 8009e80:	e7de      	b.n	8009e40 <_malloc_r+0xa8>
 8009e82:	230c      	movs	r3, #12
 8009e84:	6033      	str	r3, [r6, #0]
 8009e86:	4630      	mov	r0, r6
 8009e88:	f000 f80c 	bl	8009ea4 <__malloc_unlock>
 8009e8c:	e794      	b.n	8009db8 <_malloc_r+0x20>
 8009e8e:	6005      	str	r5, [r0, #0]
 8009e90:	e7d6      	b.n	8009e40 <_malloc_r+0xa8>
 8009e92:	bf00      	nop
 8009e94:	20000d64 	.word	0x20000d64

08009e98 <__malloc_lock>:
 8009e98:	4801      	ldr	r0, [pc, #4]	@ (8009ea0 <__malloc_lock+0x8>)
 8009e9a:	f7ff b8a6 	b.w	8008fea <__retarget_lock_acquire_recursive>
 8009e9e:	bf00      	nop
 8009ea0:	20000d5c 	.word	0x20000d5c

08009ea4 <__malloc_unlock>:
 8009ea4:	4801      	ldr	r0, [pc, #4]	@ (8009eac <__malloc_unlock+0x8>)
 8009ea6:	f7ff b8a1 	b.w	8008fec <__retarget_lock_release_recursive>
 8009eaa:	bf00      	nop
 8009eac:	20000d5c 	.word	0x20000d5c

08009eb0 <_Balloc>:
 8009eb0:	b570      	push	{r4, r5, r6, lr}
 8009eb2:	69c6      	ldr	r6, [r0, #28]
 8009eb4:	4604      	mov	r4, r0
 8009eb6:	460d      	mov	r5, r1
 8009eb8:	b976      	cbnz	r6, 8009ed8 <_Balloc+0x28>
 8009eba:	2010      	movs	r0, #16
 8009ebc:	f7ff ff42 	bl	8009d44 <malloc>
 8009ec0:	4602      	mov	r2, r0
 8009ec2:	61e0      	str	r0, [r4, #28]
 8009ec4:	b920      	cbnz	r0, 8009ed0 <_Balloc+0x20>
 8009ec6:	4b18      	ldr	r3, [pc, #96]	@ (8009f28 <_Balloc+0x78>)
 8009ec8:	4818      	ldr	r0, [pc, #96]	@ (8009f2c <_Balloc+0x7c>)
 8009eca:	216b      	movs	r1, #107	@ 0x6b
 8009ecc:	f001 fd54 	bl	800b978 <__assert_func>
 8009ed0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ed4:	6006      	str	r6, [r0, #0]
 8009ed6:	60c6      	str	r6, [r0, #12]
 8009ed8:	69e6      	ldr	r6, [r4, #28]
 8009eda:	68f3      	ldr	r3, [r6, #12]
 8009edc:	b183      	cbz	r3, 8009f00 <_Balloc+0x50>
 8009ede:	69e3      	ldr	r3, [r4, #28]
 8009ee0:	68db      	ldr	r3, [r3, #12]
 8009ee2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009ee6:	b9b8      	cbnz	r0, 8009f18 <_Balloc+0x68>
 8009ee8:	2101      	movs	r1, #1
 8009eea:	fa01 f605 	lsl.w	r6, r1, r5
 8009eee:	1d72      	adds	r2, r6, #5
 8009ef0:	0092      	lsls	r2, r2, #2
 8009ef2:	4620      	mov	r0, r4
 8009ef4:	f001 fd5e 	bl	800b9b4 <_calloc_r>
 8009ef8:	b160      	cbz	r0, 8009f14 <_Balloc+0x64>
 8009efa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009efe:	e00e      	b.n	8009f1e <_Balloc+0x6e>
 8009f00:	2221      	movs	r2, #33	@ 0x21
 8009f02:	2104      	movs	r1, #4
 8009f04:	4620      	mov	r0, r4
 8009f06:	f001 fd55 	bl	800b9b4 <_calloc_r>
 8009f0a:	69e3      	ldr	r3, [r4, #28]
 8009f0c:	60f0      	str	r0, [r6, #12]
 8009f0e:	68db      	ldr	r3, [r3, #12]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d1e4      	bne.n	8009ede <_Balloc+0x2e>
 8009f14:	2000      	movs	r0, #0
 8009f16:	bd70      	pop	{r4, r5, r6, pc}
 8009f18:	6802      	ldr	r2, [r0, #0]
 8009f1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f1e:	2300      	movs	r3, #0
 8009f20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f24:	e7f7      	b.n	8009f16 <_Balloc+0x66>
 8009f26:	bf00      	nop
 8009f28:	0800de72 	.word	0x0800de72
 8009f2c:	0800def2 	.word	0x0800def2

08009f30 <_Bfree>:
 8009f30:	b570      	push	{r4, r5, r6, lr}
 8009f32:	69c6      	ldr	r6, [r0, #28]
 8009f34:	4605      	mov	r5, r0
 8009f36:	460c      	mov	r4, r1
 8009f38:	b976      	cbnz	r6, 8009f58 <_Bfree+0x28>
 8009f3a:	2010      	movs	r0, #16
 8009f3c:	f7ff ff02 	bl	8009d44 <malloc>
 8009f40:	4602      	mov	r2, r0
 8009f42:	61e8      	str	r0, [r5, #28]
 8009f44:	b920      	cbnz	r0, 8009f50 <_Bfree+0x20>
 8009f46:	4b09      	ldr	r3, [pc, #36]	@ (8009f6c <_Bfree+0x3c>)
 8009f48:	4809      	ldr	r0, [pc, #36]	@ (8009f70 <_Bfree+0x40>)
 8009f4a:	218f      	movs	r1, #143	@ 0x8f
 8009f4c:	f001 fd14 	bl	800b978 <__assert_func>
 8009f50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f54:	6006      	str	r6, [r0, #0]
 8009f56:	60c6      	str	r6, [r0, #12]
 8009f58:	b13c      	cbz	r4, 8009f6a <_Bfree+0x3a>
 8009f5a:	69eb      	ldr	r3, [r5, #28]
 8009f5c:	6862      	ldr	r2, [r4, #4]
 8009f5e:	68db      	ldr	r3, [r3, #12]
 8009f60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009f64:	6021      	str	r1, [r4, #0]
 8009f66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009f6a:	bd70      	pop	{r4, r5, r6, pc}
 8009f6c:	0800de72 	.word	0x0800de72
 8009f70:	0800def2 	.word	0x0800def2

08009f74 <__multadd>:
 8009f74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f78:	690d      	ldr	r5, [r1, #16]
 8009f7a:	4607      	mov	r7, r0
 8009f7c:	460c      	mov	r4, r1
 8009f7e:	461e      	mov	r6, r3
 8009f80:	f101 0c14 	add.w	ip, r1, #20
 8009f84:	2000      	movs	r0, #0
 8009f86:	f8dc 3000 	ldr.w	r3, [ip]
 8009f8a:	b299      	uxth	r1, r3
 8009f8c:	fb02 6101 	mla	r1, r2, r1, r6
 8009f90:	0c1e      	lsrs	r6, r3, #16
 8009f92:	0c0b      	lsrs	r3, r1, #16
 8009f94:	fb02 3306 	mla	r3, r2, r6, r3
 8009f98:	b289      	uxth	r1, r1
 8009f9a:	3001      	adds	r0, #1
 8009f9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009fa0:	4285      	cmp	r5, r0
 8009fa2:	f84c 1b04 	str.w	r1, [ip], #4
 8009fa6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009faa:	dcec      	bgt.n	8009f86 <__multadd+0x12>
 8009fac:	b30e      	cbz	r6, 8009ff2 <__multadd+0x7e>
 8009fae:	68a3      	ldr	r3, [r4, #8]
 8009fb0:	42ab      	cmp	r3, r5
 8009fb2:	dc19      	bgt.n	8009fe8 <__multadd+0x74>
 8009fb4:	6861      	ldr	r1, [r4, #4]
 8009fb6:	4638      	mov	r0, r7
 8009fb8:	3101      	adds	r1, #1
 8009fba:	f7ff ff79 	bl	8009eb0 <_Balloc>
 8009fbe:	4680      	mov	r8, r0
 8009fc0:	b928      	cbnz	r0, 8009fce <__multadd+0x5a>
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ff8 <__multadd+0x84>)
 8009fc6:	480d      	ldr	r0, [pc, #52]	@ (8009ffc <__multadd+0x88>)
 8009fc8:	21ba      	movs	r1, #186	@ 0xba
 8009fca:	f001 fcd5 	bl	800b978 <__assert_func>
 8009fce:	6922      	ldr	r2, [r4, #16]
 8009fd0:	3202      	adds	r2, #2
 8009fd2:	f104 010c 	add.w	r1, r4, #12
 8009fd6:	0092      	lsls	r2, r2, #2
 8009fd8:	300c      	adds	r0, #12
 8009fda:	f7ff f808 	bl	8008fee <memcpy>
 8009fde:	4621      	mov	r1, r4
 8009fe0:	4638      	mov	r0, r7
 8009fe2:	f7ff ffa5 	bl	8009f30 <_Bfree>
 8009fe6:	4644      	mov	r4, r8
 8009fe8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009fec:	3501      	adds	r5, #1
 8009fee:	615e      	str	r6, [r3, #20]
 8009ff0:	6125      	str	r5, [r4, #16]
 8009ff2:	4620      	mov	r0, r4
 8009ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ff8:	0800dee1 	.word	0x0800dee1
 8009ffc:	0800def2 	.word	0x0800def2

0800a000 <__s2b>:
 800a000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a004:	460c      	mov	r4, r1
 800a006:	4615      	mov	r5, r2
 800a008:	461f      	mov	r7, r3
 800a00a:	2209      	movs	r2, #9
 800a00c:	3308      	adds	r3, #8
 800a00e:	4606      	mov	r6, r0
 800a010:	fb93 f3f2 	sdiv	r3, r3, r2
 800a014:	2100      	movs	r1, #0
 800a016:	2201      	movs	r2, #1
 800a018:	429a      	cmp	r2, r3
 800a01a:	db09      	blt.n	800a030 <__s2b+0x30>
 800a01c:	4630      	mov	r0, r6
 800a01e:	f7ff ff47 	bl	8009eb0 <_Balloc>
 800a022:	b940      	cbnz	r0, 800a036 <__s2b+0x36>
 800a024:	4602      	mov	r2, r0
 800a026:	4b19      	ldr	r3, [pc, #100]	@ (800a08c <__s2b+0x8c>)
 800a028:	4819      	ldr	r0, [pc, #100]	@ (800a090 <__s2b+0x90>)
 800a02a:	21d3      	movs	r1, #211	@ 0xd3
 800a02c:	f001 fca4 	bl	800b978 <__assert_func>
 800a030:	0052      	lsls	r2, r2, #1
 800a032:	3101      	adds	r1, #1
 800a034:	e7f0      	b.n	800a018 <__s2b+0x18>
 800a036:	9b08      	ldr	r3, [sp, #32]
 800a038:	6143      	str	r3, [r0, #20]
 800a03a:	2d09      	cmp	r5, #9
 800a03c:	f04f 0301 	mov.w	r3, #1
 800a040:	6103      	str	r3, [r0, #16]
 800a042:	dd16      	ble.n	800a072 <__s2b+0x72>
 800a044:	f104 0909 	add.w	r9, r4, #9
 800a048:	46c8      	mov	r8, r9
 800a04a:	442c      	add	r4, r5
 800a04c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a050:	4601      	mov	r1, r0
 800a052:	3b30      	subs	r3, #48	@ 0x30
 800a054:	220a      	movs	r2, #10
 800a056:	4630      	mov	r0, r6
 800a058:	f7ff ff8c 	bl	8009f74 <__multadd>
 800a05c:	45a0      	cmp	r8, r4
 800a05e:	d1f5      	bne.n	800a04c <__s2b+0x4c>
 800a060:	f1a5 0408 	sub.w	r4, r5, #8
 800a064:	444c      	add	r4, r9
 800a066:	1b2d      	subs	r5, r5, r4
 800a068:	1963      	adds	r3, r4, r5
 800a06a:	42bb      	cmp	r3, r7
 800a06c:	db04      	blt.n	800a078 <__s2b+0x78>
 800a06e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a072:	340a      	adds	r4, #10
 800a074:	2509      	movs	r5, #9
 800a076:	e7f6      	b.n	800a066 <__s2b+0x66>
 800a078:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a07c:	4601      	mov	r1, r0
 800a07e:	3b30      	subs	r3, #48	@ 0x30
 800a080:	220a      	movs	r2, #10
 800a082:	4630      	mov	r0, r6
 800a084:	f7ff ff76 	bl	8009f74 <__multadd>
 800a088:	e7ee      	b.n	800a068 <__s2b+0x68>
 800a08a:	bf00      	nop
 800a08c:	0800dee1 	.word	0x0800dee1
 800a090:	0800def2 	.word	0x0800def2

0800a094 <__hi0bits>:
 800a094:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a098:	4603      	mov	r3, r0
 800a09a:	bf36      	itet	cc
 800a09c:	0403      	lslcc	r3, r0, #16
 800a09e:	2000      	movcs	r0, #0
 800a0a0:	2010      	movcc	r0, #16
 800a0a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0a6:	bf3c      	itt	cc
 800a0a8:	021b      	lslcc	r3, r3, #8
 800a0aa:	3008      	addcc	r0, #8
 800a0ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0b0:	bf3c      	itt	cc
 800a0b2:	011b      	lslcc	r3, r3, #4
 800a0b4:	3004      	addcc	r0, #4
 800a0b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0ba:	bf3c      	itt	cc
 800a0bc:	009b      	lslcc	r3, r3, #2
 800a0be:	3002      	addcc	r0, #2
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	db05      	blt.n	800a0d0 <__hi0bits+0x3c>
 800a0c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a0c8:	f100 0001 	add.w	r0, r0, #1
 800a0cc:	bf08      	it	eq
 800a0ce:	2020      	moveq	r0, #32
 800a0d0:	4770      	bx	lr

0800a0d2 <__lo0bits>:
 800a0d2:	6803      	ldr	r3, [r0, #0]
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	f013 0007 	ands.w	r0, r3, #7
 800a0da:	d00b      	beq.n	800a0f4 <__lo0bits+0x22>
 800a0dc:	07d9      	lsls	r1, r3, #31
 800a0de:	d421      	bmi.n	800a124 <__lo0bits+0x52>
 800a0e0:	0798      	lsls	r0, r3, #30
 800a0e2:	bf49      	itett	mi
 800a0e4:	085b      	lsrmi	r3, r3, #1
 800a0e6:	089b      	lsrpl	r3, r3, #2
 800a0e8:	2001      	movmi	r0, #1
 800a0ea:	6013      	strmi	r3, [r2, #0]
 800a0ec:	bf5c      	itt	pl
 800a0ee:	6013      	strpl	r3, [r2, #0]
 800a0f0:	2002      	movpl	r0, #2
 800a0f2:	4770      	bx	lr
 800a0f4:	b299      	uxth	r1, r3
 800a0f6:	b909      	cbnz	r1, 800a0fc <__lo0bits+0x2a>
 800a0f8:	0c1b      	lsrs	r3, r3, #16
 800a0fa:	2010      	movs	r0, #16
 800a0fc:	b2d9      	uxtb	r1, r3
 800a0fe:	b909      	cbnz	r1, 800a104 <__lo0bits+0x32>
 800a100:	3008      	adds	r0, #8
 800a102:	0a1b      	lsrs	r3, r3, #8
 800a104:	0719      	lsls	r1, r3, #28
 800a106:	bf04      	itt	eq
 800a108:	091b      	lsreq	r3, r3, #4
 800a10a:	3004      	addeq	r0, #4
 800a10c:	0799      	lsls	r1, r3, #30
 800a10e:	bf04      	itt	eq
 800a110:	089b      	lsreq	r3, r3, #2
 800a112:	3002      	addeq	r0, #2
 800a114:	07d9      	lsls	r1, r3, #31
 800a116:	d403      	bmi.n	800a120 <__lo0bits+0x4e>
 800a118:	085b      	lsrs	r3, r3, #1
 800a11a:	f100 0001 	add.w	r0, r0, #1
 800a11e:	d003      	beq.n	800a128 <__lo0bits+0x56>
 800a120:	6013      	str	r3, [r2, #0]
 800a122:	4770      	bx	lr
 800a124:	2000      	movs	r0, #0
 800a126:	4770      	bx	lr
 800a128:	2020      	movs	r0, #32
 800a12a:	4770      	bx	lr

0800a12c <__i2b>:
 800a12c:	b510      	push	{r4, lr}
 800a12e:	460c      	mov	r4, r1
 800a130:	2101      	movs	r1, #1
 800a132:	f7ff febd 	bl	8009eb0 <_Balloc>
 800a136:	4602      	mov	r2, r0
 800a138:	b928      	cbnz	r0, 800a146 <__i2b+0x1a>
 800a13a:	4b05      	ldr	r3, [pc, #20]	@ (800a150 <__i2b+0x24>)
 800a13c:	4805      	ldr	r0, [pc, #20]	@ (800a154 <__i2b+0x28>)
 800a13e:	f240 1145 	movw	r1, #325	@ 0x145
 800a142:	f001 fc19 	bl	800b978 <__assert_func>
 800a146:	2301      	movs	r3, #1
 800a148:	6144      	str	r4, [r0, #20]
 800a14a:	6103      	str	r3, [r0, #16]
 800a14c:	bd10      	pop	{r4, pc}
 800a14e:	bf00      	nop
 800a150:	0800dee1 	.word	0x0800dee1
 800a154:	0800def2 	.word	0x0800def2

0800a158 <__multiply>:
 800a158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a15c:	4614      	mov	r4, r2
 800a15e:	690a      	ldr	r2, [r1, #16]
 800a160:	6923      	ldr	r3, [r4, #16]
 800a162:	429a      	cmp	r2, r3
 800a164:	bfa8      	it	ge
 800a166:	4623      	movge	r3, r4
 800a168:	460f      	mov	r7, r1
 800a16a:	bfa4      	itt	ge
 800a16c:	460c      	movge	r4, r1
 800a16e:	461f      	movge	r7, r3
 800a170:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a174:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a178:	68a3      	ldr	r3, [r4, #8]
 800a17a:	6861      	ldr	r1, [r4, #4]
 800a17c:	eb0a 0609 	add.w	r6, sl, r9
 800a180:	42b3      	cmp	r3, r6
 800a182:	b085      	sub	sp, #20
 800a184:	bfb8      	it	lt
 800a186:	3101      	addlt	r1, #1
 800a188:	f7ff fe92 	bl	8009eb0 <_Balloc>
 800a18c:	b930      	cbnz	r0, 800a19c <__multiply+0x44>
 800a18e:	4602      	mov	r2, r0
 800a190:	4b44      	ldr	r3, [pc, #272]	@ (800a2a4 <__multiply+0x14c>)
 800a192:	4845      	ldr	r0, [pc, #276]	@ (800a2a8 <__multiply+0x150>)
 800a194:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a198:	f001 fbee 	bl	800b978 <__assert_func>
 800a19c:	f100 0514 	add.w	r5, r0, #20
 800a1a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a1a4:	462b      	mov	r3, r5
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	4543      	cmp	r3, r8
 800a1aa:	d321      	bcc.n	800a1f0 <__multiply+0x98>
 800a1ac:	f107 0114 	add.w	r1, r7, #20
 800a1b0:	f104 0214 	add.w	r2, r4, #20
 800a1b4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a1b8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a1bc:	9302      	str	r3, [sp, #8]
 800a1be:	1b13      	subs	r3, r2, r4
 800a1c0:	3b15      	subs	r3, #21
 800a1c2:	f023 0303 	bic.w	r3, r3, #3
 800a1c6:	3304      	adds	r3, #4
 800a1c8:	f104 0715 	add.w	r7, r4, #21
 800a1cc:	42ba      	cmp	r2, r7
 800a1ce:	bf38      	it	cc
 800a1d0:	2304      	movcc	r3, #4
 800a1d2:	9301      	str	r3, [sp, #4]
 800a1d4:	9b02      	ldr	r3, [sp, #8]
 800a1d6:	9103      	str	r1, [sp, #12]
 800a1d8:	428b      	cmp	r3, r1
 800a1da:	d80c      	bhi.n	800a1f6 <__multiply+0x9e>
 800a1dc:	2e00      	cmp	r6, #0
 800a1de:	dd03      	ble.n	800a1e8 <__multiply+0x90>
 800a1e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d05b      	beq.n	800a2a0 <__multiply+0x148>
 800a1e8:	6106      	str	r6, [r0, #16]
 800a1ea:	b005      	add	sp, #20
 800a1ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1f0:	f843 2b04 	str.w	r2, [r3], #4
 800a1f4:	e7d8      	b.n	800a1a8 <__multiply+0x50>
 800a1f6:	f8b1 a000 	ldrh.w	sl, [r1]
 800a1fa:	f1ba 0f00 	cmp.w	sl, #0
 800a1fe:	d024      	beq.n	800a24a <__multiply+0xf2>
 800a200:	f104 0e14 	add.w	lr, r4, #20
 800a204:	46a9      	mov	r9, r5
 800a206:	f04f 0c00 	mov.w	ip, #0
 800a20a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a20e:	f8d9 3000 	ldr.w	r3, [r9]
 800a212:	fa1f fb87 	uxth.w	fp, r7
 800a216:	b29b      	uxth	r3, r3
 800a218:	fb0a 330b 	mla	r3, sl, fp, r3
 800a21c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a220:	f8d9 7000 	ldr.w	r7, [r9]
 800a224:	4463      	add	r3, ip
 800a226:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a22a:	fb0a c70b 	mla	r7, sl, fp, ip
 800a22e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a232:	b29b      	uxth	r3, r3
 800a234:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a238:	4572      	cmp	r2, lr
 800a23a:	f849 3b04 	str.w	r3, [r9], #4
 800a23e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a242:	d8e2      	bhi.n	800a20a <__multiply+0xb2>
 800a244:	9b01      	ldr	r3, [sp, #4]
 800a246:	f845 c003 	str.w	ip, [r5, r3]
 800a24a:	9b03      	ldr	r3, [sp, #12]
 800a24c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a250:	3104      	adds	r1, #4
 800a252:	f1b9 0f00 	cmp.w	r9, #0
 800a256:	d021      	beq.n	800a29c <__multiply+0x144>
 800a258:	682b      	ldr	r3, [r5, #0]
 800a25a:	f104 0c14 	add.w	ip, r4, #20
 800a25e:	46ae      	mov	lr, r5
 800a260:	f04f 0a00 	mov.w	sl, #0
 800a264:	f8bc b000 	ldrh.w	fp, [ip]
 800a268:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a26c:	fb09 770b 	mla	r7, r9, fp, r7
 800a270:	4457      	add	r7, sl
 800a272:	b29b      	uxth	r3, r3
 800a274:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a278:	f84e 3b04 	str.w	r3, [lr], #4
 800a27c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a280:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a284:	f8be 3000 	ldrh.w	r3, [lr]
 800a288:	fb09 330a 	mla	r3, r9, sl, r3
 800a28c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a290:	4562      	cmp	r2, ip
 800a292:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a296:	d8e5      	bhi.n	800a264 <__multiply+0x10c>
 800a298:	9f01      	ldr	r7, [sp, #4]
 800a29a:	51eb      	str	r3, [r5, r7]
 800a29c:	3504      	adds	r5, #4
 800a29e:	e799      	b.n	800a1d4 <__multiply+0x7c>
 800a2a0:	3e01      	subs	r6, #1
 800a2a2:	e79b      	b.n	800a1dc <__multiply+0x84>
 800a2a4:	0800dee1 	.word	0x0800dee1
 800a2a8:	0800def2 	.word	0x0800def2

0800a2ac <__pow5mult>:
 800a2ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2b0:	4615      	mov	r5, r2
 800a2b2:	f012 0203 	ands.w	r2, r2, #3
 800a2b6:	4607      	mov	r7, r0
 800a2b8:	460e      	mov	r6, r1
 800a2ba:	d007      	beq.n	800a2cc <__pow5mult+0x20>
 800a2bc:	4c25      	ldr	r4, [pc, #148]	@ (800a354 <__pow5mult+0xa8>)
 800a2be:	3a01      	subs	r2, #1
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a2c6:	f7ff fe55 	bl	8009f74 <__multadd>
 800a2ca:	4606      	mov	r6, r0
 800a2cc:	10ad      	asrs	r5, r5, #2
 800a2ce:	d03d      	beq.n	800a34c <__pow5mult+0xa0>
 800a2d0:	69fc      	ldr	r4, [r7, #28]
 800a2d2:	b97c      	cbnz	r4, 800a2f4 <__pow5mult+0x48>
 800a2d4:	2010      	movs	r0, #16
 800a2d6:	f7ff fd35 	bl	8009d44 <malloc>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	61f8      	str	r0, [r7, #28]
 800a2de:	b928      	cbnz	r0, 800a2ec <__pow5mult+0x40>
 800a2e0:	4b1d      	ldr	r3, [pc, #116]	@ (800a358 <__pow5mult+0xac>)
 800a2e2:	481e      	ldr	r0, [pc, #120]	@ (800a35c <__pow5mult+0xb0>)
 800a2e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a2e8:	f001 fb46 	bl	800b978 <__assert_func>
 800a2ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a2f0:	6004      	str	r4, [r0, #0]
 800a2f2:	60c4      	str	r4, [r0, #12]
 800a2f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a2f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a2fc:	b94c      	cbnz	r4, 800a312 <__pow5mult+0x66>
 800a2fe:	f240 2171 	movw	r1, #625	@ 0x271
 800a302:	4638      	mov	r0, r7
 800a304:	f7ff ff12 	bl	800a12c <__i2b>
 800a308:	2300      	movs	r3, #0
 800a30a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a30e:	4604      	mov	r4, r0
 800a310:	6003      	str	r3, [r0, #0]
 800a312:	f04f 0900 	mov.w	r9, #0
 800a316:	07eb      	lsls	r3, r5, #31
 800a318:	d50a      	bpl.n	800a330 <__pow5mult+0x84>
 800a31a:	4631      	mov	r1, r6
 800a31c:	4622      	mov	r2, r4
 800a31e:	4638      	mov	r0, r7
 800a320:	f7ff ff1a 	bl	800a158 <__multiply>
 800a324:	4631      	mov	r1, r6
 800a326:	4680      	mov	r8, r0
 800a328:	4638      	mov	r0, r7
 800a32a:	f7ff fe01 	bl	8009f30 <_Bfree>
 800a32e:	4646      	mov	r6, r8
 800a330:	106d      	asrs	r5, r5, #1
 800a332:	d00b      	beq.n	800a34c <__pow5mult+0xa0>
 800a334:	6820      	ldr	r0, [r4, #0]
 800a336:	b938      	cbnz	r0, 800a348 <__pow5mult+0x9c>
 800a338:	4622      	mov	r2, r4
 800a33a:	4621      	mov	r1, r4
 800a33c:	4638      	mov	r0, r7
 800a33e:	f7ff ff0b 	bl	800a158 <__multiply>
 800a342:	6020      	str	r0, [r4, #0]
 800a344:	f8c0 9000 	str.w	r9, [r0]
 800a348:	4604      	mov	r4, r0
 800a34a:	e7e4      	b.n	800a316 <__pow5mult+0x6a>
 800a34c:	4630      	mov	r0, r6
 800a34e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a352:	bf00      	nop
 800a354:	0800df4c 	.word	0x0800df4c
 800a358:	0800de72 	.word	0x0800de72
 800a35c:	0800def2 	.word	0x0800def2

0800a360 <__lshift>:
 800a360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a364:	460c      	mov	r4, r1
 800a366:	6849      	ldr	r1, [r1, #4]
 800a368:	6923      	ldr	r3, [r4, #16]
 800a36a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a36e:	68a3      	ldr	r3, [r4, #8]
 800a370:	4607      	mov	r7, r0
 800a372:	4691      	mov	r9, r2
 800a374:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a378:	f108 0601 	add.w	r6, r8, #1
 800a37c:	42b3      	cmp	r3, r6
 800a37e:	db0b      	blt.n	800a398 <__lshift+0x38>
 800a380:	4638      	mov	r0, r7
 800a382:	f7ff fd95 	bl	8009eb0 <_Balloc>
 800a386:	4605      	mov	r5, r0
 800a388:	b948      	cbnz	r0, 800a39e <__lshift+0x3e>
 800a38a:	4602      	mov	r2, r0
 800a38c:	4b28      	ldr	r3, [pc, #160]	@ (800a430 <__lshift+0xd0>)
 800a38e:	4829      	ldr	r0, [pc, #164]	@ (800a434 <__lshift+0xd4>)
 800a390:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a394:	f001 faf0 	bl	800b978 <__assert_func>
 800a398:	3101      	adds	r1, #1
 800a39a:	005b      	lsls	r3, r3, #1
 800a39c:	e7ee      	b.n	800a37c <__lshift+0x1c>
 800a39e:	2300      	movs	r3, #0
 800a3a0:	f100 0114 	add.w	r1, r0, #20
 800a3a4:	f100 0210 	add.w	r2, r0, #16
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	4553      	cmp	r3, sl
 800a3ac:	db33      	blt.n	800a416 <__lshift+0xb6>
 800a3ae:	6920      	ldr	r0, [r4, #16]
 800a3b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a3b4:	f104 0314 	add.w	r3, r4, #20
 800a3b8:	f019 091f 	ands.w	r9, r9, #31
 800a3bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a3c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a3c4:	d02b      	beq.n	800a41e <__lshift+0xbe>
 800a3c6:	f1c9 0e20 	rsb	lr, r9, #32
 800a3ca:	468a      	mov	sl, r1
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	6818      	ldr	r0, [r3, #0]
 800a3d0:	fa00 f009 	lsl.w	r0, r0, r9
 800a3d4:	4310      	orrs	r0, r2
 800a3d6:	f84a 0b04 	str.w	r0, [sl], #4
 800a3da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3de:	459c      	cmp	ip, r3
 800a3e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a3e4:	d8f3      	bhi.n	800a3ce <__lshift+0x6e>
 800a3e6:	ebac 0304 	sub.w	r3, ip, r4
 800a3ea:	3b15      	subs	r3, #21
 800a3ec:	f023 0303 	bic.w	r3, r3, #3
 800a3f0:	3304      	adds	r3, #4
 800a3f2:	f104 0015 	add.w	r0, r4, #21
 800a3f6:	4584      	cmp	ip, r0
 800a3f8:	bf38      	it	cc
 800a3fa:	2304      	movcc	r3, #4
 800a3fc:	50ca      	str	r2, [r1, r3]
 800a3fe:	b10a      	cbz	r2, 800a404 <__lshift+0xa4>
 800a400:	f108 0602 	add.w	r6, r8, #2
 800a404:	3e01      	subs	r6, #1
 800a406:	4638      	mov	r0, r7
 800a408:	612e      	str	r6, [r5, #16]
 800a40a:	4621      	mov	r1, r4
 800a40c:	f7ff fd90 	bl	8009f30 <_Bfree>
 800a410:	4628      	mov	r0, r5
 800a412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a416:	f842 0f04 	str.w	r0, [r2, #4]!
 800a41a:	3301      	adds	r3, #1
 800a41c:	e7c5      	b.n	800a3aa <__lshift+0x4a>
 800a41e:	3904      	subs	r1, #4
 800a420:	f853 2b04 	ldr.w	r2, [r3], #4
 800a424:	f841 2f04 	str.w	r2, [r1, #4]!
 800a428:	459c      	cmp	ip, r3
 800a42a:	d8f9      	bhi.n	800a420 <__lshift+0xc0>
 800a42c:	e7ea      	b.n	800a404 <__lshift+0xa4>
 800a42e:	bf00      	nop
 800a430:	0800dee1 	.word	0x0800dee1
 800a434:	0800def2 	.word	0x0800def2

0800a438 <__mcmp>:
 800a438:	690a      	ldr	r2, [r1, #16]
 800a43a:	4603      	mov	r3, r0
 800a43c:	6900      	ldr	r0, [r0, #16]
 800a43e:	1a80      	subs	r0, r0, r2
 800a440:	b530      	push	{r4, r5, lr}
 800a442:	d10e      	bne.n	800a462 <__mcmp+0x2a>
 800a444:	3314      	adds	r3, #20
 800a446:	3114      	adds	r1, #20
 800a448:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a44c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a450:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a454:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a458:	4295      	cmp	r5, r2
 800a45a:	d003      	beq.n	800a464 <__mcmp+0x2c>
 800a45c:	d205      	bcs.n	800a46a <__mcmp+0x32>
 800a45e:	f04f 30ff 	mov.w	r0, #4294967295
 800a462:	bd30      	pop	{r4, r5, pc}
 800a464:	42a3      	cmp	r3, r4
 800a466:	d3f3      	bcc.n	800a450 <__mcmp+0x18>
 800a468:	e7fb      	b.n	800a462 <__mcmp+0x2a>
 800a46a:	2001      	movs	r0, #1
 800a46c:	e7f9      	b.n	800a462 <__mcmp+0x2a>
	...

0800a470 <__mdiff>:
 800a470:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a474:	4689      	mov	r9, r1
 800a476:	4606      	mov	r6, r0
 800a478:	4611      	mov	r1, r2
 800a47a:	4648      	mov	r0, r9
 800a47c:	4614      	mov	r4, r2
 800a47e:	f7ff ffdb 	bl	800a438 <__mcmp>
 800a482:	1e05      	subs	r5, r0, #0
 800a484:	d112      	bne.n	800a4ac <__mdiff+0x3c>
 800a486:	4629      	mov	r1, r5
 800a488:	4630      	mov	r0, r6
 800a48a:	f7ff fd11 	bl	8009eb0 <_Balloc>
 800a48e:	4602      	mov	r2, r0
 800a490:	b928      	cbnz	r0, 800a49e <__mdiff+0x2e>
 800a492:	4b3f      	ldr	r3, [pc, #252]	@ (800a590 <__mdiff+0x120>)
 800a494:	f240 2137 	movw	r1, #567	@ 0x237
 800a498:	483e      	ldr	r0, [pc, #248]	@ (800a594 <__mdiff+0x124>)
 800a49a:	f001 fa6d 	bl	800b978 <__assert_func>
 800a49e:	2301      	movs	r3, #1
 800a4a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a4a4:	4610      	mov	r0, r2
 800a4a6:	b003      	add	sp, #12
 800a4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ac:	bfbc      	itt	lt
 800a4ae:	464b      	movlt	r3, r9
 800a4b0:	46a1      	movlt	r9, r4
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a4b8:	bfba      	itte	lt
 800a4ba:	461c      	movlt	r4, r3
 800a4bc:	2501      	movlt	r5, #1
 800a4be:	2500      	movge	r5, #0
 800a4c0:	f7ff fcf6 	bl	8009eb0 <_Balloc>
 800a4c4:	4602      	mov	r2, r0
 800a4c6:	b918      	cbnz	r0, 800a4d0 <__mdiff+0x60>
 800a4c8:	4b31      	ldr	r3, [pc, #196]	@ (800a590 <__mdiff+0x120>)
 800a4ca:	f240 2145 	movw	r1, #581	@ 0x245
 800a4ce:	e7e3      	b.n	800a498 <__mdiff+0x28>
 800a4d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a4d4:	6926      	ldr	r6, [r4, #16]
 800a4d6:	60c5      	str	r5, [r0, #12]
 800a4d8:	f109 0310 	add.w	r3, r9, #16
 800a4dc:	f109 0514 	add.w	r5, r9, #20
 800a4e0:	f104 0e14 	add.w	lr, r4, #20
 800a4e4:	f100 0b14 	add.w	fp, r0, #20
 800a4e8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a4ec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a4f0:	9301      	str	r3, [sp, #4]
 800a4f2:	46d9      	mov	r9, fp
 800a4f4:	f04f 0c00 	mov.w	ip, #0
 800a4f8:	9b01      	ldr	r3, [sp, #4]
 800a4fa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a4fe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a502:	9301      	str	r3, [sp, #4]
 800a504:	fa1f f38a 	uxth.w	r3, sl
 800a508:	4619      	mov	r1, r3
 800a50a:	b283      	uxth	r3, r0
 800a50c:	1acb      	subs	r3, r1, r3
 800a50e:	0c00      	lsrs	r0, r0, #16
 800a510:	4463      	add	r3, ip
 800a512:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a516:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a51a:	b29b      	uxth	r3, r3
 800a51c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a520:	4576      	cmp	r6, lr
 800a522:	f849 3b04 	str.w	r3, [r9], #4
 800a526:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a52a:	d8e5      	bhi.n	800a4f8 <__mdiff+0x88>
 800a52c:	1b33      	subs	r3, r6, r4
 800a52e:	3b15      	subs	r3, #21
 800a530:	f023 0303 	bic.w	r3, r3, #3
 800a534:	3415      	adds	r4, #21
 800a536:	3304      	adds	r3, #4
 800a538:	42a6      	cmp	r6, r4
 800a53a:	bf38      	it	cc
 800a53c:	2304      	movcc	r3, #4
 800a53e:	441d      	add	r5, r3
 800a540:	445b      	add	r3, fp
 800a542:	461e      	mov	r6, r3
 800a544:	462c      	mov	r4, r5
 800a546:	4544      	cmp	r4, r8
 800a548:	d30e      	bcc.n	800a568 <__mdiff+0xf8>
 800a54a:	f108 0103 	add.w	r1, r8, #3
 800a54e:	1b49      	subs	r1, r1, r5
 800a550:	f021 0103 	bic.w	r1, r1, #3
 800a554:	3d03      	subs	r5, #3
 800a556:	45a8      	cmp	r8, r5
 800a558:	bf38      	it	cc
 800a55a:	2100      	movcc	r1, #0
 800a55c:	440b      	add	r3, r1
 800a55e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a562:	b191      	cbz	r1, 800a58a <__mdiff+0x11a>
 800a564:	6117      	str	r7, [r2, #16]
 800a566:	e79d      	b.n	800a4a4 <__mdiff+0x34>
 800a568:	f854 1b04 	ldr.w	r1, [r4], #4
 800a56c:	46e6      	mov	lr, ip
 800a56e:	0c08      	lsrs	r0, r1, #16
 800a570:	fa1c fc81 	uxtah	ip, ip, r1
 800a574:	4471      	add	r1, lr
 800a576:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a57a:	b289      	uxth	r1, r1
 800a57c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a580:	f846 1b04 	str.w	r1, [r6], #4
 800a584:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a588:	e7dd      	b.n	800a546 <__mdiff+0xd6>
 800a58a:	3f01      	subs	r7, #1
 800a58c:	e7e7      	b.n	800a55e <__mdiff+0xee>
 800a58e:	bf00      	nop
 800a590:	0800dee1 	.word	0x0800dee1
 800a594:	0800def2 	.word	0x0800def2

0800a598 <__ulp>:
 800a598:	b082      	sub	sp, #8
 800a59a:	ed8d 0b00 	vstr	d0, [sp]
 800a59e:	9a01      	ldr	r2, [sp, #4]
 800a5a0:	4b0f      	ldr	r3, [pc, #60]	@ (800a5e0 <__ulp+0x48>)
 800a5a2:	4013      	ands	r3, r2
 800a5a4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	dc08      	bgt.n	800a5be <__ulp+0x26>
 800a5ac:	425b      	negs	r3, r3
 800a5ae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a5b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a5b6:	da04      	bge.n	800a5c2 <__ulp+0x2a>
 800a5b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a5bc:	4113      	asrs	r3, r2
 800a5be:	2200      	movs	r2, #0
 800a5c0:	e008      	b.n	800a5d4 <__ulp+0x3c>
 800a5c2:	f1a2 0314 	sub.w	r3, r2, #20
 800a5c6:	2b1e      	cmp	r3, #30
 800a5c8:	bfda      	itte	le
 800a5ca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a5ce:	40da      	lsrle	r2, r3
 800a5d0:	2201      	movgt	r2, #1
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	4619      	mov	r1, r3
 800a5d6:	4610      	mov	r0, r2
 800a5d8:	ec41 0b10 	vmov	d0, r0, r1
 800a5dc:	b002      	add	sp, #8
 800a5de:	4770      	bx	lr
 800a5e0:	7ff00000 	.word	0x7ff00000

0800a5e4 <__b2d>:
 800a5e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e8:	6906      	ldr	r6, [r0, #16]
 800a5ea:	f100 0814 	add.w	r8, r0, #20
 800a5ee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a5f2:	1f37      	subs	r7, r6, #4
 800a5f4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a5f8:	4610      	mov	r0, r2
 800a5fa:	f7ff fd4b 	bl	800a094 <__hi0bits>
 800a5fe:	f1c0 0320 	rsb	r3, r0, #32
 800a602:	280a      	cmp	r0, #10
 800a604:	600b      	str	r3, [r1, #0]
 800a606:	491b      	ldr	r1, [pc, #108]	@ (800a674 <__b2d+0x90>)
 800a608:	dc15      	bgt.n	800a636 <__b2d+0x52>
 800a60a:	f1c0 0c0b 	rsb	ip, r0, #11
 800a60e:	fa22 f30c 	lsr.w	r3, r2, ip
 800a612:	45b8      	cmp	r8, r7
 800a614:	ea43 0501 	orr.w	r5, r3, r1
 800a618:	bf34      	ite	cc
 800a61a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a61e:	2300      	movcs	r3, #0
 800a620:	3015      	adds	r0, #21
 800a622:	fa02 f000 	lsl.w	r0, r2, r0
 800a626:	fa23 f30c 	lsr.w	r3, r3, ip
 800a62a:	4303      	orrs	r3, r0
 800a62c:	461c      	mov	r4, r3
 800a62e:	ec45 4b10 	vmov	d0, r4, r5
 800a632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a636:	45b8      	cmp	r8, r7
 800a638:	bf3a      	itte	cc
 800a63a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a63e:	f1a6 0708 	subcc.w	r7, r6, #8
 800a642:	2300      	movcs	r3, #0
 800a644:	380b      	subs	r0, #11
 800a646:	d012      	beq.n	800a66e <__b2d+0x8a>
 800a648:	f1c0 0120 	rsb	r1, r0, #32
 800a64c:	fa23 f401 	lsr.w	r4, r3, r1
 800a650:	4082      	lsls	r2, r0
 800a652:	4322      	orrs	r2, r4
 800a654:	4547      	cmp	r7, r8
 800a656:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a65a:	bf8c      	ite	hi
 800a65c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a660:	2200      	movls	r2, #0
 800a662:	4083      	lsls	r3, r0
 800a664:	40ca      	lsrs	r2, r1
 800a666:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a66a:	4313      	orrs	r3, r2
 800a66c:	e7de      	b.n	800a62c <__b2d+0x48>
 800a66e:	ea42 0501 	orr.w	r5, r2, r1
 800a672:	e7db      	b.n	800a62c <__b2d+0x48>
 800a674:	3ff00000 	.word	0x3ff00000

0800a678 <__d2b>:
 800a678:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a67c:	460f      	mov	r7, r1
 800a67e:	2101      	movs	r1, #1
 800a680:	ec59 8b10 	vmov	r8, r9, d0
 800a684:	4616      	mov	r6, r2
 800a686:	f7ff fc13 	bl	8009eb0 <_Balloc>
 800a68a:	4604      	mov	r4, r0
 800a68c:	b930      	cbnz	r0, 800a69c <__d2b+0x24>
 800a68e:	4602      	mov	r2, r0
 800a690:	4b23      	ldr	r3, [pc, #140]	@ (800a720 <__d2b+0xa8>)
 800a692:	4824      	ldr	r0, [pc, #144]	@ (800a724 <__d2b+0xac>)
 800a694:	f240 310f 	movw	r1, #783	@ 0x30f
 800a698:	f001 f96e 	bl	800b978 <__assert_func>
 800a69c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a6a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a6a4:	b10d      	cbz	r5, 800a6aa <__d2b+0x32>
 800a6a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a6aa:	9301      	str	r3, [sp, #4]
 800a6ac:	f1b8 0300 	subs.w	r3, r8, #0
 800a6b0:	d023      	beq.n	800a6fa <__d2b+0x82>
 800a6b2:	4668      	mov	r0, sp
 800a6b4:	9300      	str	r3, [sp, #0]
 800a6b6:	f7ff fd0c 	bl	800a0d2 <__lo0bits>
 800a6ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a6be:	b1d0      	cbz	r0, 800a6f6 <__d2b+0x7e>
 800a6c0:	f1c0 0320 	rsb	r3, r0, #32
 800a6c4:	fa02 f303 	lsl.w	r3, r2, r3
 800a6c8:	430b      	orrs	r3, r1
 800a6ca:	40c2      	lsrs	r2, r0
 800a6cc:	6163      	str	r3, [r4, #20]
 800a6ce:	9201      	str	r2, [sp, #4]
 800a6d0:	9b01      	ldr	r3, [sp, #4]
 800a6d2:	61a3      	str	r3, [r4, #24]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	bf0c      	ite	eq
 800a6d8:	2201      	moveq	r2, #1
 800a6da:	2202      	movne	r2, #2
 800a6dc:	6122      	str	r2, [r4, #16]
 800a6de:	b1a5      	cbz	r5, 800a70a <__d2b+0x92>
 800a6e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a6e4:	4405      	add	r5, r0
 800a6e6:	603d      	str	r5, [r7, #0]
 800a6e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a6ec:	6030      	str	r0, [r6, #0]
 800a6ee:	4620      	mov	r0, r4
 800a6f0:	b003      	add	sp, #12
 800a6f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6f6:	6161      	str	r1, [r4, #20]
 800a6f8:	e7ea      	b.n	800a6d0 <__d2b+0x58>
 800a6fa:	a801      	add	r0, sp, #4
 800a6fc:	f7ff fce9 	bl	800a0d2 <__lo0bits>
 800a700:	9b01      	ldr	r3, [sp, #4]
 800a702:	6163      	str	r3, [r4, #20]
 800a704:	3020      	adds	r0, #32
 800a706:	2201      	movs	r2, #1
 800a708:	e7e8      	b.n	800a6dc <__d2b+0x64>
 800a70a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a70e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a712:	6038      	str	r0, [r7, #0]
 800a714:	6918      	ldr	r0, [r3, #16]
 800a716:	f7ff fcbd 	bl	800a094 <__hi0bits>
 800a71a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a71e:	e7e5      	b.n	800a6ec <__d2b+0x74>
 800a720:	0800dee1 	.word	0x0800dee1
 800a724:	0800def2 	.word	0x0800def2

0800a728 <__ratio>:
 800a728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a72c:	b085      	sub	sp, #20
 800a72e:	e9cd 1000 	strd	r1, r0, [sp]
 800a732:	a902      	add	r1, sp, #8
 800a734:	f7ff ff56 	bl	800a5e4 <__b2d>
 800a738:	9800      	ldr	r0, [sp, #0]
 800a73a:	a903      	add	r1, sp, #12
 800a73c:	ec55 4b10 	vmov	r4, r5, d0
 800a740:	f7ff ff50 	bl	800a5e4 <__b2d>
 800a744:	9b01      	ldr	r3, [sp, #4]
 800a746:	6919      	ldr	r1, [r3, #16]
 800a748:	9b00      	ldr	r3, [sp, #0]
 800a74a:	691b      	ldr	r3, [r3, #16]
 800a74c:	1ac9      	subs	r1, r1, r3
 800a74e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a752:	1a9b      	subs	r3, r3, r2
 800a754:	ec5b ab10 	vmov	sl, fp, d0
 800a758:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	bfce      	itee	gt
 800a760:	462a      	movgt	r2, r5
 800a762:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a766:	465a      	movle	r2, fp
 800a768:	462f      	mov	r7, r5
 800a76a:	46d9      	mov	r9, fp
 800a76c:	bfcc      	ite	gt
 800a76e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a772:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a776:	464b      	mov	r3, r9
 800a778:	4652      	mov	r2, sl
 800a77a:	4620      	mov	r0, r4
 800a77c:	4639      	mov	r1, r7
 800a77e:	f7f6 f86d 	bl	800085c <__aeabi_ddiv>
 800a782:	ec41 0b10 	vmov	d0, r0, r1
 800a786:	b005      	add	sp, #20
 800a788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a78c <__copybits>:
 800a78c:	3901      	subs	r1, #1
 800a78e:	b570      	push	{r4, r5, r6, lr}
 800a790:	1149      	asrs	r1, r1, #5
 800a792:	6914      	ldr	r4, [r2, #16]
 800a794:	3101      	adds	r1, #1
 800a796:	f102 0314 	add.w	r3, r2, #20
 800a79a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a79e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a7a2:	1f05      	subs	r5, r0, #4
 800a7a4:	42a3      	cmp	r3, r4
 800a7a6:	d30c      	bcc.n	800a7c2 <__copybits+0x36>
 800a7a8:	1aa3      	subs	r3, r4, r2
 800a7aa:	3b11      	subs	r3, #17
 800a7ac:	f023 0303 	bic.w	r3, r3, #3
 800a7b0:	3211      	adds	r2, #17
 800a7b2:	42a2      	cmp	r2, r4
 800a7b4:	bf88      	it	hi
 800a7b6:	2300      	movhi	r3, #0
 800a7b8:	4418      	add	r0, r3
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	4288      	cmp	r0, r1
 800a7be:	d305      	bcc.n	800a7cc <__copybits+0x40>
 800a7c0:	bd70      	pop	{r4, r5, r6, pc}
 800a7c2:	f853 6b04 	ldr.w	r6, [r3], #4
 800a7c6:	f845 6f04 	str.w	r6, [r5, #4]!
 800a7ca:	e7eb      	b.n	800a7a4 <__copybits+0x18>
 800a7cc:	f840 3b04 	str.w	r3, [r0], #4
 800a7d0:	e7f4      	b.n	800a7bc <__copybits+0x30>

0800a7d2 <__any_on>:
 800a7d2:	f100 0214 	add.w	r2, r0, #20
 800a7d6:	6900      	ldr	r0, [r0, #16]
 800a7d8:	114b      	asrs	r3, r1, #5
 800a7da:	4298      	cmp	r0, r3
 800a7dc:	b510      	push	{r4, lr}
 800a7de:	db11      	blt.n	800a804 <__any_on+0x32>
 800a7e0:	dd0a      	ble.n	800a7f8 <__any_on+0x26>
 800a7e2:	f011 011f 	ands.w	r1, r1, #31
 800a7e6:	d007      	beq.n	800a7f8 <__any_on+0x26>
 800a7e8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a7ec:	fa24 f001 	lsr.w	r0, r4, r1
 800a7f0:	fa00 f101 	lsl.w	r1, r0, r1
 800a7f4:	428c      	cmp	r4, r1
 800a7f6:	d10b      	bne.n	800a810 <__any_on+0x3e>
 800a7f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d803      	bhi.n	800a808 <__any_on+0x36>
 800a800:	2000      	movs	r0, #0
 800a802:	bd10      	pop	{r4, pc}
 800a804:	4603      	mov	r3, r0
 800a806:	e7f7      	b.n	800a7f8 <__any_on+0x26>
 800a808:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a80c:	2900      	cmp	r1, #0
 800a80e:	d0f5      	beq.n	800a7fc <__any_on+0x2a>
 800a810:	2001      	movs	r0, #1
 800a812:	e7f6      	b.n	800a802 <__any_on+0x30>

0800a814 <sulp>:
 800a814:	b570      	push	{r4, r5, r6, lr}
 800a816:	4604      	mov	r4, r0
 800a818:	460d      	mov	r5, r1
 800a81a:	ec45 4b10 	vmov	d0, r4, r5
 800a81e:	4616      	mov	r6, r2
 800a820:	f7ff feba 	bl	800a598 <__ulp>
 800a824:	ec51 0b10 	vmov	r0, r1, d0
 800a828:	b17e      	cbz	r6, 800a84a <sulp+0x36>
 800a82a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a82e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a832:	2b00      	cmp	r3, #0
 800a834:	dd09      	ble.n	800a84a <sulp+0x36>
 800a836:	051b      	lsls	r3, r3, #20
 800a838:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a83c:	2400      	movs	r4, #0
 800a83e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a842:	4622      	mov	r2, r4
 800a844:	462b      	mov	r3, r5
 800a846:	f7f5 fedf 	bl	8000608 <__aeabi_dmul>
 800a84a:	ec41 0b10 	vmov	d0, r0, r1
 800a84e:	bd70      	pop	{r4, r5, r6, pc}

0800a850 <_strtod_l>:
 800a850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a854:	b09f      	sub	sp, #124	@ 0x7c
 800a856:	460c      	mov	r4, r1
 800a858:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a85a:	2200      	movs	r2, #0
 800a85c:	921a      	str	r2, [sp, #104]	@ 0x68
 800a85e:	9005      	str	r0, [sp, #20]
 800a860:	f04f 0a00 	mov.w	sl, #0
 800a864:	f04f 0b00 	mov.w	fp, #0
 800a868:	460a      	mov	r2, r1
 800a86a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a86c:	7811      	ldrb	r1, [r2, #0]
 800a86e:	292b      	cmp	r1, #43	@ 0x2b
 800a870:	d04a      	beq.n	800a908 <_strtod_l+0xb8>
 800a872:	d838      	bhi.n	800a8e6 <_strtod_l+0x96>
 800a874:	290d      	cmp	r1, #13
 800a876:	d832      	bhi.n	800a8de <_strtod_l+0x8e>
 800a878:	2908      	cmp	r1, #8
 800a87a:	d832      	bhi.n	800a8e2 <_strtod_l+0x92>
 800a87c:	2900      	cmp	r1, #0
 800a87e:	d03b      	beq.n	800a8f8 <_strtod_l+0xa8>
 800a880:	2200      	movs	r2, #0
 800a882:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a884:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a886:	782a      	ldrb	r2, [r5, #0]
 800a888:	2a30      	cmp	r2, #48	@ 0x30
 800a88a:	f040 80b3 	bne.w	800a9f4 <_strtod_l+0x1a4>
 800a88e:	786a      	ldrb	r2, [r5, #1]
 800a890:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a894:	2a58      	cmp	r2, #88	@ 0x58
 800a896:	d16e      	bne.n	800a976 <_strtod_l+0x126>
 800a898:	9302      	str	r3, [sp, #8]
 800a89a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a89c:	9301      	str	r3, [sp, #4]
 800a89e:	ab1a      	add	r3, sp, #104	@ 0x68
 800a8a0:	9300      	str	r3, [sp, #0]
 800a8a2:	4a8e      	ldr	r2, [pc, #568]	@ (800aadc <_strtod_l+0x28c>)
 800a8a4:	9805      	ldr	r0, [sp, #20]
 800a8a6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a8a8:	a919      	add	r1, sp, #100	@ 0x64
 800a8aa:	f001 f8ff 	bl	800baac <__gethex>
 800a8ae:	f010 060f 	ands.w	r6, r0, #15
 800a8b2:	4604      	mov	r4, r0
 800a8b4:	d005      	beq.n	800a8c2 <_strtod_l+0x72>
 800a8b6:	2e06      	cmp	r6, #6
 800a8b8:	d128      	bne.n	800a90c <_strtod_l+0xbc>
 800a8ba:	3501      	adds	r5, #1
 800a8bc:	2300      	movs	r3, #0
 800a8be:	9519      	str	r5, [sp, #100]	@ 0x64
 800a8c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a8c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	f040 858e 	bne.w	800b3e6 <_strtod_l+0xb96>
 800a8ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8cc:	b1cb      	cbz	r3, 800a902 <_strtod_l+0xb2>
 800a8ce:	4652      	mov	r2, sl
 800a8d0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a8d4:	ec43 2b10 	vmov	d0, r2, r3
 800a8d8:	b01f      	add	sp, #124	@ 0x7c
 800a8da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8de:	2920      	cmp	r1, #32
 800a8e0:	d1ce      	bne.n	800a880 <_strtod_l+0x30>
 800a8e2:	3201      	adds	r2, #1
 800a8e4:	e7c1      	b.n	800a86a <_strtod_l+0x1a>
 800a8e6:	292d      	cmp	r1, #45	@ 0x2d
 800a8e8:	d1ca      	bne.n	800a880 <_strtod_l+0x30>
 800a8ea:	2101      	movs	r1, #1
 800a8ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a8ee:	1c51      	adds	r1, r2, #1
 800a8f0:	9119      	str	r1, [sp, #100]	@ 0x64
 800a8f2:	7852      	ldrb	r2, [r2, #1]
 800a8f4:	2a00      	cmp	r2, #0
 800a8f6:	d1c5      	bne.n	800a884 <_strtod_l+0x34>
 800a8f8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a8fa:	9419      	str	r4, [sp, #100]	@ 0x64
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	f040 8570 	bne.w	800b3e2 <_strtod_l+0xb92>
 800a902:	4652      	mov	r2, sl
 800a904:	465b      	mov	r3, fp
 800a906:	e7e5      	b.n	800a8d4 <_strtod_l+0x84>
 800a908:	2100      	movs	r1, #0
 800a90a:	e7ef      	b.n	800a8ec <_strtod_l+0x9c>
 800a90c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a90e:	b13a      	cbz	r2, 800a920 <_strtod_l+0xd0>
 800a910:	2135      	movs	r1, #53	@ 0x35
 800a912:	a81c      	add	r0, sp, #112	@ 0x70
 800a914:	f7ff ff3a 	bl	800a78c <__copybits>
 800a918:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a91a:	9805      	ldr	r0, [sp, #20]
 800a91c:	f7ff fb08 	bl	8009f30 <_Bfree>
 800a920:	3e01      	subs	r6, #1
 800a922:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a924:	2e04      	cmp	r6, #4
 800a926:	d806      	bhi.n	800a936 <_strtod_l+0xe6>
 800a928:	e8df f006 	tbb	[pc, r6]
 800a92c:	201d0314 	.word	0x201d0314
 800a930:	14          	.byte	0x14
 800a931:	00          	.byte	0x00
 800a932:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a936:	05e1      	lsls	r1, r4, #23
 800a938:	bf48      	it	mi
 800a93a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a93e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a942:	0d1b      	lsrs	r3, r3, #20
 800a944:	051b      	lsls	r3, r3, #20
 800a946:	2b00      	cmp	r3, #0
 800a948:	d1bb      	bne.n	800a8c2 <_strtod_l+0x72>
 800a94a:	f7fe fb23 	bl	8008f94 <__errno>
 800a94e:	2322      	movs	r3, #34	@ 0x22
 800a950:	6003      	str	r3, [r0, #0]
 800a952:	e7b6      	b.n	800a8c2 <_strtod_l+0x72>
 800a954:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a958:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a95c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a960:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a964:	e7e7      	b.n	800a936 <_strtod_l+0xe6>
 800a966:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800aae4 <_strtod_l+0x294>
 800a96a:	e7e4      	b.n	800a936 <_strtod_l+0xe6>
 800a96c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a970:	f04f 3aff 	mov.w	sl, #4294967295
 800a974:	e7df      	b.n	800a936 <_strtod_l+0xe6>
 800a976:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a978:	1c5a      	adds	r2, r3, #1
 800a97a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a97c:	785b      	ldrb	r3, [r3, #1]
 800a97e:	2b30      	cmp	r3, #48	@ 0x30
 800a980:	d0f9      	beq.n	800a976 <_strtod_l+0x126>
 800a982:	2b00      	cmp	r3, #0
 800a984:	d09d      	beq.n	800a8c2 <_strtod_l+0x72>
 800a986:	2301      	movs	r3, #1
 800a988:	9309      	str	r3, [sp, #36]	@ 0x24
 800a98a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a98c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a98e:	2300      	movs	r3, #0
 800a990:	9308      	str	r3, [sp, #32]
 800a992:	930a      	str	r3, [sp, #40]	@ 0x28
 800a994:	461f      	mov	r7, r3
 800a996:	220a      	movs	r2, #10
 800a998:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a99a:	7805      	ldrb	r5, [r0, #0]
 800a99c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a9a0:	b2d9      	uxtb	r1, r3
 800a9a2:	2909      	cmp	r1, #9
 800a9a4:	d928      	bls.n	800a9f8 <_strtod_l+0x1a8>
 800a9a6:	494e      	ldr	r1, [pc, #312]	@ (800aae0 <_strtod_l+0x290>)
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	f000 ffbb 	bl	800b924 <strncmp>
 800a9ae:	2800      	cmp	r0, #0
 800a9b0:	d032      	beq.n	800aa18 <_strtod_l+0x1c8>
 800a9b2:	2000      	movs	r0, #0
 800a9b4:	462a      	mov	r2, r5
 800a9b6:	4681      	mov	r9, r0
 800a9b8:	463d      	mov	r5, r7
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	2a65      	cmp	r2, #101	@ 0x65
 800a9be:	d001      	beq.n	800a9c4 <_strtod_l+0x174>
 800a9c0:	2a45      	cmp	r2, #69	@ 0x45
 800a9c2:	d114      	bne.n	800a9ee <_strtod_l+0x19e>
 800a9c4:	b91d      	cbnz	r5, 800a9ce <_strtod_l+0x17e>
 800a9c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9c8:	4302      	orrs	r2, r0
 800a9ca:	d095      	beq.n	800a8f8 <_strtod_l+0xa8>
 800a9cc:	2500      	movs	r5, #0
 800a9ce:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a9d0:	1c62      	adds	r2, r4, #1
 800a9d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a9d4:	7862      	ldrb	r2, [r4, #1]
 800a9d6:	2a2b      	cmp	r2, #43	@ 0x2b
 800a9d8:	d077      	beq.n	800aaca <_strtod_l+0x27a>
 800a9da:	2a2d      	cmp	r2, #45	@ 0x2d
 800a9dc:	d07b      	beq.n	800aad6 <_strtod_l+0x286>
 800a9de:	f04f 0c00 	mov.w	ip, #0
 800a9e2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a9e6:	2909      	cmp	r1, #9
 800a9e8:	f240 8082 	bls.w	800aaf0 <_strtod_l+0x2a0>
 800a9ec:	9419      	str	r4, [sp, #100]	@ 0x64
 800a9ee:	f04f 0800 	mov.w	r8, #0
 800a9f2:	e0a2      	b.n	800ab3a <_strtod_l+0x2ea>
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	e7c7      	b.n	800a988 <_strtod_l+0x138>
 800a9f8:	2f08      	cmp	r7, #8
 800a9fa:	bfd5      	itete	le
 800a9fc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a9fe:	9908      	ldrgt	r1, [sp, #32]
 800aa00:	fb02 3301 	mlale	r3, r2, r1, r3
 800aa04:	fb02 3301 	mlagt	r3, r2, r1, r3
 800aa08:	f100 0001 	add.w	r0, r0, #1
 800aa0c:	bfd4      	ite	le
 800aa0e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800aa10:	9308      	strgt	r3, [sp, #32]
 800aa12:	3701      	adds	r7, #1
 800aa14:	9019      	str	r0, [sp, #100]	@ 0x64
 800aa16:	e7bf      	b.n	800a998 <_strtod_l+0x148>
 800aa18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa1a:	1c5a      	adds	r2, r3, #1
 800aa1c:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa1e:	785a      	ldrb	r2, [r3, #1]
 800aa20:	b37f      	cbz	r7, 800aa82 <_strtod_l+0x232>
 800aa22:	4681      	mov	r9, r0
 800aa24:	463d      	mov	r5, r7
 800aa26:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800aa2a:	2b09      	cmp	r3, #9
 800aa2c:	d912      	bls.n	800aa54 <_strtod_l+0x204>
 800aa2e:	2301      	movs	r3, #1
 800aa30:	e7c4      	b.n	800a9bc <_strtod_l+0x16c>
 800aa32:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa34:	1c5a      	adds	r2, r3, #1
 800aa36:	9219      	str	r2, [sp, #100]	@ 0x64
 800aa38:	785a      	ldrb	r2, [r3, #1]
 800aa3a:	3001      	adds	r0, #1
 800aa3c:	2a30      	cmp	r2, #48	@ 0x30
 800aa3e:	d0f8      	beq.n	800aa32 <_strtod_l+0x1e2>
 800aa40:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800aa44:	2b08      	cmp	r3, #8
 800aa46:	f200 84d3 	bhi.w	800b3f0 <_strtod_l+0xba0>
 800aa4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa4c:	930c      	str	r3, [sp, #48]	@ 0x30
 800aa4e:	4681      	mov	r9, r0
 800aa50:	2000      	movs	r0, #0
 800aa52:	4605      	mov	r5, r0
 800aa54:	3a30      	subs	r2, #48	@ 0x30
 800aa56:	f100 0301 	add.w	r3, r0, #1
 800aa5a:	d02a      	beq.n	800aab2 <_strtod_l+0x262>
 800aa5c:	4499      	add	r9, r3
 800aa5e:	eb00 0c05 	add.w	ip, r0, r5
 800aa62:	462b      	mov	r3, r5
 800aa64:	210a      	movs	r1, #10
 800aa66:	4563      	cmp	r3, ip
 800aa68:	d10d      	bne.n	800aa86 <_strtod_l+0x236>
 800aa6a:	1c69      	adds	r1, r5, #1
 800aa6c:	4401      	add	r1, r0
 800aa6e:	4428      	add	r0, r5
 800aa70:	2808      	cmp	r0, #8
 800aa72:	dc16      	bgt.n	800aaa2 <_strtod_l+0x252>
 800aa74:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aa76:	230a      	movs	r3, #10
 800aa78:	fb03 2300 	mla	r3, r3, r0, r2
 800aa7c:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa7e:	2300      	movs	r3, #0
 800aa80:	e018      	b.n	800aab4 <_strtod_l+0x264>
 800aa82:	4638      	mov	r0, r7
 800aa84:	e7da      	b.n	800aa3c <_strtod_l+0x1ec>
 800aa86:	2b08      	cmp	r3, #8
 800aa88:	f103 0301 	add.w	r3, r3, #1
 800aa8c:	dc03      	bgt.n	800aa96 <_strtod_l+0x246>
 800aa8e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800aa90:	434e      	muls	r6, r1
 800aa92:	960a      	str	r6, [sp, #40]	@ 0x28
 800aa94:	e7e7      	b.n	800aa66 <_strtod_l+0x216>
 800aa96:	2b10      	cmp	r3, #16
 800aa98:	bfde      	ittt	le
 800aa9a:	9e08      	ldrle	r6, [sp, #32]
 800aa9c:	434e      	mulle	r6, r1
 800aa9e:	9608      	strle	r6, [sp, #32]
 800aaa0:	e7e1      	b.n	800aa66 <_strtod_l+0x216>
 800aaa2:	280f      	cmp	r0, #15
 800aaa4:	dceb      	bgt.n	800aa7e <_strtod_l+0x22e>
 800aaa6:	9808      	ldr	r0, [sp, #32]
 800aaa8:	230a      	movs	r3, #10
 800aaaa:	fb03 2300 	mla	r3, r3, r0, r2
 800aaae:	9308      	str	r3, [sp, #32]
 800aab0:	e7e5      	b.n	800aa7e <_strtod_l+0x22e>
 800aab2:	4629      	mov	r1, r5
 800aab4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aab6:	1c50      	adds	r0, r2, #1
 800aab8:	9019      	str	r0, [sp, #100]	@ 0x64
 800aaba:	7852      	ldrb	r2, [r2, #1]
 800aabc:	4618      	mov	r0, r3
 800aabe:	460d      	mov	r5, r1
 800aac0:	e7b1      	b.n	800aa26 <_strtod_l+0x1d6>
 800aac2:	f04f 0900 	mov.w	r9, #0
 800aac6:	2301      	movs	r3, #1
 800aac8:	e77d      	b.n	800a9c6 <_strtod_l+0x176>
 800aaca:	f04f 0c00 	mov.w	ip, #0
 800aace:	1ca2      	adds	r2, r4, #2
 800aad0:	9219      	str	r2, [sp, #100]	@ 0x64
 800aad2:	78a2      	ldrb	r2, [r4, #2]
 800aad4:	e785      	b.n	800a9e2 <_strtod_l+0x192>
 800aad6:	f04f 0c01 	mov.w	ip, #1
 800aada:	e7f8      	b.n	800aace <_strtod_l+0x27e>
 800aadc:	0800e060 	.word	0x0800e060
 800aae0:	0800e048 	.word	0x0800e048
 800aae4:	7ff00000 	.word	0x7ff00000
 800aae8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aaea:	1c51      	adds	r1, r2, #1
 800aaec:	9119      	str	r1, [sp, #100]	@ 0x64
 800aaee:	7852      	ldrb	r2, [r2, #1]
 800aaf0:	2a30      	cmp	r2, #48	@ 0x30
 800aaf2:	d0f9      	beq.n	800aae8 <_strtod_l+0x298>
 800aaf4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800aaf8:	2908      	cmp	r1, #8
 800aafa:	f63f af78 	bhi.w	800a9ee <_strtod_l+0x19e>
 800aafe:	3a30      	subs	r2, #48	@ 0x30
 800ab00:	920e      	str	r2, [sp, #56]	@ 0x38
 800ab02:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab04:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ab06:	f04f 080a 	mov.w	r8, #10
 800ab0a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ab0c:	1c56      	adds	r6, r2, #1
 800ab0e:	9619      	str	r6, [sp, #100]	@ 0x64
 800ab10:	7852      	ldrb	r2, [r2, #1]
 800ab12:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ab16:	f1be 0f09 	cmp.w	lr, #9
 800ab1a:	d939      	bls.n	800ab90 <_strtod_l+0x340>
 800ab1c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ab1e:	1a76      	subs	r6, r6, r1
 800ab20:	2e08      	cmp	r6, #8
 800ab22:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ab26:	dc03      	bgt.n	800ab30 <_strtod_l+0x2e0>
 800ab28:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ab2a:	4588      	cmp	r8, r1
 800ab2c:	bfa8      	it	ge
 800ab2e:	4688      	movge	r8, r1
 800ab30:	f1bc 0f00 	cmp.w	ip, #0
 800ab34:	d001      	beq.n	800ab3a <_strtod_l+0x2ea>
 800ab36:	f1c8 0800 	rsb	r8, r8, #0
 800ab3a:	2d00      	cmp	r5, #0
 800ab3c:	d14e      	bne.n	800abdc <_strtod_l+0x38c>
 800ab3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab40:	4308      	orrs	r0, r1
 800ab42:	f47f aebe 	bne.w	800a8c2 <_strtod_l+0x72>
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	f47f aed6 	bne.w	800a8f8 <_strtod_l+0xa8>
 800ab4c:	2a69      	cmp	r2, #105	@ 0x69
 800ab4e:	d028      	beq.n	800aba2 <_strtod_l+0x352>
 800ab50:	dc25      	bgt.n	800ab9e <_strtod_l+0x34e>
 800ab52:	2a49      	cmp	r2, #73	@ 0x49
 800ab54:	d025      	beq.n	800aba2 <_strtod_l+0x352>
 800ab56:	2a4e      	cmp	r2, #78	@ 0x4e
 800ab58:	f47f aece 	bne.w	800a8f8 <_strtod_l+0xa8>
 800ab5c:	499b      	ldr	r1, [pc, #620]	@ (800adcc <_strtod_l+0x57c>)
 800ab5e:	a819      	add	r0, sp, #100	@ 0x64
 800ab60:	f001 f9c6 	bl	800bef0 <__match>
 800ab64:	2800      	cmp	r0, #0
 800ab66:	f43f aec7 	beq.w	800a8f8 <_strtod_l+0xa8>
 800ab6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ab6c:	781b      	ldrb	r3, [r3, #0]
 800ab6e:	2b28      	cmp	r3, #40	@ 0x28
 800ab70:	d12e      	bne.n	800abd0 <_strtod_l+0x380>
 800ab72:	4997      	ldr	r1, [pc, #604]	@ (800add0 <_strtod_l+0x580>)
 800ab74:	aa1c      	add	r2, sp, #112	@ 0x70
 800ab76:	a819      	add	r0, sp, #100	@ 0x64
 800ab78:	f001 f9ce 	bl	800bf18 <__hexnan>
 800ab7c:	2805      	cmp	r0, #5
 800ab7e:	d127      	bne.n	800abd0 <_strtod_l+0x380>
 800ab80:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ab82:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800ab86:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800ab8a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800ab8e:	e698      	b.n	800a8c2 <_strtod_l+0x72>
 800ab90:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800ab92:	fb08 2101 	mla	r1, r8, r1, r2
 800ab96:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800ab9a:	920e      	str	r2, [sp, #56]	@ 0x38
 800ab9c:	e7b5      	b.n	800ab0a <_strtod_l+0x2ba>
 800ab9e:	2a6e      	cmp	r2, #110	@ 0x6e
 800aba0:	e7da      	b.n	800ab58 <_strtod_l+0x308>
 800aba2:	498c      	ldr	r1, [pc, #560]	@ (800add4 <_strtod_l+0x584>)
 800aba4:	a819      	add	r0, sp, #100	@ 0x64
 800aba6:	f001 f9a3 	bl	800bef0 <__match>
 800abaa:	2800      	cmp	r0, #0
 800abac:	f43f aea4 	beq.w	800a8f8 <_strtod_l+0xa8>
 800abb0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800abb2:	4989      	ldr	r1, [pc, #548]	@ (800add8 <_strtod_l+0x588>)
 800abb4:	3b01      	subs	r3, #1
 800abb6:	a819      	add	r0, sp, #100	@ 0x64
 800abb8:	9319      	str	r3, [sp, #100]	@ 0x64
 800abba:	f001 f999 	bl	800bef0 <__match>
 800abbe:	b910      	cbnz	r0, 800abc6 <_strtod_l+0x376>
 800abc0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800abc2:	3301      	adds	r3, #1
 800abc4:	9319      	str	r3, [sp, #100]	@ 0x64
 800abc6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800ade8 <_strtod_l+0x598>
 800abca:	f04f 0a00 	mov.w	sl, #0
 800abce:	e678      	b.n	800a8c2 <_strtod_l+0x72>
 800abd0:	4882      	ldr	r0, [pc, #520]	@ (800addc <_strtod_l+0x58c>)
 800abd2:	f000 fec9 	bl	800b968 <nan>
 800abd6:	ec5b ab10 	vmov	sl, fp, d0
 800abda:	e672      	b.n	800a8c2 <_strtod_l+0x72>
 800abdc:	eba8 0309 	sub.w	r3, r8, r9
 800abe0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800abe2:	9309      	str	r3, [sp, #36]	@ 0x24
 800abe4:	2f00      	cmp	r7, #0
 800abe6:	bf08      	it	eq
 800abe8:	462f      	moveq	r7, r5
 800abea:	2d10      	cmp	r5, #16
 800abec:	462c      	mov	r4, r5
 800abee:	bfa8      	it	ge
 800abf0:	2410      	movge	r4, #16
 800abf2:	f7f5 fc8f 	bl	8000514 <__aeabi_ui2d>
 800abf6:	2d09      	cmp	r5, #9
 800abf8:	4682      	mov	sl, r0
 800abfa:	468b      	mov	fp, r1
 800abfc:	dc13      	bgt.n	800ac26 <_strtod_l+0x3d6>
 800abfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	f43f ae5e 	beq.w	800a8c2 <_strtod_l+0x72>
 800ac06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac08:	dd78      	ble.n	800acfc <_strtod_l+0x4ac>
 800ac0a:	2b16      	cmp	r3, #22
 800ac0c:	dc5f      	bgt.n	800acce <_strtod_l+0x47e>
 800ac0e:	4974      	ldr	r1, [pc, #464]	@ (800ade0 <_strtod_l+0x590>)
 800ac10:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac14:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac18:	4652      	mov	r2, sl
 800ac1a:	465b      	mov	r3, fp
 800ac1c:	f7f5 fcf4 	bl	8000608 <__aeabi_dmul>
 800ac20:	4682      	mov	sl, r0
 800ac22:	468b      	mov	fp, r1
 800ac24:	e64d      	b.n	800a8c2 <_strtod_l+0x72>
 800ac26:	4b6e      	ldr	r3, [pc, #440]	@ (800ade0 <_strtod_l+0x590>)
 800ac28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ac2c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ac30:	f7f5 fcea 	bl	8000608 <__aeabi_dmul>
 800ac34:	4682      	mov	sl, r0
 800ac36:	9808      	ldr	r0, [sp, #32]
 800ac38:	468b      	mov	fp, r1
 800ac3a:	f7f5 fc6b 	bl	8000514 <__aeabi_ui2d>
 800ac3e:	4602      	mov	r2, r0
 800ac40:	460b      	mov	r3, r1
 800ac42:	4650      	mov	r0, sl
 800ac44:	4659      	mov	r1, fp
 800ac46:	f7f5 fb29 	bl	800029c <__adddf3>
 800ac4a:	2d0f      	cmp	r5, #15
 800ac4c:	4682      	mov	sl, r0
 800ac4e:	468b      	mov	fp, r1
 800ac50:	ddd5      	ble.n	800abfe <_strtod_l+0x3ae>
 800ac52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac54:	1b2c      	subs	r4, r5, r4
 800ac56:	441c      	add	r4, r3
 800ac58:	2c00      	cmp	r4, #0
 800ac5a:	f340 8096 	ble.w	800ad8a <_strtod_l+0x53a>
 800ac5e:	f014 030f 	ands.w	r3, r4, #15
 800ac62:	d00a      	beq.n	800ac7a <_strtod_l+0x42a>
 800ac64:	495e      	ldr	r1, [pc, #376]	@ (800ade0 <_strtod_l+0x590>)
 800ac66:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac6a:	4652      	mov	r2, sl
 800ac6c:	465b      	mov	r3, fp
 800ac6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac72:	f7f5 fcc9 	bl	8000608 <__aeabi_dmul>
 800ac76:	4682      	mov	sl, r0
 800ac78:	468b      	mov	fp, r1
 800ac7a:	f034 040f 	bics.w	r4, r4, #15
 800ac7e:	d073      	beq.n	800ad68 <_strtod_l+0x518>
 800ac80:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ac84:	dd48      	ble.n	800ad18 <_strtod_l+0x4c8>
 800ac86:	2400      	movs	r4, #0
 800ac88:	46a0      	mov	r8, r4
 800ac8a:	940a      	str	r4, [sp, #40]	@ 0x28
 800ac8c:	46a1      	mov	r9, r4
 800ac8e:	9a05      	ldr	r2, [sp, #20]
 800ac90:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800ade8 <_strtod_l+0x598>
 800ac94:	2322      	movs	r3, #34	@ 0x22
 800ac96:	6013      	str	r3, [r2, #0]
 800ac98:	f04f 0a00 	mov.w	sl, #0
 800ac9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	f43f ae0f 	beq.w	800a8c2 <_strtod_l+0x72>
 800aca4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aca6:	9805      	ldr	r0, [sp, #20]
 800aca8:	f7ff f942 	bl	8009f30 <_Bfree>
 800acac:	9805      	ldr	r0, [sp, #20]
 800acae:	4649      	mov	r1, r9
 800acb0:	f7ff f93e 	bl	8009f30 <_Bfree>
 800acb4:	9805      	ldr	r0, [sp, #20]
 800acb6:	4641      	mov	r1, r8
 800acb8:	f7ff f93a 	bl	8009f30 <_Bfree>
 800acbc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800acbe:	9805      	ldr	r0, [sp, #20]
 800acc0:	f7ff f936 	bl	8009f30 <_Bfree>
 800acc4:	9805      	ldr	r0, [sp, #20]
 800acc6:	4621      	mov	r1, r4
 800acc8:	f7ff f932 	bl	8009f30 <_Bfree>
 800accc:	e5f9      	b.n	800a8c2 <_strtod_l+0x72>
 800acce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800acd0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800acd4:	4293      	cmp	r3, r2
 800acd6:	dbbc      	blt.n	800ac52 <_strtod_l+0x402>
 800acd8:	4c41      	ldr	r4, [pc, #260]	@ (800ade0 <_strtod_l+0x590>)
 800acda:	f1c5 050f 	rsb	r5, r5, #15
 800acde:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ace2:	4652      	mov	r2, sl
 800ace4:	465b      	mov	r3, fp
 800ace6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800acea:	f7f5 fc8d 	bl	8000608 <__aeabi_dmul>
 800acee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acf0:	1b5d      	subs	r5, r3, r5
 800acf2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800acf6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800acfa:	e78f      	b.n	800ac1c <_strtod_l+0x3cc>
 800acfc:	3316      	adds	r3, #22
 800acfe:	dba8      	blt.n	800ac52 <_strtod_l+0x402>
 800ad00:	4b37      	ldr	r3, [pc, #220]	@ (800ade0 <_strtod_l+0x590>)
 800ad02:	eba9 0808 	sub.w	r8, r9, r8
 800ad06:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800ad0a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800ad0e:	4650      	mov	r0, sl
 800ad10:	4659      	mov	r1, fp
 800ad12:	f7f5 fda3 	bl	800085c <__aeabi_ddiv>
 800ad16:	e783      	b.n	800ac20 <_strtod_l+0x3d0>
 800ad18:	4b32      	ldr	r3, [pc, #200]	@ (800ade4 <_strtod_l+0x594>)
 800ad1a:	9308      	str	r3, [sp, #32]
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	1124      	asrs	r4, r4, #4
 800ad20:	4650      	mov	r0, sl
 800ad22:	4659      	mov	r1, fp
 800ad24:	461e      	mov	r6, r3
 800ad26:	2c01      	cmp	r4, #1
 800ad28:	dc21      	bgt.n	800ad6e <_strtod_l+0x51e>
 800ad2a:	b10b      	cbz	r3, 800ad30 <_strtod_l+0x4e0>
 800ad2c:	4682      	mov	sl, r0
 800ad2e:	468b      	mov	fp, r1
 800ad30:	492c      	ldr	r1, [pc, #176]	@ (800ade4 <_strtod_l+0x594>)
 800ad32:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ad36:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ad3a:	4652      	mov	r2, sl
 800ad3c:	465b      	mov	r3, fp
 800ad3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad42:	f7f5 fc61 	bl	8000608 <__aeabi_dmul>
 800ad46:	4b28      	ldr	r3, [pc, #160]	@ (800ade8 <_strtod_l+0x598>)
 800ad48:	460a      	mov	r2, r1
 800ad4a:	400b      	ands	r3, r1
 800ad4c:	4927      	ldr	r1, [pc, #156]	@ (800adec <_strtod_l+0x59c>)
 800ad4e:	428b      	cmp	r3, r1
 800ad50:	4682      	mov	sl, r0
 800ad52:	d898      	bhi.n	800ac86 <_strtod_l+0x436>
 800ad54:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ad58:	428b      	cmp	r3, r1
 800ad5a:	bf86      	itte	hi
 800ad5c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800adf0 <_strtod_l+0x5a0>
 800ad60:	f04f 3aff 	movhi.w	sl, #4294967295
 800ad64:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ad68:	2300      	movs	r3, #0
 800ad6a:	9308      	str	r3, [sp, #32]
 800ad6c:	e07a      	b.n	800ae64 <_strtod_l+0x614>
 800ad6e:	07e2      	lsls	r2, r4, #31
 800ad70:	d505      	bpl.n	800ad7e <_strtod_l+0x52e>
 800ad72:	9b08      	ldr	r3, [sp, #32]
 800ad74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad78:	f7f5 fc46 	bl	8000608 <__aeabi_dmul>
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	9a08      	ldr	r2, [sp, #32]
 800ad80:	3208      	adds	r2, #8
 800ad82:	3601      	adds	r6, #1
 800ad84:	1064      	asrs	r4, r4, #1
 800ad86:	9208      	str	r2, [sp, #32]
 800ad88:	e7cd      	b.n	800ad26 <_strtod_l+0x4d6>
 800ad8a:	d0ed      	beq.n	800ad68 <_strtod_l+0x518>
 800ad8c:	4264      	negs	r4, r4
 800ad8e:	f014 020f 	ands.w	r2, r4, #15
 800ad92:	d00a      	beq.n	800adaa <_strtod_l+0x55a>
 800ad94:	4b12      	ldr	r3, [pc, #72]	@ (800ade0 <_strtod_l+0x590>)
 800ad96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad9a:	4650      	mov	r0, sl
 800ad9c:	4659      	mov	r1, fp
 800ad9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada2:	f7f5 fd5b 	bl	800085c <__aeabi_ddiv>
 800ada6:	4682      	mov	sl, r0
 800ada8:	468b      	mov	fp, r1
 800adaa:	1124      	asrs	r4, r4, #4
 800adac:	d0dc      	beq.n	800ad68 <_strtod_l+0x518>
 800adae:	2c1f      	cmp	r4, #31
 800adb0:	dd20      	ble.n	800adf4 <_strtod_l+0x5a4>
 800adb2:	2400      	movs	r4, #0
 800adb4:	46a0      	mov	r8, r4
 800adb6:	940a      	str	r4, [sp, #40]	@ 0x28
 800adb8:	46a1      	mov	r9, r4
 800adba:	9a05      	ldr	r2, [sp, #20]
 800adbc:	2322      	movs	r3, #34	@ 0x22
 800adbe:	f04f 0a00 	mov.w	sl, #0
 800adc2:	f04f 0b00 	mov.w	fp, #0
 800adc6:	6013      	str	r3, [r2, #0]
 800adc8:	e768      	b.n	800ac9c <_strtod_l+0x44c>
 800adca:	bf00      	nop
 800adcc:	0800de39 	.word	0x0800de39
 800add0:	0800e04c 	.word	0x0800e04c
 800add4:	0800de31 	.word	0x0800de31
 800add8:	0800de68 	.word	0x0800de68
 800addc:	0800e1f5 	.word	0x0800e1f5
 800ade0:	0800df80 	.word	0x0800df80
 800ade4:	0800df58 	.word	0x0800df58
 800ade8:	7ff00000 	.word	0x7ff00000
 800adec:	7ca00000 	.word	0x7ca00000
 800adf0:	7fefffff 	.word	0x7fefffff
 800adf4:	f014 0310 	ands.w	r3, r4, #16
 800adf8:	bf18      	it	ne
 800adfa:	236a      	movne	r3, #106	@ 0x6a
 800adfc:	4ea9      	ldr	r6, [pc, #676]	@ (800b0a4 <_strtod_l+0x854>)
 800adfe:	9308      	str	r3, [sp, #32]
 800ae00:	4650      	mov	r0, sl
 800ae02:	4659      	mov	r1, fp
 800ae04:	2300      	movs	r3, #0
 800ae06:	07e2      	lsls	r2, r4, #31
 800ae08:	d504      	bpl.n	800ae14 <_strtod_l+0x5c4>
 800ae0a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ae0e:	f7f5 fbfb 	bl	8000608 <__aeabi_dmul>
 800ae12:	2301      	movs	r3, #1
 800ae14:	1064      	asrs	r4, r4, #1
 800ae16:	f106 0608 	add.w	r6, r6, #8
 800ae1a:	d1f4      	bne.n	800ae06 <_strtod_l+0x5b6>
 800ae1c:	b10b      	cbz	r3, 800ae22 <_strtod_l+0x5d2>
 800ae1e:	4682      	mov	sl, r0
 800ae20:	468b      	mov	fp, r1
 800ae22:	9b08      	ldr	r3, [sp, #32]
 800ae24:	b1b3      	cbz	r3, 800ae54 <_strtod_l+0x604>
 800ae26:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ae2a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	4659      	mov	r1, fp
 800ae32:	dd0f      	ble.n	800ae54 <_strtod_l+0x604>
 800ae34:	2b1f      	cmp	r3, #31
 800ae36:	dd55      	ble.n	800aee4 <_strtod_l+0x694>
 800ae38:	2b34      	cmp	r3, #52	@ 0x34
 800ae3a:	bfde      	ittt	le
 800ae3c:	f04f 33ff 	movle.w	r3, #4294967295
 800ae40:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ae44:	4093      	lslle	r3, r2
 800ae46:	f04f 0a00 	mov.w	sl, #0
 800ae4a:	bfcc      	ite	gt
 800ae4c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ae50:	ea03 0b01 	andle.w	fp, r3, r1
 800ae54:	2200      	movs	r2, #0
 800ae56:	2300      	movs	r3, #0
 800ae58:	4650      	mov	r0, sl
 800ae5a:	4659      	mov	r1, fp
 800ae5c:	f7f5 fe3c 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae60:	2800      	cmp	r0, #0
 800ae62:	d1a6      	bne.n	800adb2 <_strtod_l+0x562>
 800ae64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae66:	9300      	str	r3, [sp, #0]
 800ae68:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ae6a:	9805      	ldr	r0, [sp, #20]
 800ae6c:	462b      	mov	r3, r5
 800ae6e:	463a      	mov	r2, r7
 800ae70:	f7ff f8c6 	bl	800a000 <__s2b>
 800ae74:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae76:	2800      	cmp	r0, #0
 800ae78:	f43f af05 	beq.w	800ac86 <_strtod_l+0x436>
 800ae7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae7e:	2a00      	cmp	r2, #0
 800ae80:	eba9 0308 	sub.w	r3, r9, r8
 800ae84:	bfa8      	it	ge
 800ae86:	2300      	movge	r3, #0
 800ae88:	9312      	str	r3, [sp, #72]	@ 0x48
 800ae8a:	2400      	movs	r4, #0
 800ae8c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ae90:	9316      	str	r3, [sp, #88]	@ 0x58
 800ae92:	46a0      	mov	r8, r4
 800ae94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae96:	9805      	ldr	r0, [sp, #20]
 800ae98:	6859      	ldr	r1, [r3, #4]
 800ae9a:	f7ff f809 	bl	8009eb0 <_Balloc>
 800ae9e:	4681      	mov	r9, r0
 800aea0:	2800      	cmp	r0, #0
 800aea2:	f43f aef4 	beq.w	800ac8e <_strtod_l+0x43e>
 800aea6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aea8:	691a      	ldr	r2, [r3, #16]
 800aeaa:	3202      	adds	r2, #2
 800aeac:	f103 010c 	add.w	r1, r3, #12
 800aeb0:	0092      	lsls	r2, r2, #2
 800aeb2:	300c      	adds	r0, #12
 800aeb4:	f7fe f89b 	bl	8008fee <memcpy>
 800aeb8:	ec4b ab10 	vmov	d0, sl, fp
 800aebc:	9805      	ldr	r0, [sp, #20]
 800aebe:	aa1c      	add	r2, sp, #112	@ 0x70
 800aec0:	a91b      	add	r1, sp, #108	@ 0x6c
 800aec2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800aec6:	f7ff fbd7 	bl	800a678 <__d2b>
 800aeca:	901a      	str	r0, [sp, #104]	@ 0x68
 800aecc:	2800      	cmp	r0, #0
 800aece:	f43f aede 	beq.w	800ac8e <_strtod_l+0x43e>
 800aed2:	9805      	ldr	r0, [sp, #20]
 800aed4:	2101      	movs	r1, #1
 800aed6:	f7ff f929 	bl	800a12c <__i2b>
 800aeda:	4680      	mov	r8, r0
 800aedc:	b948      	cbnz	r0, 800aef2 <_strtod_l+0x6a2>
 800aede:	f04f 0800 	mov.w	r8, #0
 800aee2:	e6d4      	b.n	800ac8e <_strtod_l+0x43e>
 800aee4:	f04f 32ff 	mov.w	r2, #4294967295
 800aee8:	fa02 f303 	lsl.w	r3, r2, r3
 800aeec:	ea03 0a0a 	and.w	sl, r3, sl
 800aef0:	e7b0      	b.n	800ae54 <_strtod_l+0x604>
 800aef2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800aef4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800aef6:	2d00      	cmp	r5, #0
 800aef8:	bfab      	itete	ge
 800aefa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800aefc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800aefe:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800af00:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800af02:	bfac      	ite	ge
 800af04:	18ef      	addge	r7, r5, r3
 800af06:	1b5e      	sublt	r6, r3, r5
 800af08:	9b08      	ldr	r3, [sp, #32]
 800af0a:	1aed      	subs	r5, r5, r3
 800af0c:	4415      	add	r5, r2
 800af0e:	4b66      	ldr	r3, [pc, #408]	@ (800b0a8 <_strtod_l+0x858>)
 800af10:	3d01      	subs	r5, #1
 800af12:	429d      	cmp	r5, r3
 800af14:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800af18:	da50      	bge.n	800afbc <_strtod_l+0x76c>
 800af1a:	1b5b      	subs	r3, r3, r5
 800af1c:	2b1f      	cmp	r3, #31
 800af1e:	eba2 0203 	sub.w	r2, r2, r3
 800af22:	f04f 0101 	mov.w	r1, #1
 800af26:	dc3d      	bgt.n	800afa4 <_strtod_l+0x754>
 800af28:	fa01 f303 	lsl.w	r3, r1, r3
 800af2c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800af2e:	2300      	movs	r3, #0
 800af30:	9310      	str	r3, [sp, #64]	@ 0x40
 800af32:	18bd      	adds	r5, r7, r2
 800af34:	9b08      	ldr	r3, [sp, #32]
 800af36:	42af      	cmp	r7, r5
 800af38:	4416      	add	r6, r2
 800af3a:	441e      	add	r6, r3
 800af3c:	463b      	mov	r3, r7
 800af3e:	bfa8      	it	ge
 800af40:	462b      	movge	r3, r5
 800af42:	42b3      	cmp	r3, r6
 800af44:	bfa8      	it	ge
 800af46:	4633      	movge	r3, r6
 800af48:	2b00      	cmp	r3, #0
 800af4a:	bfc2      	ittt	gt
 800af4c:	1aed      	subgt	r5, r5, r3
 800af4e:	1af6      	subgt	r6, r6, r3
 800af50:	1aff      	subgt	r7, r7, r3
 800af52:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800af54:	2b00      	cmp	r3, #0
 800af56:	dd16      	ble.n	800af86 <_strtod_l+0x736>
 800af58:	4641      	mov	r1, r8
 800af5a:	9805      	ldr	r0, [sp, #20]
 800af5c:	461a      	mov	r2, r3
 800af5e:	f7ff f9a5 	bl	800a2ac <__pow5mult>
 800af62:	4680      	mov	r8, r0
 800af64:	2800      	cmp	r0, #0
 800af66:	d0ba      	beq.n	800aede <_strtod_l+0x68e>
 800af68:	4601      	mov	r1, r0
 800af6a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800af6c:	9805      	ldr	r0, [sp, #20]
 800af6e:	f7ff f8f3 	bl	800a158 <__multiply>
 800af72:	900e      	str	r0, [sp, #56]	@ 0x38
 800af74:	2800      	cmp	r0, #0
 800af76:	f43f ae8a 	beq.w	800ac8e <_strtod_l+0x43e>
 800af7a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af7c:	9805      	ldr	r0, [sp, #20]
 800af7e:	f7fe ffd7 	bl	8009f30 <_Bfree>
 800af82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af84:	931a      	str	r3, [sp, #104]	@ 0x68
 800af86:	2d00      	cmp	r5, #0
 800af88:	dc1d      	bgt.n	800afc6 <_strtod_l+0x776>
 800af8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	dd23      	ble.n	800afd8 <_strtod_l+0x788>
 800af90:	4649      	mov	r1, r9
 800af92:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800af94:	9805      	ldr	r0, [sp, #20]
 800af96:	f7ff f989 	bl	800a2ac <__pow5mult>
 800af9a:	4681      	mov	r9, r0
 800af9c:	b9e0      	cbnz	r0, 800afd8 <_strtod_l+0x788>
 800af9e:	f04f 0900 	mov.w	r9, #0
 800afa2:	e674      	b.n	800ac8e <_strtod_l+0x43e>
 800afa4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800afa8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800afac:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800afb0:	35e2      	adds	r5, #226	@ 0xe2
 800afb2:	fa01 f305 	lsl.w	r3, r1, r5
 800afb6:	9310      	str	r3, [sp, #64]	@ 0x40
 800afb8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800afba:	e7ba      	b.n	800af32 <_strtod_l+0x6e2>
 800afbc:	2300      	movs	r3, #0
 800afbe:	9310      	str	r3, [sp, #64]	@ 0x40
 800afc0:	2301      	movs	r3, #1
 800afc2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800afc4:	e7b5      	b.n	800af32 <_strtod_l+0x6e2>
 800afc6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800afc8:	9805      	ldr	r0, [sp, #20]
 800afca:	462a      	mov	r2, r5
 800afcc:	f7ff f9c8 	bl	800a360 <__lshift>
 800afd0:	901a      	str	r0, [sp, #104]	@ 0x68
 800afd2:	2800      	cmp	r0, #0
 800afd4:	d1d9      	bne.n	800af8a <_strtod_l+0x73a>
 800afd6:	e65a      	b.n	800ac8e <_strtod_l+0x43e>
 800afd8:	2e00      	cmp	r6, #0
 800afda:	dd07      	ble.n	800afec <_strtod_l+0x79c>
 800afdc:	4649      	mov	r1, r9
 800afde:	9805      	ldr	r0, [sp, #20]
 800afe0:	4632      	mov	r2, r6
 800afe2:	f7ff f9bd 	bl	800a360 <__lshift>
 800afe6:	4681      	mov	r9, r0
 800afe8:	2800      	cmp	r0, #0
 800afea:	d0d8      	beq.n	800af9e <_strtod_l+0x74e>
 800afec:	2f00      	cmp	r7, #0
 800afee:	dd08      	ble.n	800b002 <_strtod_l+0x7b2>
 800aff0:	4641      	mov	r1, r8
 800aff2:	9805      	ldr	r0, [sp, #20]
 800aff4:	463a      	mov	r2, r7
 800aff6:	f7ff f9b3 	bl	800a360 <__lshift>
 800affa:	4680      	mov	r8, r0
 800affc:	2800      	cmp	r0, #0
 800affe:	f43f ae46 	beq.w	800ac8e <_strtod_l+0x43e>
 800b002:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b004:	9805      	ldr	r0, [sp, #20]
 800b006:	464a      	mov	r2, r9
 800b008:	f7ff fa32 	bl	800a470 <__mdiff>
 800b00c:	4604      	mov	r4, r0
 800b00e:	2800      	cmp	r0, #0
 800b010:	f43f ae3d 	beq.w	800ac8e <_strtod_l+0x43e>
 800b014:	68c3      	ldr	r3, [r0, #12]
 800b016:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b018:	2300      	movs	r3, #0
 800b01a:	60c3      	str	r3, [r0, #12]
 800b01c:	4641      	mov	r1, r8
 800b01e:	f7ff fa0b 	bl	800a438 <__mcmp>
 800b022:	2800      	cmp	r0, #0
 800b024:	da46      	bge.n	800b0b4 <_strtod_l+0x864>
 800b026:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b028:	ea53 030a 	orrs.w	r3, r3, sl
 800b02c:	d16c      	bne.n	800b108 <_strtod_l+0x8b8>
 800b02e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b032:	2b00      	cmp	r3, #0
 800b034:	d168      	bne.n	800b108 <_strtod_l+0x8b8>
 800b036:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b03a:	0d1b      	lsrs	r3, r3, #20
 800b03c:	051b      	lsls	r3, r3, #20
 800b03e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b042:	d961      	bls.n	800b108 <_strtod_l+0x8b8>
 800b044:	6963      	ldr	r3, [r4, #20]
 800b046:	b913      	cbnz	r3, 800b04e <_strtod_l+0x7fe>
 800b048:	6923      	ldr	r3, [r4, #16]
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	dd5c      	ble.n	800b108 <_strtod_l+0x8b8>
 800b04e:	4621      	mov	r1, r4
 800b050:	2201      	movs	r2, #1
 800b052:	9805      	ldr	r0, [sp, #20]
 800b054:	f7ff f984 	bl	800a360 <__lshift>
 800b058:	4641      	mov	r1, r8
 800b05a:	4604      	mov	r4, r0
 800b05c:	f7ff f9ec 	bl	800a438 <__mcmp>
 800b060:	2800      	cmp	r0, #0
 800b062:	dd51      	ble.n	800b108 <_strtod_l+0x8b8>
 800b064:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b068:	9a08      	ldr	r2, [sp, #32]
 800b06a:	0d1b      	lsrs	r3, r3, #20
 800b06c:	051b      	lsls	r3, r3, #20
 800b06e:	2a00      	cmp	r2, #0
 800b070:	d06b      	beq.n	800b14a <_strtod_l+0x8fa>
 800b072:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b076:	d868      	bhi.n	800b14a <_strtod_l+0x8fa>
 800b078:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b07c:	f67f ae9d 	bls.w	800adba <_strtod_l+0x56a>
 800b080:	4b0a      	ldr	r3, [pc, #40]	@ (800b0ac <_strtod_l+0x85c>)
 800b082:	4650      	mov	r0, sl
 800b084:	4659      	mov	r1, fp
 800b086:	2200      	movs	r2, #0
 800b088:	f7f5 fabe 	bl	8000608 <__aeabi_dmul>
 800b08c:	4b08      	ldr	r3, [pc, #32]	@ (800b0b0 <_strtod_l+0x860>)
 800b08e:	400b      	ands	r3, r1
 800b090:	4682      	mov	sl, r0
 800b092:	468b      	mov	fp, r1
 800b094:	2b00      	cmp	r3, #0
 800b096:	f47f ae05 	bne.w	800aca4 <_strtod_l+0x454>
 800b09a:	9a05      	ldr	r2, [sp, #20]
 800b09c:	2322      	movs	r3, #34	@ 0x22
 800b09e:	6013      	str	r3, [r2, #0]
 800b0a0:	e600      	b.n	800aca4 <_strtod_l+0x454>
 800b0a2:	bf00      	nop
 800b0a4:	0800e078 	.word	0x0800e078
 800b0a8:	fffffc02 	.word	0xfffffc02
 800b0ac:	39500000 	.word	0x39500000
 800b0b0:	7ff00000 	.word	0x7ff00000
 800b0b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b0b8:	d165      	bne.n	800b186 <_strtod_l+0x936>
 800b0ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b0bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b0c0:	b35a      	cbz	r2, 800b11a <_strtod_l+0x8ca>
 800b0c2:	4a9f      	ldr	r2, [pc, #636]	@ (800b340 <_strtod_l+0xaf0>)
 800b0c4:	4293      	cmp	r3, r2
 800b0c6:	d12b      	bne.n	800b120 <_strtod_l+0x8d0>
 800b0c8:	9b08      	ldr	r3, [sp, #32]
 800b0ca:	4651      	mov	r1, sl
 800b0cc:	b303      	cbz	r3, 800b110 <_strtod_l+0x8c0>
 800b0ce:	4b9d      	ldr	r3, [pc, #628]	@ (800b344 <_strtod_l+0xaf4>)
 800b0d0:	465a      	mov	r2, fp
 800b0d2:	4013      	ands	r3, r2
 800b0d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b0d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b0dc:	d81b      	bhi.n	800b116 <_strtod_l+0x8c6>
 800b0de:	0d1b      	lsrs	r3, r3, #20
 800b0e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b0e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b0e8:	4299      	cmp	r1, r3
 800b0ea:	d119      	bne.n	800b120 <_strtod_l+0x8d0>
 800b0ec:	4b96      	ldr	r3, [pc, #600]	@ (800b348 <_strtod_l+0xaf8>)
 800b0ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d102      	bne.n	800b0fa <_strtod_l+0x8aa>
 800b0f4:	3101      	adds	r1, #1
 800b0f6:	f43f adca 	beq.w	800ac8e <_strtod_l+0x43e>
 800b0fa:	4b92      	ldr	r3, [pc, #584]	@ (800b344 <_strtod_l+0xaf4>)
 800b0fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b0fe:	401a      	ands	r2, r3
 800b100:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b104:	f04f 0a00 	mov.w	sl, #0
 800b108:	9b08      	ldr	r3, [sp, #32]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d1b8      	bne.n	800b080 <_strtod_l+0x830>
 800b10e:	e5c9      	b.n	800aca4 <_strtod_l+0x454>
 800b110:	f04f 33ff 	mov.w	r3, #4294967295
 800b114:	e7e8      	b.n	800b0e8 <_strtod_l+0x898>
 800b116:	4613      	mov	r3, r2
 800b118:	e7e6      	b.n	800b0e8 <_strtod_l+0x898>
 800b11a:	ea53 030a 	orrs.w	r3, r3, sl
 800b11e:	d0a1      	beq.n	800b064 <_strtod_l+0x814>
 800b120:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b122:	b1db      	cbz	r3, 800b15c <_strtod_l+0x90c>
 800b124:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b126:	4213      	tst	r3, r2
 800b128:	d0ee      	beq.n	800b108 <_strtod_l+0x8b8>
 800b12a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b12c:	9a08      	ldr	r2, [sp, #32]
 800b12e:	4650      	mov	r0, sl
 800b130:	4659      	mov	r1, fp
 800b132:	b1bb      	cbz	r3, 800b164 <_strtod_l+0x914>
 800b134:	f7ff fb6e 	bl	800a814 <sulp>
 800b138:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b13c:	ec53 2b10 	vmov	r2, r3, d0
 800b140:	f7f5 f8ac 	bl	800029c <__adddf3>
 800b144:	4682      	mov	sl, r0
 800b146:	468b      	mov	fp, r1
 800b148:	e7de      	b.n	800b108 <_strtod_l+0x8b8>
 800b14a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b14e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b152:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b156:	f04f 3aff 	mov.w	sl, #4294967295
 800b15a:	e7d5      	b.n	800b108 <_strtod_l+0x8b8>
 800b15c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b15e:	ea13 0f0a 	tst.w	r3, sl
 800b162:	e7e1      	b.n	800b128 <_strtod_l+0x8d8>
 800b164:	f7ff fb56 	bl	800a814 <sulp>
 800b168:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b16c:	ec53 2b10 	vmov	r2, r3, d0
 800b170:	f7f5 f892 	bl	8000298 <__aeabi_dsub>
 800b174:	2200      	movs	r2, #0
 800b176:	2300      	movs	r3, #0
 800b178:	4682      	mov	sl, r0
 800b17a:	468b      	mov	fp, r1
 800b17c:	f7f5 fcac 	bl	8000ad8 <__aeabi_dcmpeq>
 800b180:	2800      	cmp	r0, #0
 800b182:	d0c1      	beq.n	800b108 <_strtod_l+0x8b8>
 800b184:	e619      	b.n	800adba <_strtod_l+0x56a>
 800b186:	4641      	mov	r1, r8
 800b188:	4620      	mov	r0, r4
 800b18a:	f7ff facd 	bl	800a728 <__ratio>
 800b18e:	ec57 6b10 	vmov	r6, r7, d0
 800b192:	2200      	movs	r2, #0
 800b194:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b198:	4630      	mov	r0, r6
 800b19a:	4639      	mov	r1, r7
 800b19c:	f7f5 fcb0 	bl	8000b00 <__aeabi_dcmple>
 800b1a0:	2800      	cmp	r0, #0
 800b1a2:	d06f      	beq.n	800b284 <_strtod_l+0xa34>
 800b1a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d17a      	bne.n	800b2a0 <_strtod_l+0xa50>
 800b1aa:	f1ba 0f00 	cmp.w	sl, #0
 800b1ae:	d158      	bne.n	800b262 <_strtod_l+0xa12>
 800b1b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d15a      	bne.n	800b270 <_strtod_l+0xa20>
 800b1ba:	4b64      	ldr	r3, [pc, #400]	@ (800b34c <_strtod_l+0xafc>)
 800b1bc:	2200      	movs	r2, #0
 800b1be:	4630      	mov	r0, r6
 800b1c0:	4639      	mov	r1, r7
 800b1c2:	f7f5 fc93 	bl	8000aec <__aeabi_dcmplt>
 800b1c6:	2800      	cmp	r0, #0
 800b1c8:	d159      	bne.n	800b27e <_strtod_l+0xa2e>
 800b1ca:	4630      	mov	r0, r6
 800b1cc:	4639      	mov	r1, r7
 800b1ce:	4b60      	ldr	r3, [pc, #384]	@ (800b350 <_strtod_l+0xb00>)
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	f7f5 fa19 	bl	8000608 <__aeabi_dmul>
 800b1d6:	4606      	mov	r6, r0
 800b1d8:	460f      	mov	r7, r1
 800b1da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b1de:	9606      	str	r6, [sp, #24]
 800b1e0:	9307      	str	r3, [sp, #28]
 800b1e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1e6:	4d57      	ldr	r5, [pc, #348]	@ (800b344 <_strtod_l+0xaf4>)
 800b1e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b1ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1ee:	401d      	ands	r5, r3
 800b1f0:	4b58      	ldr	r3, [pc, #352]	@ (800b354 <_strtod_l+0xb04>)
 800b1f2:	429d      	cmp	r5, r3
 800b1f4:	f040 80b2 	bne.w	800b35c <_strtod_l+0xb0c>
 800b1f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b1fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b1fe:	ec4b ab10 	vmov	d0, sl, fp
 800b202:	f7ff f9c9 	bl	800a598 <__ulp>
 800b206:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b20a:	ec51 0b10 	vmov	r0, r1, d0
 800b20e:	f7f5 f9fb 	bl	8000608 <__aeabi_dmul>
 800b212:	4652      	mov	r2, sl
 800b214:	465b      	mov	r3, fp
 800b216:	f7f5 f841 	bl	800029c <__adddf3>
 800b21a:	460b      	mov	r3, r1
 800b21c:	4949      	ldr	r1, [pc, #292]	@ (800b344 <_strtod_l+0xaf4>)
 800b21e:	4a4e      	ldr	r2, [pc, #312]	@ (800b358 <_strtod_l+0xb08>)
 800b220:	4019      	ands	r1, r3
 800b222:	4291      	cmp	r1, r2
 800b224:	4682      	mov	sl, r0
 800b226:	d942      	bls.n	800b2ae <_strtod_l+0xa5e>
 800b228:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b22a:	4b47      	ldr	r3, [pc, #284]	@ (800b348 <_strtod_l+0xaf8>)
 800b22c:	429a      	cmp	r2, r3
 800b22e:	d103      	bne.n	800b238 <_strtod_l+0x9e8>
 800b230:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b232:	3301      	adds	r3, #1
 800b234:	f43f ad2b 	beq.w	800ac8e <_strtod_l+0x43e>
 800b238:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b348 <_strtod_l+0xaf8>
 800b23c:	f04f 3aff 	mov.w	sl, #4294967295
 800b240:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b242:	9805      	ldr	r0, [sp, #20]
 800b244:	f7fe fe74 	bl	8009f30 <_Bfree>
 800b248:	9805      	ldr	r0, [sp, #20]
 800b24a:	4649      	mov	r1, r9
 800b24c:	f7fe fe70 	bl	8009f30 <_Bfree>
 800b250:	9805      	ldr	r0, [sp, #20]
 800b252:	4641      	mov	r1, r8
 800b254:	f7fe fe6c 	bl	8009f30 <_Bfree>
 800b258:	9805      	ldr	r0, [sp, #20]
 800b25a:	4621      	mov	r1, r4
 800b25c:	f7fe fe68 	bl	8009f30 <_Bfree>
 800b260:	e618      	b.n	800ae94 <_strtod_l+0x644>
 800b262:	f1ba 0f01 	cmp.w	sl, #1
 800b266:	d103      	bne.n	800b270 <_strtod_l+0xa20>
 800b268:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	f43f ada5 	beq.w	800adba <_strtod_l+0x56a>
 800b270:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b320 <_strtod_l+0xad0>
 800b274:	4f35      	ldr	r7, [pc, #212]	@ (800b34c <_strtod_l+0xafc>)
 800b276:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b27a:	2600      	movs	r6, #0
 800b27c:	e7b1      	b.n	800b1e2 <_strtod_l+0x992>
 800b27e:	4f34      	ldr	r7, [pc, #208]	@ (800b350 <_strtod_l+0xb00>)
 800b280:	2600      	movs	r6, #0
 800b282:	e7aa      	b.n	800b1da <_strtod_l+0x98a>
 800b284:	4b32      	ldr	r3, [pc, #200]	@ (800b350 <_strtod_l+0xb00>)
 800b286:	4630      	mov	r0, r6
 800b288:	4639      	mov	r1, r7
 800b28a:	2200      	movs	r2, #0
 800b28c:	f7f5 f9bc 	bl	8000608 <__aeabi_dmul>
 800b290:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b292:	4606      	mov	r6, r0
 800b294:	460f      	mov	r7, r1
 800b296:	2b00      	cmp	r3, #0
 800b298:	d09f      	beq.n	800b1da <_strtod_l+0x98a>
 800b29a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b29e:	e7a0      	b.n	800b1e2 <_strtod_l+0x992>
 800b2a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b328 <_strtod_l+0xad8>
 800b2a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b2a8:	ec57 6b17 	vmov	r6, r7, d7
 800b2ac:	e799      	b.n	800b1e2 <_strtod_l+0x992>
 800b2ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b2b2:	9b08      	ldr	r3, [sp, #32]
 800b2b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d1c1      	bne.n	800b240 <_strtod_l+0x9f0>
 800b2bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b2c0:	0d1b      	lsrs	r3, r3, #20
 800b2c2:	051b      	lsls	r3, r3, #20
 800b2c4:	429d      	cmp	r5, r3
 800b2c6:	d1bb      	bne.n	800b240 <_strtod_l+0x9f0>
 800b2c8:	4630      	mov	r0, r6
 800b2ca:	4639      	mov	r1, r7
 800b2cc:	f7f5 fcfc 	bl	8000cc8 <__aeabi_d2lz>
 800b2d0:	f7f5 f96c 	bl	80005ac <__aeabi_l2d>
 800b2d4:	4602      	mov	r2, r0
 800b2d6:	460b      	mov	r3, r1
 800b2d8:	4630      	mov	r0, r6
 800b2da:	4639      	mov	r1, r7
 800b2dc:	f7f4 ffdc 	bl	8000298 <__aeabi_dsub>
 800b2e0:	460b      	mov	r3, r1
 800b2e2:	4602      	mov	r2, r0
 800b2e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b2e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b2ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2ee:	ea46 060a 	orr.w	r6, r6, sl
 800b2f2:	431e      	orrs	r6, r3
 800b2f4:	d06f      	beq.n	800b3d6 <_strtod_l+0xb86>
 800b2f6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b330 <_strtod_l+0xae0>)
 800b2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fc:	f7f5 fbf6 	bl	8000aec <__aeabi_dcmplt>
 800b300:	2800      	cmp	r0, #0
 800b302:	f47f accf 	bne.w	800aca4 <_strtod_l+0x454>
 800b306:	a30c      	add	r3, pc, #48	@ (adr r3, 800b338 <_strtod_l+0xae8>)
 800b308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b30c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b310:	f7f5 fc0a 	bl	8000b28 <__aeabi_dcmpgt>
 800b314:	2800      	cmp	r0, #0
 800b316:	d093      	beq.n	800b240 <_strtod_l+0x9f0>
 800b318:	e4c4      	b.n	800aca4 <_strtod_l+0x454>
 800b31a:	bf00      	nop
 800b31c:	f3af 8000 	nop.w
 800b320:	00000000 	.word	0x00000000
 800b324:	bff00000 	.word	0xbff00000
 800b328:	00000000 	.word	0x00000000
 800b32c:	3ff00000 	.word	0x3ff00000
 800b330:	94a03595 	.word	0x94a03595
 800b334:	3fdfffff 	.word	0x3fdfffff
 800b338:	35afe535 	.word	0x35afe535
 800b33c:	3fe00000 	.word	0x3fe00000
 800b340:	000fffff 	.word	0x000fffff
 800b344:	7ff00000 	.word	0x7ff00000
 800b348:	7fefffff 	.word	0x7fefffff
 800b34c:	3ff00000 	.word	0x3ff00000
 800b350:	3fe00000 	.word	0x3fe00000
 800b354:	7fe00000 	.word	0x7fe00000
 800b358:	7c9fffff 	.word	0x7c9fffff
 800b35c:	9b08      	ldr	r3, [sp, #32]
 800b35e:	b323      	cbz	r3, 800b3aa <_strtod_l+0xb5a>
 800b360:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b364:	d821      	bhi.n	800b3aa <_strtod_l+0xb5a>
 800b366:	a328      	add	r3, pc, #160	@ (adr r3, 800b408 <_strtod_l+0xbb8>)
 800b368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36c:	4630      	mov	r0, r6
 800b36e:	4639      	mov	r1, r7
 800b370:	f7f5 fbc6 	bl	8000b00 <__aeabi_dcmple>
 800b374:	b1a0      	cbz	r0, 800b3a0 <_strtod_l+0xb50>
 800b376:	4639      	mov	r1, r7
 800b378:	4630      	mov	r0, r6
 800b37a:	f7f5 fc1d 	bl	8000bb8 <__aeabi_d2uiz>
 800b37e:	2801      	cmp	r0, #1
 800b380:	bf38      	it	cc
 800b382:	2001      	movcc	r0, #1
 800b384:	f7f5 f8c6 	bl	8000514 <__aeabi_ui2d>
 800b388:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b38a:	4606      	mov	r6, r0
 800b38c:	460f      	mov	r7, r1
 800b38e:	b9fb      	cbnz	r3, 800b3d0 <_strtod_l+0xb80>
 800b390:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b394:	9014      	str	r0, [sp, #80]	@ 0x50
 800b396:	9315      	str	r3, [sp, #84]	@ 0x54
 800b398:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b39c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b3a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b3a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b3a6:	1b5b      	subs	r3, r3, r5
 800b3a8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b3aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b3ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b3b2:	f7ff f8f1 	bl	800a598 <__ulp>
 800b3b6:	4650      	mov	r0, sl
 800b3b8:	ec53 2b10 	vmov	r2, r3, d0
 800b3bc:	4659      	mov	r1, fp
 800b3be:	f7f5 f923 	bl	8000608 <__aeabi_dmul>
 800b3c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b3c6:	f7f4 ff69 	bl	800029c <__adddf3>
 800b3ca:	4682      	mov	sl, r0
 800b3cc:	468b      	mov	fp, r1
 800b3ce:	e770      	b.n	800b2b2 <_strtod_l+0xa62>
 800b3d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b3d4:	e7e0      	b.n	800b398 <_strtod_l+0xb48>
 800b3d6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b410 <_strtod_l+0xbc0>)
 800b3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3dc:	f7f5 fb86 	bl	8000aec <__aeabi_dcmplt>
 800b3e0:	e798      	b.n	800b314 <_strtod_l+0xac4>
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b3e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b3e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b3ea:	6013      	str	r3, [r2, #0]
 800b3ec:	f7ff ba6d 	b.w	800a8ca <_strtod_l+0x7a>
 800b3f0:	2a65      	cmp	r2, #101	@ 0x65
 800b3f2:	f43f ab66 	beq.w	800aac2 <_strtod_l+0x272>
 800b3f6:	2a45      	cmp	r2, #69	@ 0x45
 800b3f8:	f43f ab63 	beq.w	800aac2 <_strtod_l+0x272>
 800b3fc:	2301      	movs	r3, #1
 800b3fe:	f7ff bb9e 	b.w	800ab3e <_strtod_l+0x2ee>
 800b402:	bf00      	nop
 800b404:	f3af 8000 	nop.w
 800b408:	ffc00000 	.word	0xffc00000
 800b40c:	41dfffff 	.word	0x41dfffff
 800b410:	94a03595 	.word	0x94a03595
 800b414:	3fcfffff 	.word	0x3fcfffff

0800b418 <_strtod_r>:
 800b418:	4b01      	ldr	r3, [pc, #4]	@ (800b420 <_strtod_r+0x8>)
 800b41a:	f7ff ba19 	b.w	800a850 <_strtod_l>
 800b41e:	bf00      	nop
 800b420:	200000f4 	.word	0x200000f4

0800b424 <_strtol_l.constprop.0>:
 800b424:	2b24      	cmp	r3, #36	@ 0x24
 800b426:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b42a:	4686      	mov	lr, r0
 800b42c:	4690      	mov	r8, r2
 800b42e:	d801      	bhi.n	800b434 <_strtol_l.constprop.0+0x10>
 800b430:	2b01      	cmp	r3, #1
 800b432:	d106      	bne.n	800b442 <_strtol_l.constprop.0+0x1e>
 800b434:	f7fd fdae 	bl	8008f94 <__errno>
 800b438:	2316      	movs	r3, #22
 800b43a:	6003      	str	r3, [r0, #0]
 800b43c:	2000      	movs	r0, #0
 800b43e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b442:	4834      	ldr	r0, [pc, #208]	@ (800b514 <_strtol_l.constprop.0+0xf0>)
 800b444:	460d      	mov	r5, r1
 800b446:	462a      	mov	r2, r5
 800b448:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b44c:	5d06      	ldrb	r6, [r0, r4]
 800b44e:	f016 0608 	ands.w	r6, r6, #8
 800b452:	d1f8      	bne.n	800b446 <_strtol_l.constprop.0+0x22>
 800b454:	2c2d      	cmp	r4, #45	@ 0x2d
 800b456:	d12d      	bne.n	800b4b4 <_strtol_l.constprop.0+0x90>
 800b458:	782c      	ldrb	r4, [r5, #0]
 800b45a:	2601      	movs	r6, #1
 800b45c:	1c95      	adds	r5, r2, #2
 800b45e:	f033 0210 	bics.w	r2, r3, #16
 800b462:	d109      	bne.n	800b478 <_strtol_l.constprop.0+0x54>
 800b464:	2c30      	cmp	r4, #48	@ 0x30
 800b466:	d12a      	bne.n	800b4be <_strtol_l.constprop.0+0x9a>
 800b468:	782a      	ldrb	r2, [r5, #0]
 800b46a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b46e:	2a58      	cmp	r2, #88	@ 0x58
 800b470:	d125      	bne.n	800b4be <_strtol_l.constprop.0+0x9a>
 800b472:	786c      	ldrb	r4, [r5, #1]
 800b474:	2310      	movs	r3, #16
 800b476:	3502      	adds	r5, #2
 800b478:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b47c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b480:	2200      	movs	r2, #0
 800b482:	fbbc f9f3 	udiv	r9, ip, r3
 800b486:	4610      	mov	r0, r2
 800b488:	fb03 ca19 	mls	sl, r3, r9, ip
 800b48c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b490:	2f09      	cmp	r7, #9
 800b492:	d81b      	bhi.n	800b4cc <_strtol_l.constprop.0+0xa8>
 800b494:	463c      	mov	r4, r7
 800b496:	42a3      	cmp	r3, r4
 800b498:	dd27      	ble.n	800b4ea <_strtol_l.constprop.0+0xc6>
 800b49a:	1c57      	adds	r7, r2, #1
 800b49c:	d007      	beq.n	800b4ae <_strtol_l.constprop.0+0x8a>
 800b49e:	4581      	cmp	r9, r0
 800b4a0:	d320      	bcc.n	800b4e4 <_strtol_l.constprop.0+0xc0>
 800b4a2:	d101      	bne.n	800b4a8 <_strtol_l.constprop.0+0x84>
 800b4a4:	45a2      	cmp	sl, r4
 800b4a6:	db1d      	blt.n	800b4e4 <_strtol_l.constprop.0+0xc0>
 800b4a8:	fb00 4003 	mla	r0, r0, r3, r4
 800b4ac:	2201      	movs	r2, #1
 800b4ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4b2:	e7eb      	b.n	800b48c <_strtol_l.constprop.0+0x68>
 800b4b4:	2c2b      	cmp	r4, #43	@ 0x2b
 800b4b6:	bf04      	itt	eq
 800b4b8:	782c      	ldrbeq	r4, [r5, #0]
 800b4ba:	1c95      	addeq	r5, r2, #2
 800b4bc:	e7cf      	b.n	800b45e <_strtol_l.constprop.0+0x3a>
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d1da      	bne.n	800b478 <_strtol_l.constprop.0+0x54>
 800b4c2:	2c30      	cmp	r4, #48	@ 0x30
 800b4c4:	bf0c      	ite	eq
 800b4c6:	2308      	moveq	r3, #8
 800b4c8:	230a      	movne	r3, #10
 800b4ca:	e7d5      	b.n	800b478 <_strtol_l.constprop.0+0x54>
 800b4cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b4d0:	2f19      	cmp	r7, #25
 800b4d2:	d801      	bhi.n	800b4d8 <_strtol_l.constprop.0+0xb4>
 800b4d4:	3c37      	subs	r4, #55	@ 0x37
 800b4d6:	e7de      	b.n	800b496 <_strtol_l.constprop.0+0x72>
 800b4d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b4dc:	2f19      	cmp	r7, #25
 800b4de:	d804      	bhi.n	800b4ea <_strtol_l.constprop.0+0xc6>
 800b4e0:	3c57      	subs	r4, #87	@ 0x57
 800b4e2:	e7d8      	b.n	800b496 <_strtol_l.constprop.0+0x72>
 800b4e4:	f04f 32ff 	mov.w	r2, #4294967295
 800b4e8:	e7e1      	b.n	800b4ae <_strtol_l.constprop.0+0x8a>
 800b4ea:	1c53      	adds	r3, r2, #1
 800b4ec:	d108      	bne.n	800b500 <_strtol_l.constprop.0+0xdc>
 800b4ee:	2322      	movs	r3, #34	@ 0x22
 800b4f0:	f8ce 3000 	str.w	r3, [lr]
 800b4f4:	4660      	mov	r0, ip
 800b4f6:	f1b8 0f00 	cmp.w	r8, #0
 800b4fa:	d0a0      	beq.n	800b43e <_strtol_l.constprop.0+0x1a>
 800b4fc:	1e69      	subs	r1, r5, #1
 800b4fe:	e006      	b.n	800b50e <_strtol_l.constprop.0+0xea>
 800b500:	b106      	cbz	r6, 800b504 <_strtol_l.constprop.0+0xe0>
 800b502:	4240      	negs	r0, r0
 800b504:	f1b8 0f00 	cmp.w	r8, #0
 800b508:	d099      	beq.n	800b43e <_strtol_l.constprop.0+0x1a>
 800b50a:	2a00      	cmp	r2, #0
 800b50c:	d1f6      	bne.n	800b4fc <_strtol_l.constprop.0+0xd8>
 800b50e:	f8c8 1000 	str.w	r1, [r8]
 800b512:	e794      	b.n	800b43e <_strtol_l.constprop.0+0x1a>
 800b514:	0800e0a1 	.word	0x0800e0a1

0800b518 <_strtol_r>:
 800b518:	f7ff bf84 	b.w	800b424 <_strtol_l.constprop.0>

0800b51c <__ssputs_r>:
 800b51c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b520:	688e      	ldr	r6, [r1, #8]
 800b522:	461f      	mov	r7, r3
 800b524:	42be      	cmp	r6, r7
 800b526:	680b      	ldr	r3, [r1, #0]
 800b528:	4682      	mov	sl, r0
 800b52a:	460c      	mov	r4, r1
 800b52c:	4690      	mov	r8, r2
 800b52e:	d82d      	bhi.n	800b58c <__ssputs_r+0x70>
 800b530:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b534:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b538:	d026      	beq.n	800b588 <__ssputs_r+0x6c>
 800b53a:	6965      	ldr	r5, [r4, #20]
 800b53c:	6909      	ldr	r1, [r1, #16]
 800b53e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b542:	eba3 0901 	sub.w	r9, r3, r1
 800b546:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b54a:	1c7b      	adds	r3, r7, #1
 800b54c:	444b      	add	r3, r9
 800b54e:	106d      	asrs	r5, r5, #1
 800b550:	429d      	cmp	r5, r3
 800b552:	bf38      	it	cc
 800b554:	461d      	movcc	r5, r3
 800b556:	0553      	lsls	r3, r2, #21
 800b558:	d527      	bpl.n	800b5aa <__ssputs_r+0x8e>
 800b55a:	4629      	mov	r1, r5
 800b55c:	f7fe fc1c 	bl	8009d98 <_malloc_r>
 800b560:	4606      	mov	r6, r0
 800b562:	b360      	cbz	r0, 800b5be <__ssputs_r+0xa2>
 800b564:	6921      	ldr	r1, [r4, #16]
 800b566:	464a      	mov	r2, r9
 800b568:	f7fd fd41 	bl	8008fee <memcpy>
 800b56c:	89a3      	ldrh	r3, [r4, #12]
 800b56e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b572:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b576:	81a3      	strh	r3, [r4, #12]
 800b578:	6126      	str	r6, [r4, #16]
 800b57a:	6165      	str	r5, [r4, #20]
 800b57c:	444e      	add	r6, r9
 800b57e:	eba5 0509 	sub.w	r5, r5, r9
 800b582:	6026      	str	r6, [r4, #0]
 800b584:	60a5      	str	r5, [r4, #8]
 800b586:	463e      	mov	r6, r7
 800b588:	42be      	cmp	r6, r7
 800b58a:	d900      	bls.n	800b58e <__ssputs_r+0x72>
 800b58c:	463e      	mov	r6, r7
 800b58e:	6820      	ldr	r0, [r4, #0]
 800b590:	4632      	mov	r2, r6
 800b592:	4641      	mov	r1, r8
 800b594:	f7fd fc91 	bl	8008eba <memmove>
 800b598:	68a3      	ldr	r3, [r4, #8]
 800b59a:	1b9b      	subs	r3, r3, r6
 800b59c:	60a3      	str	r3, [r4, #8]
 800b59e:	6823      	ldr	r3, [r4, #0]
 800b5a0:	4433      	add	r3, r6
 800b5a2:	6023      	str	r3, [r4, #0]
 800b5a4:	2000      	movs	r0, #0
 800b5a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5aa:	462a      	mov	r2, r5
 800b5ac:	f000 fd61 	bl	800c072 <_realloc_r>
 800b5b0:	4606      	mov	r6, r0
 800b5b2:	2800      	cmp	r0, #0
 800b5b4:	d1e0      	bne.n	800b578 <__ssputs_r+0x5c>
 800b5b6:	6921      	ldr	r1, [r4, #16]
 800b5b8:	4650      	mov	r0, sl
 800b5ba:	f7fe fb79 	bl	8009cb0 <_free_r>
 800b5be:	230c      	movs	r3, #12
 800b5c0:	f8ca 3000 	str.w	r3, [sl]
 800b5c4:	89a3      	ldrh	r3, [r4, #12]
 800b5c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b5ca:	81a3      	strh	r3, [r4, #12]
 800b5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d0:	e7e9      	b.n	800b5a6 <__ssputs_r+0x8a>
	...

0800b5d4 <_svfiprintf_r>:
 800b5d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5d8:	4698      	mov	r8, r3
 800b5da:	898b      	ldrh	r3, [r1, #12]
 800b5dc:	061b      	lsls	r3, r3, #24
 800b5de:	b09d      	sub	sp, #116	@ 0x74
 800b5e0:	4607      	mov	r7, r0
 800b5e2:	460d      	mov	r5, r1
 800b5e4:	4614      	mov	r4, r2
 800b5e6:	d510      	bpl.n	800b60a <_svfiprintf_r+0x36>
 800b5e8:	690b      	ldr	r3, [r1, #16]
 800b5ea:	b973      	cbnz	r3, 800b60a <_svfiprintf_r+0x36>
 800b5ec:	2140      	movs	r1, #64	@ 0x40
 800b5ee:	f7fe fbd3 	bl	8009d98 <_malloc_r>
 800b5f2:	6028      	str	r0, [r5, #0]
 800b5f4:	6128      	str	r0, [r5, #16]
 800b5f6:	b930      	cbnz	r0, 800b606 <_svfiprintf_r+0x32>
 800b5f8:	230c      	movs	r3, #12
 800b5fa:	603b      	str	r3, [r7, #0]
 800b5fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b600:	b01d      	add	sp, #116	@ 0x74
 800b602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b606:	2340      	movs	r3, #64	@ 0x40
 800b608:	616b      	str	r3, [r5, #20]
 800b60a:	2300      	movs	r3, #0
 800b60c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b60e:	2320      	movs	r3, #32
 800b610:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b614:	f8cd 800c 	str.w	r8, [sp, #12]
 800b618:	2330      	movs	r3, #48	@ 0x30
 800b61a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b7b8 <_svfiprintf_r+0x1e4>
 800b61e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b622:	f04f 0901 	mov.w	r9, #1
 800b626:	4623      	mov	r3, r4
 800b628:	469a      	mov	sl, r3
 800b62a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b62e:	b10a      	cbz	r2, 800b634 <_svfiprintf_r+0x60>
 800b630:	2a25      	cmp	r2, #37	@ 0x25
 800b632:	d1f9      	bne.n	800b628 <_svfiprintf_r+0x54>
 800b634:	ebba 0b04 	subs.w	fp, sl, r4
 800b638:	d00b      	beq.n	800b652 <_svfiprintf_r+0x7e>
 800b63a:	465b      	mov	r3, fp
 800b63c:	4622      	mov	r2, r4
 800b63e:	4629      	mov	r1, r5
 800b640:	4638      	mov	r0, r7
 800b642:	f7ff ff6b 	bl	800b51c <__ssputs_r>
 800b646:	3001      	adds	r0, #1
 800b648:	f000 80a7 	beq.w	800b79a <_svfiprintf_r+0x1c6>
 800b64c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b64e:	445a      	add	r2, fp
 800b650:	9209      	str	r2, [sp, #36]	@ 0x24
 800b652:	f89a 3000 	ldrb.w	r3, [sl]
 800b656:	2b00      	cmp	r3, #0
 800b658:	f000 809f 	beq.w	800b79a <_svfiprintf_r+0x1c6>
 800b65c:	2300      	movs	r3, #0
 800b65e:	f04f 32ff 	mov.w	r2, #4294967295
 800b662:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b666:	f10a 0a01 	add.w	sl, sl, #1
 800b66a:	9304      	str	r3, [sp, #16]
 800b66c:	9307      	str	r3, [sp, #28]
 800b66e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b672:	931a      	str	r3, [sp, #104]	@ 0x68
 800b674:	4654      	mov	r4, sl
 800b676:	2205      	movs	r2, #5
 800b678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b67c:	484e      	ldr	r0, [pc, #312]	@ (800b7b8 <_svfiprintf_r+0x1e4>)
 800b67e:	f7f4 fdaf 	bl	80001e0 <memchr>
 800b682:	9a04      	ldr	r2, [sp, #16]
 800b684:	b9d8      	cbnz	r0, 800b6be <_svfiprintf_r+0xea>
 800b686:	06d0      	lsls	r0, r2, #27
 800b688:	bf44      	itt	mi
 800b68a:	2320      	movmi	r3, #32
 800b68c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b690:	0711      	lsls	r1, r2, #28
 800b692:	bf44      	itt	mi
 800b694:	232b      	movmi	r3, #43	@ 0x2b
 800b696:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b69a:	f89a 3000 	ldrb.w	r3, [sl]
 800b69e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6a0:	d015      	beq.n	800b6ce <_svfiprintf_r+0xfa>
 800b6a2:	9a07      	ldr	r2, [sp, #28]
 800b6a4:	4654      	mov	r4, sl
 800b6a6:	2000      	movs	r0, #0
 800b6a8:	f04f 0c0a 	mov.w	ip, #10
 800b6ac:	4621      	mov	r1, r4
 800b6ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6b2:	3b30      	subs	r3, #48	@ 0x30
 800b6b4:	2b09      	cmp	r3, #9
 800b6b6:	d94b      	bls.n	800b750 <_svfiprintf_r+0x17c>
 800b6b8:	b1b0      	cbz	r0, 800b6e8 <_svfiprintf_r+0x114>
 800b6ba:	9207      	str	r2, [sp, #28]
 800b6bc:	e014      	b.n	800b6e8 <_svfiprintf_r+0x114>
 800b6be:	eba0 0308 	sub.w	r3, r0, r8
 800b6c2:	fa09 f303 	lsl.w	r3, r9, r3
 800b6c6:	4313      	orrs	r3, r2
 800b6c8:	9304      	str	r3, [sp, #16]
 800b6ca:	46a2      	mov	sl, r4
 800b6cc:	e7d2      	b.n	800b674 <_svfiprintf_r+0xa0>
 800b6ce:	9b03      	ldr	r3, [sp, #12]
 800b6d0:	1d19      	adds	r1, r3, #4
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	9103      	str	r1, [sp, #12]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	bfbb      	ittet	lt
 800b6da:	425b      	neglt	r3, r3
 800b6dc:	f042 0202 	orrlt.w	r2, r2, #2
 800b6e0:	9307      	strge	r3, [sp, #28]
 800b6e2:	9307      	strlt	r3, [sp, #28]
 800b6e4:	bfb8      	it	lt
 800b6e6:	9204      	strlt	r2, [sp, #16]
 800b6e8:	7823      	ldrb	r3, [r4, #0]
 800b6ea:	2b2e      	cmp	r3, #46	@ 0x2e
 800b6ec:	d10a      	bne.n	800b704 <_svfiprintf_r+0x130>
 800b6ee:	7863      	ldrb	r3, [r4, #1]
 800b6f0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6f2:	d132      	bne.n	800b75a <_svfiprintf_r+0x186>
 800b6f4:	9b03      	ldr	r3, [sp, #12]
 800b6f6:	1d1a      	adds	r2, r3, #4
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	9203      	str	r2, [sp, #12]
 800b6fc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b700:	3402      	adds	r4, #2
 800b702:	9305      	str	r3, [sp, #20]
 800b704:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b7c8 <_svfiprintf_r+0x1f4>
 800b708:	7821      	ldrb	r1, [r4, #0]
 800b70a:	2203      	movs	r2, #3
 800b70c:	4650      	mov	r0, sl
 800b70e:	f7f4 fd67 	bl	80001e0 <memchr>
 800b712:	b138      	cbz	r0, 800b724 <_svfiprintf_r+0x150>
 800b714:	9b04      	ldr	r3, [sp, #16]
 800b716:	eba0 000a 	sub.w	r0, r0, sl
 800b71a:	2240      	movs	r2, #64	@ 0x40
 800b71c:	4082      	lsls	r2, r0
 800b71e:	4313      	orrs	r3, r2
 800b720:	3401      	adds	r4, #1
 800b722:	9304      	str	r3, [sp, #16]
 800b724:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b728:	4824      	ldr	r0, [pc, #144]	@ (800b7bc <_svfiprintf_r+0x1e8>)
 800b72a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b72e:	2206      	movs	r2, #6
 800b730:	f7f4 fd56 	bl	80001e0 <memchr>
 800b734:	2800      	cmp	r0, #0
 800b736:	d036      	beq.n	800b7a6 <_svfiprintf_r+0x1d2>
 800b738:	4b21      	ldr	r3, [pc, #132]	@ (800b7c0 <_svfiprintf_r+0x1ec>)
 800b73a:	bb1b      	cbnz	r3, 800b784 <_svfiprintf_r+0x1b0>
 800b73c:	9b03      	ldr	r3, [sp, #12]
 800b73e:	3307      	adds	r3, #7
 800b740:	f023 0307 	bic.w	r3, r3, #7
 800b744:	3308      	adds	r3, #8
 800b746:	9303      	str	r3, [sp, #12]
 800b748:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b74a:	4433      	add	r3, r6
 800b74c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b74e:	e76a      	b.n	800b626 <_svfiprintf_r+0x52>
 800b750:	fb0c 3202 	mla	r2, ip, r2, r3
 800b754:	460c      	mov	r4, r1
 800b756:	2001      	movs	r0, #1
 800b758:	e7a8      	b.n	800b6ac <_svfiprintf_r+0xd8>
 800b75a:	2300      	movs	r3, #0
 800b75c:	3401      	adds	r4, #1
 800b75e:	9305      	str	r3, [sp, #20]
 800b760:	4619      	mov	r1, r3
 800b762:	f04f 0c0a 	mov.w	ip, #10
 800b766:	4620      	mov	r0, r4
 800b768:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b76c:	3a30      	subs	r2, #48	@ 0x30
 800b76e:	2a09      	cmp	r2, #9
 800b770:	d903      	bls.n	800b77a <_svfiprintf_r+0x1a6>
 800b772:	2b00      	cmp	r3, #0
 800b774:	d0c6      	beq.n	800b704 <_svfiprintf_r+0x130>
 800b776:	9105      	str	r1, [sp, #20]
 800b778:	e7c4      	b.n	800b704 <_svfiprintf_r+0x130>
 800b77a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b77e:	4604      	mov	r4, r0
 800b780:	2301      	movs	r3, #1
 800b782:	e7f0      	b.n	800b766 <_svfiprintf_r+0x192>
 800b784:	ab03      	add	r3, sp, #12
 800b786:	9300      	str	r3, [sp, #0]
 800b788:	462a      	mov	r2, r5
 800b78a:	4b0e      	ldr	r3, [pc, #56]	@ (800b7c4 <_svfiprintf_r+0x1f0>)
 800b78c:	a904      	add	r1, sp, #16
 800b78e:	4638      	mov	r0, r7
 800b790:	f7fc fca2 	bl	80080d8 <_printf_float>
 800b794:	1c42      	adds	r2, r0, #1
 800b796:	4606      	mov	r6, r0
 800b798:	d1d6      	bne.n	800b748 <_svfiprintf_r+0x174>
 800b79a:	89ab      	ldrh	r3, [r5, #12]
 800b79c:	065b      	lsls	r3, r3, #25
 800b79e:	f53f af2d 	bmi.w	800b5fc <_svfiprintf_r+0x28>
 800b7a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7a4:	e72c      	b.n	800b600 <_svfiprintf_r+0x2c>
 800b7a6:	ab03      	add	r3, sp, #12
 800b7a8:	9300      	str	r3, [sp, #0]
 800b7aa:	462a      	mov	r2, r5
 800b7ac:	4b05      	ldr	r3, [pc, #20]	@ (800b7c4 <_svfiprintf_r+0x1f0>)
 800b7ae:	a904      	add	r1, sp, #16
 800b7b0:	4638      	mov	r0, r7
 800b7b2:	f7fc ff29 	bl	8008608 <_printf_i>
 800b7b6:	e7ed      	b.n	800b794 <_svfiprintf_r+0x1c0>
 800b7b8:	0800e1a1 	.word	0x0800e1a1
 800b7bc:	0800e1ab 	.word	0x0800e1ab
 800b7c0:	080080d9 	.word	0x080080d9
 800b7c4:	0800b51d 	.word	0x0800b51d
 800b7c8:	0800e1a7 	.word	0x0800e1a7

0800b7cc <__sflush_r>:
 800b7cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b7d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7d4:	0716      	lsls	r6, r2, #28
 800b7d6:	4605      	mov	r5, r0
 800b7d8:	460c      	mov	r4, r1
 800b7da:	d454      	bmi.n	800b886 <__sflush_r+0xba>
 800b7dc:	684b      	ldr	r3, [r1, #4]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	dc02      	bgt.n	800b7e8 <__sflush_r+0x1c>
 800b7e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	dd48      	ble.n	800b87a <__sflush_r+0xae>
 800b7e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b7ea:	2e00      	cmp	r6, #0
 800b7ec:	d045      	beq.n	800b87a <__sflush_r+0xae>
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b7f4:	682f      	ldr	r7, [r5, #0]
 800b7f6:	6a21      	ldr	r1, [r4, #32]
 800b7f8:	602b      	str	r3, [r5, #0]
 800b7fa:	d030      	beq.n	800b85e <__sflush_r+0x92>
 800b7fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b7fe:	89a3      	ldrh	r3, [r4, #12]
 800b800:	0759      	lsls	r1, r3, #29
 800b802:	d505      	bpl.n	800b810 <__sflush_r+0x44>
 800b804:	6863      	ldr	r3, [r4, #4]
 800b806:	1ad2      	subs	r2, r2, r3
 800b808:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b80a:	b10b      	cbz	r3, 800b810 <__sflush_r+0x44>
 800b80c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b80e:	1ad2      	subs	r2, r2, r3
 800b810:	2300      	movs	r3, #0
 800b812:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b814:	6a21      	ldr	r1, [r4, #32]
 800b816:	4628      	mov	r0, r5
 800b818:	47b0      	blx	r6
 800b81a:	1c43      	adds	r3, r0, #1
 800b81c:	89a3      	ldrh	r3, [r4, #12]
 800b81e:	d106      	bne.n	800b82e <__sflush_r+0x62>
 800b820:	6829      	ldr	r1, [r5, #0]
 800b822:	291d      	cmp	r1, #29
 800b824:	d82b      	bhi.n	800b87e <__sflush_r+0xb2>
 800b826:	4a2a      	ldr	r2, [pc, #168]	@ (800b8d0 <__sflush_r+0x104>)
 800b828:	410a      	asrs	r2, r1
 800b82a:	07d6      	lsls	r6, r2, #31
 800b82c:	d427      	bmi.n	800b87e <__sflush_r+0xb2>
 800b82e:	2200      	movs	r2, #0
 800b830:	6062      	str	r2, [r4, #4]
 800b832:	04d9      	lsls	r1, r3, #19
 800b834:	6922      	ldr	r2, [r4, #16]
 800b836:	6022      	str	r2, [r4, #0]
 800b838:	d504      	bpl.n	800b844 <__sflush_r+0x78>
 800b83a:	1c42      	adds	r2, r0, #1
 800b83c:	d101      	bne.n	800b842 <__sflush_r+0x76>
 800b83e:	682b      	ldr	r3, [r5, #0]
 800b840:	b903      	cbnz	r3, 800b844 <__sflush_r+0x78>
 800b842:	6560      	str	r0, [r4, #84]	@ 0x54
 800b844:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b846:	602f      	str	r7, [r5, #0]
 800b848:	b1b9      	cbz	r1, 800b87a <__sflush_r+0xae>
 800b84a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b84e:	4299      	cmp	r1, r3
 800b850:	d002      	beq.n	800b858 <__sflush_r+0x8c>
 800b852:	4628      	mov	r0, r5
 800b854:	f7fe fa2c 	bl	8009cb0 <_free_r>
 800b858:	2300      	movs	r3, #0
 800b85a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b85c:	e00d      	b.n	800b87a <__sflush_r+0xae>
 800b85e:	2301      	movs	r3, #1
 800b860:	4628      	mov	r0, r5
 800b862:	47b0      	blx	r6
 800b864:	4602      	mov	r2, r0
 800b866:	1c50      	adds	r0, r2, #1
 800b868:	d1c9      	bne.n	800b7fe <__sflush_r+0x32>
 800b86a:	682b      	ldr	r3, [r5, #0]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d0c6      	beq.n	800b7fe <__sflush_r+0x32>
 800b870:	2b1d      	cmp	r3, #29
 800b872:	d001      	beq.n	800b878 <__sflush_r+0xac>
 800b874:	2b16      	cmp	r3, #22
 800b876:	d11e      	bne.n	800b8b6 <__sflush_r+0xea>
 800b878:	602f      	str	r7, [r5, #0]
 800b87a:	2000      	movs	r0, #0
 800b87c:	e022      	b.n	800b8c4 <__sflush_r+0xf8>
 800b87e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b882:	b21b      	sxth	r3, r3
 800b884:	e01b      	b.n	800b8be <__sflush_r+0xf2>
 800b886:	690f      	ldr	r7, [r1, #16]
 800b888:	2f00      	cmp	r7, #0
 800b88a:	d0f6      	beq.n	800b87a <__sflush_r+0xae>
 800b88c:	0793      	lsls	r3, r2, #30
 800b88e:	680e      	ldr	r6, [r1, #0]
 800b890:	bf08      	it	eq
 800b892:	694b      	ldreq	r3, [r1, #20]
 800b894:	600f      	str	r7, [r1, #0]
 800b896:	bf18      	it	ne
 800b898:	2300      	movne	r3, #0
 800b89a:	eba6 0807 	sub.w	r8, r6, r7
 800b89e:	608b      	str	r3, [r1, #8]
 800b8a0:	f1b8 0f00 	cmp.w	r8, #0
 800b8a4:	dde9      	ble.n	800b87a <__sflush_r+0xae>
 800b8a6:	6a21      	ldr	r1, [r4, #32]
 800b8a8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b8aa:	4643      	mov	r3, r8
 800b8ac:	463a      	mov	r2, r7
 800b8ae:	4628      	mov	r0, r5
 800b8b0:	47b0      	blx	r6
 800b8b2:	2800      	cmp	r0, #0
 800b8b4:	dc08      	bgt.n	800b8c8 <__sflush_r+0xfc>
 800b8b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8be:	81a3      	strh	r3, [r4, #12]
 800b8c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b8c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8c8:	4407      	add	r7, r0
 800b8ca:	eba8 0800 	sub.w	r8, r8, r0
 800b8ce:	e7e7      	b.n	800b8a0 <__sflush_r+0xd4>
 800b8d0:	dfbffffe 	.word	0xdfbffffe

0800b8d4 <_fflush_r>:
 800b8d4:	b538      	push	{r3, r4, r5, lr}
 800b8d6:	690b      	ldr	r3, [r1, #16]
 800b8d8:	4605      	mov	r5, r0
 800b8da:	460c      	mov	r4, r1
 800b8dc:	b913      	cbnz	r3, 800b8e4 <_fflush_r+0x10>
 800b8de:	2500      	movs	r5, #0
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	bd38      	pop	{r3, r4, r5, pc}
 800b8e4:	b118      	cbz	r0, 800b8ee <_fflush_r+0x1a>
 800b8e6:	6a03      	ldr	r3, [r0, #32]
 800b8e8:	b90b      	cbnz	r3, 800b8ee <_fflush_r+0x1a>
 800b8ea:	f7fd fa4d 	bl	8008d88 <__sinit>
 800b8ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d0f3      	beq.n	800b8de <_fflush_r+0xa>
 800b8f6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b8f8:	07d0      	lsls	r0, r2, #31
 800b8fa:	d404      	bmi.n	800b906 <_fflush_r+0x32>
 800b8fc:	0599      	lsls	r1, r3, #22
 800b8fe:	d402      	bmi.n	800b906 <_fflush_r+0x32>
 800b900:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b902:	f7fd fb72 	bl	8008fea <__retarget_lock_acquire_recursive>
 800b906:	4628      	mov	r0, r5
 800b908:	4621      	mov	r1, r4
 800b90a:	f7ff ff5f 	bl	800b7cc <__sflush_r>
 800b90e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b910:	07da      	lsls	r2, r3, #31
 800b912:	4605      	mov	r5, r0
 800b914:	d4e4      	bmi.n	800b8e0 <_fflush_r+0xc>
 800b916:	89a3      	ldrh	r3, [r4, #12]
 800b918:	059b      	lsls	r3, r3, #22
 800b91a:	d4e1      	bmi.n	800b8e0 <_fflush_r+0xc>
 800b91c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b91e:	f7fd fb65 	bl	8008fec <__retarget_lock_release_recursive>
 800b922:	e7dd      	b.n	800b8e0 <_fflush_r+0xc>

0800b924 <strncmp>:
 800b924:	b510      	push	{r4, lr}
 800b926:	b16a      	cbz	r2, 800b944 <strncmp+0x20>
 800b928:	3901      	subs	r1, #1
 800b92a:	1884      	adds	r4, r0, r2
 800b92c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b930:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b934:	429a      	cmp	r2, r3
 800b936:	d103      	bne.n	800b940 <strncmp+0x1c>
 800b938:	42a0      	cmp	r0, r4
 800b93a:	d001      	beq.n	800b940 <strncmp+0x1c>
 800b93c:	2a00      	cmp	r2, #0
 800b93e:	d1f5      	bne.n	800b92c <strncmp+0x8>
 800b940:	1ad0      	subs	r0, r2, r3
 800b942:	bd10      	pop	{r4, pc}
 800b944:	4610      	mov	r0, r2
 800b946:	e7fc      	b.n	800b942 <strncmp+0x1e>

0800b948 <_sbrk_r>:
 800b948:	b538      	push	{r3, r4, r5, lr}
 800b94a:	4d06      	ldr	r5, [pc, #24]	@ (800b964 <_sbrk_r+0x1c>)
 800b94c:	2300      	movs	r3, #0
 800b94e:	4604      	mov	r4, r0
 800b950:	4608      	mov	r0, r1
 800b952:	602b      	str	r3, [r5, #0]
 800b954:	f7f7 ffa4 	bl	80038a0 <_sbrk>
 800b958:	1c43      	adds	r3, r0, #1
 800b95a:	d102      	bne.n	800b962 <_sbrk_r+0x1a>
 800b95c:	682b      	ldr	r3, [r5, #0]
 800b95e:	b103      	cbz	r3, 800b962 <_sbrk_r+0x1a>
 800b960:	6023      	str	r3, [r4, #0]
 800b962:	bd38      	pop	{r3, r4, r5, pc}
 800b964:	20000d58 	.word	0x20000d58

0800b968 <nan>:
 800b968:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b970 <nan+0x8>
 800b96c:	4770      	bx	lr
 800b96e:	bf00      	nop
 800b970:	00000000 	.word	0x00000000
 800b974:	7ff80000 	.word	0x7ff80000

0800b978 <__assert_func>:
 800b978:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b97a:	4614      	mov	r4, r2
 800b97c:	461a      	mov	r2, r3
 800b97e:	4b09      	ldr	r3, [pc, #36]	@ (800b9a4 <__assert_func+0x2c>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	4605      	mov	r5, r0
 800b984:	68d8      	ldr	r0, [r3, #12]
 800b986:	b954      	cbnz	r4, 800b99e <__assert_func+0x26>
 800b988:	4b07      	ldr	r3, [pc, #28]	@ (800b9a8 <__assert_func+0x30>)
 800b98a:	461c      	mov	r4, r3
 800b98c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b990:	9100      	str	r1, [sp, #0]
 800b992:	462b      	mov	r3, r5
 800b994:	4905      	ldr	r1, [pc, #20]	@ (800b9ac <__assert_func+0x34>)
 800b996:	f000 fba7 	bl	800c0e8 <fiprintf>
 800b99a:	f000 fbb7 	bl	800c10c <abort>
 800b99e:	4b04      	ldr	r3, [pc, #16]	@ (800b9b0 <__assert_func+0x38>)
 800b9a0:	e7f4      	b.n	800b98c <__assert_func+0x14>
 800b9a2:	bf00      	nop
 800b9a4:	200000a4 	.word	0x200000a4
 800b9a8:	0800e1f5 	.word	0x0800e1f5
 800b9ac:	0800e1c7 	.word	0x0800e1c7
 800b9b0:	0800e1ba 	.word	0x0800e1ba

0800b9b4 <_calloc_r>:
 800b9b4:	b570      	push	{r4, r5, r6, lr}
 800b9b6:	fba1 5402 	umull	r5, r4, r1, r2
 800b9ba:	b93c      	cbnz	r4, 800b9cc <_calloc_r+0x18>
 800b9bc:	4629      	mov	r1, r5
 800b9be:	f7fe f9eb 	bl	8009d98 <_malloc_r>
 800b9c2:	4606      	mov	r6, r0
 800b9c4:	b928      	cbnz	r0, 800b9d2 <_calloc_r+0x1e>
 800b9c6:	2600      	movs	r6, #0
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	bd70      	pop	{r4, r5, r6, pc}
 800b9cc:	220c      	movs	r2, #12
 800b9ce:	6002      	str	r2, [r0, #0]
 800b9d0:	e7f9      	b.n	800b9c6 <_calloc_r+0x12>
 800b9d2:	462a      	mov	r2, r5
 800b9d4:	4621      	mov	r1, r4
 800b9d6:	f7fd fa8a 	bl	8008eee <memset>
 800b9da:	e7f5      	b.n	800b9c8 <_calloc_r+0x14>

0800b9dc <rshift>:
 800b9dc:	6903      	ldr	r3, [r0, #16]
 800b9de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b9e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b9e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b9ea:	f100 0414 	add.w	r4, r0, #20
 800b9ee:	dd45      	ble.n	800ba7c <rshift+0xa0>
 800b9f0:	f011 011f 	ands.w	r1, r1, #31
 800b9f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b9f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b9fc:	d10c      	bne.n	800ba18 <rshift+0x3c>
 800b9fe:	f100 0710 	add.w	r7, r0, #16
 800ba02:	4629      	mov	r1, r5
 800ba04:	42b1      	cmp	r1, r6
 800ba06:	d334      	bcc.n	800ba72 <rshift+0x96>
 800ba08:	1a9b      	subs	r3, r3, r2
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	1eea      	subs	r2, r5, #3
 800ba0e:	4296      	cmp	r6, r2
 800ba10:	bf38      	it	cc
 800ba12:	2300      	movcc	r3, #0
 800ba14:	4423      	add	r3, r4
 800ba16:	e015      	b.n	800ba44 <rshift+0x68>
 800ba18:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ba1c:	f1c1 0820 	rsb	r8, r1, #32
 800ba20:	40cf      	lsrs	r7, r1
 800ba22:	f105 0e04 	add.w	lr, r5, #4
 800ba26:	46a1      	mov	r9, r4
 800ba28:	4576      	cmp	r6, lr
 800ba2a:	46f4      	mov	ip, lr
 800ba2c:	d815      	bhi.n	800ba5a <rshift+0x7e>
 800ba2e:	1a9a      	subs	r2, r3, r2
 800ba30:	0092      	lsls	r2, r2, #2
 800ba32:	3a04      	subs	r2, #4
 800ba34:	3501      	adds	r5, #1
 800ba36:	42ae      	cmp	r6, r5
 800ba38:	bf38      	it	cc
 800ba3a:	2200      	movcc	r2, #0
 800ba3c:	18a3      	adds	r3, r4, r2
 800ba3e:	50a7      	str	r7, [r4, r2]
 800ba40:	b107      	cbz	r7, 800ba44 <rshift+0x68>
 800ba42:	3304      	adds	r3, #4
 800ba44:	1b1a      	subs	r2, r3, r4
 800ba46:	42a3      	cmp	r3, r4
 800ba48:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ba4c:	bf08      	it	eq
 800ba4e:	2300      	moveq	r3, #0
 800ba50:	6102      	str	r2, [r0, #16]
 800ba52:	bf08      	it	eq
 800ba54:	6143      	streq	r3, [r0, #20]
 800ba56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba5a:	f8dc c000 	ldr.w	ip, [ip]
 800ba5e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ba62:	ea4c 0707 	orr.w	r7, ip, r7
 800ba66:	f849 7b04 	str.w	r7, [r9], #4
 800ba6a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ba6e:	40cf      	lsrs	r7, r1
 800ba70:	e7da      	b.n	800ba28 <rshift+0x4c>
 800ba72:	f851 cb04 	ldr.w	ip, [r1], #4
 800ba76:	f847 cf04 	str.w	ip, [r7, #4]!
 800ba7a:	e7c3      	b.n	800ba04 <rshift+0x28>
 800ba7c:	4623      	mov	r3, r4
 800ba7e:	e7e1      	b.n	800ba44 <rshift+0x68>

0800ba80 <__hexdig_fun>:
 800ba80:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ba84:	2b09      	cmp	r3, #9
 800ba86:	d802      	bhi.n	800ba8e <__hexdig_fun+0xe>
 800ba88:	3820      	subs	r0, #32
 800ba8a:	b2c0      	uxtb	r0, r0
 800ba8c:	4770      	bx	lr
 800ba8e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ba92:	2b05      	cmp	r3, #5
 800ba94:	d801      	bhi.n	800ba9a <__hexdig_fun+0x1a>
 800ba96:	3847      	subs	r0, #71	@ 0x47
 800ba98:	e7f7      	b.n	800ba8a <__hexdig_fun+0xa>
 800ba9a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ba9e:	2b05      	cmp	r3, #5
 800baa0:	d801      	bhi.n	800baa6 <__hexdig_fun+0x26>
 800baa2:	3827      	subs	r0, #39	@ 0x27
 800baa4:	e7f1      	b.n	800ba8a <__hexdig_fun+0xa>
 800baa6:	2000      	movs	r0, #0
 800baa8:	4770      	bx	lr
	...

0800baac <__gethex>:
 800baac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bab0:	b085      	sub	sp, #20
 800bab2:	468a      	mov	sl, r1
 800bab4:	9302      	str	r3, [sp, #8]
 800bab6:	680b      	ldr	r3, [r1, #0]
 800bab8:	9001      	str	r0, [sp, #4]
 800baba:	4690      	mov	r8, r2
 800babc:	1c9c      	adds	r4, r3, #2
 800babe:	46a1      	mov	r9, r4
 800bac0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800bac4:	2830      	cmp	r0, #48	@ 0x30
 800bac6:	d0fa      	beq.n	800babe <__gethex+0x12>
 800bac8:	eba9 0303 	sub.w	r3, r9, r3
 800bacc:	f1a3 0b02 	sub.w	fp, r3, #2
 800bad0:	f7ff ffd6 	bl	800ba80 <__hexdig_fun>
 800bad4:	4605      	mov	r5, r0
 800bad6:	2800      	cmp	r0, #0
 800bad8:	d168      	bne.n	800bbac <__gethex+0x100>
 800bada:	49a0      	ldr	r1, [pc, #640]	@ (800bd5c <__gethex+0x2b0>)
 800badc:	2201      	movs	r2, #1
 800bade:	4648      	mov	r0, r9
 800bae0:	f7ff ff20 	bl	800b924 <strncmp>
 800bae4:	4607      	mov	r7, r0
 800bae6:	2800      	cmp	r0, #0
 800bae8:	d167      	bne.n	800bbba <__gethex+0x10e>
 800baea:	f899 0001 	ldrb.w	r0, [r9, #1]
 800baee:	4626      	mov	r6, r4
 800baf0:	f7ff ffc6 	bl	800ba80 <__hexdig_fun>
 800baf4:	2800      	cmp	r0, #0
 800baf6:	d062      	beq.n	800bbbe <__gethex+0x112>
 800baf8:	4623      	mov	r3, r4
 800bafa:	7818      	ldrb	r0, [r3, #0]
 800bafc:	2830      	cmp	r0, #48	@ 0x30
 800bafe:	4699      	mov	r9, r3
 800bb00:	f103 0301 	add.w	r3, r3, #1
 800bb04:	d0f9      	beq.n	800bafa <__gethex+0x4e>
 800bb06:	f7ff ffbb 	bl	800ba80 <__hexdig_fun>
 800bb0a:	fab0 f580 	clz	r5, r0
 800bb0e:	096d      	lsrs	r5, r5, #5
 800bb10:	f04f 0b01 	mov.w	fp, #1
 800bb14:	464a      	mov	r2, r9
 800bb16:	4616      	mov	r6, r2
 800bb18:	3201      	adds	r2, #1
 800bb1a:	7830      	ldrb	r0, [r6, #0]
 800bb1c:	f7ff ffb0 	bl	800ba80 <__hexdig_fun>
 800bb20:	2800      	cmp	r0, #0
 800bb22:	d1f8      	bne.n	800bb16 <__gethex+0x6a>
 800bb24:	498d      	ldr	r1, [pc, #564]	@ (800bd5c <__gethex+0x2b0>)
 800bb26:	2201      	movs	r2, #1
 800bb28:	4630      	mov	r0, r6
 800bb2a:	f7ff fefb 	bl	800b924 <strncmp>
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	d13f      	bne.n	800bbb2 <__gethex+0x106>
 800bb32:	b944      	cbnz	r4, 800bb46 <__gethex+0x9a>
 800bb34:	1c74      	adds	r4, r6, #1
 800bb36:	4622      	mov	r2, r4
 800bb38:	4616      	mov	r6, r2
 800bb3a:	3201      	adds	r2, #1
 800bb3c:	7830      	ldrb	r0, [r6, #0]
 800bb3e:	f7ff ff9f 	bl	800ba80 <__hexdig_fun>
 800bb42:	2800      	cmp	r0, #0
 800bb44:	d1f8      	bne.n	800bb38 <__gethex+0x8c>
 800bb46:	1ba4      	subs	r4, r4, r6
 800bb48:	00a7      	lsls	r7, r4, #2
 800bb4a:	7833      	ldrb	r3, [r6, #0]
 800bb4c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bb50:	2b50      	cmp	r3, #80	@ 0x50
 800bb52:	d13e      	bne.n	800bbd2 <__gethex+0x126>
 800bb54:	7873      	ldrb	r3, [r6, #1]
 800bb56:	2b2b      	cmp	r3, #43	@ 0x2b
 800bb58:	d033      	beq.n	800bbc2 <__gethex+0x116>
 800bb5a:	2b2d      	cmp	r3, #45	@ 0x2d
 800bb5c:	d034      	beq.n	800bbc8 <__gethex+0x11c>
 800bb5e:	1c71      	adds	r1, r6, #1
 800bb60:	2400      	movs	r4, #0
 800bb62:	7808      	ldrb	r0, [r1, #0]
 800bb64:	f7ff ff8c 	bl	800ba80 <__hexdig_fun>
 800bb68:	1e43      	subs	r3, r0, #1
 800bb6a:	b2db      	uxtb	r3, r3
 800bb6c:	2b18      	cmp	r3, #24
 800bb6e:	d830      	bhi.n	800bbd2 <__gethex+0x126>
 800bb70:	f1a0 0210 	sub.w	r2, r0, #16
 800bb74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bb78:	f7ff ff82 	bl	800ba80 <__hexdig_fun>
 800bb7c:	f100 3cff 	add.w	ip, r0, #4294967295
 800bb80:	fa5f fc8c 	uxtb.w	ip, ip
 800bb84:	f1bc 0f18 	cmp.w	ip, #24
 800bb88:	f04f 030a 	mov.w	r3, #10
 800bb8c:	d91e      	bls.n	800bbcc <__gethex+0x120>
 800bb8e:	b104      	cbz	r4, 800bb92 <__gethex+0xe6>
 800bb90:	4252      	negs	r2, r2
 800bb92:	4417      	add	r7, r2
 800bb94:	f8ca 1000 	str.w	r1, [sl]
 800bb98:	b1ed      	cbz	r5, 800bbd6 <__gethex+0x12a>
 800bb9a:	f1bb 0f00 	cmp.w	fp, #0
 800bb9e:	bf0c      	ite	eq
 800bba0:	2506      	moveq	r5, #6
 800bba2:	2500      	movne	r5, #0
 800bba4:	4628      	mov	r0, r5
 800bba6:	b005      	add	sp, #20
 800bba8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbac:	2500      	movs	r5, #0
 800bbae:	462c      	mov	r4, r5
 800bbb0:	e7b0      	b.n	800bb14 <__gethex+0x68>
 800bbb2:	2c00      	cmp	r4, #0
 800bbb4:	d1c7      	bne.n	800bb46 <__gethex+0x9a>
 800bbb6:	4627      	mov	r7, r4
 800bbb8:	e7c7      	b.n	800bb4a <__gethex+0x9e>
 800bbba:	464e      	mov	r6, r9
 800bbbc:	462f      	mov	r7, r5
 800bbbe:	2501      	movs	r5, #1
 800bbc0:	e7c3      	b.n	800bb4a <__gethex+0x9e>
 800bbc2:	2400      	movs	r4, #0
 800bbc4:	1cb1      	adds	r1, r6, #2
 800bbc6:	e7cc      	b.n	800bb62 <__gethex+0xb6>
 800bbc8:	2401      	movs	r4, #1
 800bbca:	e7fb      	b.n	800bbc4 <__gethex+0x118>
 800bbcc:	fb03 0002 	mla	r0, r3, r2, r0
 800bbd0:	e7ce      	b.n	800bb70 <__gethex+0xc4>
 800bbd2:	4631      	mov	r1, r6
 800bbd4:	e7de      	b.n	800bb94 <__gethex+0xe8>
 800bbd6:	eba6 0309 	sub.w	r3, r6, r9
 800bbda:	3b01      	subs	r3, #1
 800bbdc:	4629      	mov	r1, r5
 800bbde:	2b07      	cmp	r3, #7
 800bbe0:	dc0a      	bgt.n	800bbf8 <__gethex+0x14c>
 800bbe2:	9801      	ldr	r0, [sp, #4]
 800bbe4:	f7fe f964 	bl	8009eb0 <_Balloc>
 800bbe8:	4604      	mov	r4, r0
 800bbea:	b940      	cbnz	r0, 800bbfe <__gethex+0x152>
 800bbec:	4b5c      	ldr	r3, [pc, #368]	@ (800bd60 <__gethex+0x2b4>)
 800bbee:	4602      	mov	r2, r0
 800bbf0:	21e4      	movs	r1, #228	@ 0xe4
 800bbf2:	485c      	ldr	r0, [pc, #368]	@ (800bd64 <__gethex+0x2b8>)
 800bbf4:	f7ff fec0 	bl	800b978 <__assert_func>
 800bbf8:	3101      	adds	r1, #1
 800bbfa:	105b      	asrs	r3, r3, #1
 800bbfc:	e7ef      	b.n	800bbde <__gethex+0x132>
 800bbfe:	f100 0a14 	add.w	sl, r0, #20
 800bc02:	2300      	movs	r3, #0
 800bc04:	4655      	mov	r5, sl
 800bc06:	469b      	mov	fp, r3
 800bc08:	45b1      	cmp	r9, r6
 800bc0a:	d337      	bcc.n	800bc7c <__gethex+0x1d0>
 800bc0c:	f845 bb04 	str.w	fp, [r5], #4
 800bc10:	eba5 050a 	sub.w	r5, r5, sl
 800bc14:	10ad      	asrs	r5, r5, #2
 800bc16:	6125      	str	r5, [r4, #16]
 800bc18:	4658      	mov	r0, fp
 800bc1a:	f7fe fa3b 	bl	800a094 <__hi0bits>
 800bc1e:	016d      	lsls	r5, r5, #5
 800bc20:	f8d8 6000 	ldr.w	r6, [r8]
 800bc24:	1a2d      	subs	r5, r5, r0
 800bc26:	42b5      	cmp	r5, r6
 800bc28:	dd54      	ble.n	800bcd4 <__gethex+0x228>
 800bc2a:	1bad      	subs	r5, r5, r6
 800bc2c:	4629      	mov	r1, r5
 800bc2e:	4620      	mov	r0, r4
 800bc30:	f7fe fdcf 	bl	800a7d2 <__any_on>
 800bc34:	4681      	mov	r9, r0
 800bc36:	b178      	cbz	r0, 800bc58 <__gethex+0x1ac>
 800bc38:	1e6b      	subs	r3, r5, #1
 800bc3a:	1159      	asrs	r1, r3, #5
 800bc3c:	f003 021f 	and.w	r2, r3, #31
 800bc40:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bc44:	f04f 0901 	mov.w	r9, #1
 800bc48:	fa09 f202 	lsl.w	r2, r9, r2
 800bc4c:	420a      	tst	r2, r1
 800bc4e:	d003      	beq.n	800bc58 <__gethex+0x1ac>
 800bc50:	454b      	cmp	r3, r9
 800bc52:	dc36      	bgt.n	800bcc2 <__gethex+0x216>
 800bc54:	f04f 0902 	mov.w	r9, #2
 800bc58:	4629      	mov	r1, r5
 800bc5a:	4620      	mov	r0, r4
 800bc5c:	f7ff febe 	bl	800b9dc <rshift>
 800bc60:	442f      	add	r7, r5
 800bc62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc66:	42bb      	cmp	r3, r7
 800bc68:	da42      	bge.n	800bcf0 <__gethex+0x244>
 800bc6a:	9801      	ldr	r0, [sp, #4]
 800bc6c:	4621      	mov	r1, r4
 800bc6e:	f7fe f95f 	bl	8009f30 <_Bfree>
 800bc72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc74:	2300      	movs	r3, #0
 800bc76:	6013      	str	r3, [r2, #0]
 800bc78:	25a3      	movs	r5, #163	@ 0xa3
 800bc7a:	e793      	b.n	800bba4 <__gethex+0xf8>
 800bc7c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bc80:	2a2e      	cmp	r2, #46	@ 0x2e
 800bc82:	d012      	beq.n	800bcaa <__gethex+0x1fe>
 800bc84:	2b20      	cmp	r3, #32
 800bc86:	d104      	bne.n	800bc92 <__gethex+0x1e6>
 800bc88:	f845 bb04 	str.w	fp, [r5], #4
 800bc8c:	f04f 0b00 	mov.w	fp, #0
 800bc90:	465b      	mov	r3, fp
 800bc92:	7830      	ldrb	r0, [r6, #0]
 800bc94:	9303      	str	r3, [sp, #12]
 800bc96:	f7ff fef3 	bl	800ba80 <__hexdig_fun>
 800bc9a:	9b03      	ldr	r3, [sp, #12]
 800bc9c:	f000 000f 	and.w	r0, r0, #15
 800bca0:	4098      	lsls	r0, r3
 800bca2:	ea4b 0b00 	orr.w	fp, fp, r0
 800bca6:	3304      	adds	r3, #4
 800bca8:	e7ae      	b.n	800bc08 <__gethex+0x15c>
 800bcaa:	45b1      	cmp	r9, r6
 800bcac:	d8ea      	bhi.n	800bc84 <__gethex+0x1d8>
 800bcae:	492b      	ldr	r1, [pc, #172]	@ (800bd5c <__gethex+0x2b0>)
 800bcb0:	9303      	str	r3, [sp, #12]
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	4630      	mov	r0, r6
 800bcb6:	f7ff fe35 	bl	800b924 <strncmp>
 800bcba:	9b03      	ldr	r3, [sp, #12]
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	d1e1      	bne.n	800bc84 <__gethex+0x1d8>
 800bcc0:	e7a2      	b.n	800bc08 <__gethex+0x15c>
 800bcc2:	1ea9      	subs	r1, r5, #2
 800bcc4:	4620      	mov	r0, r4
 800bcc6:	f7fe fd84 	bl	800a7d2 <__any_on>
 800bcca:	2800      	cmp	r0, #0
 800bccc:	d0c2      	beq.n	800bc54 <__gethex+0x1a8>
 800bcce:	f04f 0903 	mov.w	r9, #3
 800bcd2:	e7c1      	b.n	800bc58 <__gethex+0x1ac>
 800bcd4:	da09      	bge.n	800bcea <__gethex+0x23e>
 800bcd6:	1b75      	subs	r5, r6, r5
 800bcd8:	4621      	mov	r1, r4
 800bcda:	9801      	ldr	r0, [sp, #4]
 800bcdc:	462a      	mov	r2, r5
 800bcde:	f7fe fb3f 	bl	800a360 <__lshift>
 800bce2:	1b7f      	subs	r7, r7, r5
 800bce4:	4604      	mov	r4, r0
 800bce6:	f100 0a14 	add.w	sl, r0, #20
 800bcea:	f04f 0900 	mov.w	r9, #0
 800bcee:	e7b8      	b.n	800bc62 <__gethex+0x1b6>
 800bcf0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bcf4:	42bd      	cmp	r5, r7
 800bcf6:	dd6f      	ble.n	800bdd8 <__gethex+0x32c>
 800bcf8:	1bed      	subs	r5, r5, r7
 800bcfa:	42ae      	cmp	r6, r5
 800bcfc:	dc34      	bgt.n	800bd68 <__gethex+0x2bc>
 800bcfe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd02:	2b02      	cmp	r3, #2
 800bd04:	d022      	beq.n	800bd4c <__gethex+0x2a0>
 800bd06:	2b03      	cmp	r3, #3
 800bd08:	d024      	beq.n	800bd54 <__gethex+0x2a8>
 800bd0a:	2b01      	cmp	r3, #1
 800bd0c:	d115      	bne.n	800bd3a <__gethex+0x28e>
 800bd0e:	42ae      	cmp	r6, r5
 800bd10:	d113      	bne.n	800bd3a <__gethex+0x28e>
 800bd12:	2e01      	cmp	r6, #1
 800bd14:	d10b      	bne.n	800bd2e <__gethex+0x282>
 800bd16:	9a02      	ldr	r2, [sp, #8]
 800bd18:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bd1c:	6013      	str	r3, [r2, #0]
 800bd1e:	2301      	movs	r3, #1
 800bd20:	6123      	str	r3, [r4, #16]
 800bd22:	f8ca 3000 	str.w	r3, [sl]
 800bd26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd28:	2562      	movs	r5, #98	@ 0x62
 800bd2a:	601c      	str	r4, [r3, #0]
 800bd2c:	e73a      	b.n	800bba4 <__gethex+0xf8>
 800bd2e:	1e71      	subs	r1, r6, #1
 800bd30:	4620      	mov	r0, r4
 800bd32:	f7fe fd4e 	bl	800a7d2 <__any_on>
 800bd36:	2800      	cmp	r0, #0
 800bd38:	d1ed      	bne.n	800bd16 <__gethex+0x26a>
 800bd3a:	9801      	ldr	r0, [sp, #4]
 800bd3c:	4621      	mov	r1, r4
 800bd3e:	f7fe f8f7 	bl	8009f30 <_Bfree>
 800bd42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bd44:	2300      	movs	r3, #0
 800bd46:	6013      	str	r3, [r2, #0]
 800bd48:	2550      	movs	r5, #80	@ 0x50
 800bd4a:	e72b      	b.n	800bba4 <__gethex+0xf8>
 800bd4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d1f3      	bne.n	800bd3a <__gethex+0x28e>
 800bd52:	e7e0      	b.n	800bd16 <__gethex+0x26a>
 800bd54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d1dd      	bne.n	800bd16 <__gethex+0x26a>
 800bd5a:	e7ee      	b.n	800bd3a <__gethex+0x28e>
 800bd5c:	0800e048 	.word	0x0800e048
 800bd60:	0800dee1 	.word	0x0800dee1
 800bd64:	0800e1f6 	.word	0x0800e1f6
 800bd68:	1e6f      	subs	r7, r5, #1
 800bd6a:	f1b9 0f00 	cmp.w	r9, #0
 800bd6e:	d130      	bne.n	800bdd2 <__gethex+0x326>
 800bd70:	b127      	cbz	r7, 800bd7c <__gethex+0x2d0>
 800bd72:	4639      	mov	r1, r7
 800bd74:	4620      	mov	r0, r4
 800bd76:	f7fe fd2c 	bl	800a7d2 <__any_on>
 800bd7a:	4681      	mov	r9, r0
 800bd7c:	117a      	asrs	r2, r7, #5
 800bd7e:	2301      	movs	r3, #1
 800bd80:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bd84:	f007 071f 	and.w	r7, r7, #31
 800bd88:	40bb      	lsls	r3, r7
 800bd8a:	4213      	tst	r3, r2
 800bd8c:	4629      	mov	r1, r5
 800bd8e:	4620      	mov	r0, r4
 800bd90:	bf18      	it	ne
 800bd92:	f049 0902 	orrne.w	r9, r9, #2
 800bd96:	f7ff fe21 	bl	800b9dc <rshift>
 800bd9a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bd9e:	1b76      	subs	r6, r6, r5
 800bda0:	2502      	movs	r5, #2
 800bda2:	f1b9 0f00 	cmp.w	r9, #0
 800bda6:	d047      	beq.n	800be38 <__gethex+0x38c>
 800bda8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bdac:	2b02      	cmp	r3, #2
 800bdae:	d015      	beq.n	800bddc <__gethex+0x330>
 800bdb0:	2b03      	cmp	r3, #3
 800bdb2:	d017      	beq.n	800bde4 <__gethex+0x338>
 800bdb4:	2b01      	cmp	r3, #1
 800bdb6:	d109      	bne.n	800bdcc <__gethex+0x320>
 800bdb8:	f019 0f02 	tst.w	r9, #2
 800bdbc:	d006      	beq.n	800bdcc <__gethex+0x320>
 800bdbe:	f8da 3000 	ldr.w	r3, [sl]
 800bdc2:	ea49 0903 	orr.w	r9, r9, r3
 800bdc6:	f019 0f01 	tst.w	r9, #1
 800bdca:	d10e      	bne.n	800bdea <__gethex+0x33e>
 800bdcc:	f045 0510 	orr.w	r5, r5, #16
 800bdd0:	e032      	b.n	800be38 <__gethex+0x38c>
 800bdd2:	f04f 0901 	mov.w	r9, #1
 800bdd6:	e7d1      	b.n	800bd7c <__gethex+0x2d0>
 800bdd8:	2501      	movs	r5, #1
 800bdda:	e7e2      	b.n	800bda2 <__gethex+0x2f6>
 800bddc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdde:	f1c3 0301 	rsb	r3, r3, #1
 800bde2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bde4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d0f0      	beq.n	800bdcc <__gethex+0x320>
 800bdea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bdee:	f104 0314 	add.w	r3, r4, #20
 800bdf2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bdf6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bdfa:	f04f 0c00 	mov.w	ip, #0
 800bdfe:	4618      	mov	r0, r3
 800be00:	f853 2b04 	ldr.w	r2, [r3], #4
 800be04:	f1b2 3fff 	cmp.w	r2, #4294967295
 800be08:	d01b      	beq.n	800be42 <__gethex+0x396>
 800be0a:	3201      	adds	r2, #1
 800be0c:	6002      	str	r2, [r0, #0]
 800be0e:	2d02      	cmp	r5, #2
 800be10:	f104 0314 	add.w	r3, r4, #20
 800be14:	d13c      	bne.n	800be90 <__gethex+0x3e4>
 800be16:	f8d8 2000 	ldr.w	r2, [r8]
 800be1a:	3a01      	subs	r2, #1
 800be1c:	42b2      	cmp	r2, r6
 800be1e:	d109      	bne.n	800be34 <__gethex+0x388>
 800be20:	1171      	asrs	r1, r6, #5
 800be22:	2201      	movs	r2, #1
 800be24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800be28:	f006 061f 	and.w	r6, r6, #31
 800be2c:	fa02 f606 	lsl.w	r6, r2, r6
 800be30:	421e      	tst	r6, r3
 800be32:	d13a      	bne.n	800beaa <__gethex+0x3fe>
 800be34:	f045 0520 	orr.w	r5, r5, #32
 800be38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be3a:	601c      	str	r4, [r3, #0]
 800be3c:	9b02      	ldr	r3, [sp, #8]
 800be3e:	601f      	str	r7, [r3, #0]
 800be40:	e6b0      	b.n	800bba4 <__gethex+0xf8>
 800be42:	4299      	cmp	r1, r3
 800be44:	f843 cc04 	str.w	ip, [r3, #-4]
 800be48:	d8d9      	bhi.n	800bdfe <__gethex+0x352>
 800be4a:	68a3      	ldr	r3, [r4, #8]
 800be4c:	459b      	cmp	fp, r3
 800be4e:	db17      	blt.n	800be80 <__gethex+0x3d4>
 800be50:	6861      	ldr	r1, [r4, #4]
 800be52:	9801      	ldr	r0, [sp, #4]
 800be54:	3101      	adds	r1, #1
 800be56:	f7fe f82b 	bl	8009eb0 <_Balloc>
 800be5a:	4681      	mov	r9, r0
 800be5c:	b918      	cbnz	r0, 800be66 <__gethex+0x3ba>
 800be5e:	4b1a      	ldr	r3, [pc, #104]	@ (800bec8 <__gethex+0x41c>)
 800be60:	4602      	mov	r2, r0
 800be62:	2184      	movs	r1, #132	@ 0x84
 800be64:	e6c5      	b.n	800bbf2 <__gethex+0x146>
 800be66:	6922      	ldr	r2, [r4, #16]
 800be68:	3202      	adds	r2, #2
 800be6a:	f104 010c 	add.w	r1, r4, #12
 800be6e:	0092      	lsls	r2, r2, #2
 800be70:	300c      	adds	r0, #12
 800be72:	f7fd f8bc 	bl	8008fee <memcpy>
 800be76:	4621      	mov	r1, r4
 800be78:	9801      	ldr	r0, [sp, #4]
 800be7a:	f7fe f859 	bl	8009f30 <_Bfree>
 800be7e:	464c      	mov	r4, r9
 800be80:	6923      	ldr	r3, [r4, #16]
 800be82:	1c5a      	adds	r2, r3, #1
 800be84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800be88:	6122      	str	r2, [r4, #16]
 800be8a:	2201      	movs	r2, #1
 800be8c:	615a      	str	r2, [r3, #20]
 800be8e:	e7be      	b.n	800be0e <__gethex+0x362>
 800be90:	6922      	ldr	r2, [r4, #16]
 800be92:	455a      	cmp	r2, fp
 800be94:	dd0b      	ble.n	800beae <__gethex+0x402>
 800be96:	2101      	movs	r1, #1
 800be98:	4620      	mov	r0, r4
 800be9a:	f7ff fd9f 	bl	800b9dc <rshift>
 800be9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bea2:	3701      	adds	r7, #1
 800bea4:	42bb      	cmp	r3, r7
 800bea6:	f6ff aee0 	blt.w	800bc6a <__gethex+0x1be>
 800beaa:	2501      	movs	r5, #1
 800beac:	e7c2      	b.n	800be34 <__gethex+0x388>
 800beae:	f016 061f 	ands.w	r6, r6, #31
 800beb2:	d0fa      	beq.n	800beaa <__gethex+0x3fe>
 800beb4:	4453      	add	r3, sl
 800beb6:	f1c6 0620 	rsb	r6, r6, #32
 800beba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bebe:	f7fe f8e9 	bl	800a094 <__hi0bits>
 800bec2:	42b0      	cmp	r0, r6
 800bec4:	dbe7      	blt.n	800be96 <__gethex+0x3ea>
 800bec6:	e7f0      	b.n	800beaa <__gethex+0x3fe>
 800bec8:	0800dee1 	.word	0x0800dee1

0800becc <L_shift>:
 800becc:	f1c2 0208 	rsb	r2, r2, #8
 800bed0:	0092      	lsls	r2, r2, #2
 800bed2:	b570      	push	{r4, r5, r6, lr}
 800bed4:	f1c2 0620 	rsb	r6, r2, #32
 800bed8:	6843      	ldr	r3, [r0, #4]
 800beda:	6804      	ldr	r4, [r0, #0]
 800bedc:	fa03 f506 	lsl.w	r5, r3, r6
 800bee0:	432c      	orrs	r4, r5
 800bee2:	40d3      	lsrs	r3, r2
 800bee4:	6004      	str	r4, [r0, #0]
 800bee6:	f840 3f04 	str.w	r3, [r0, #4]!
 800beea:	4288      	cmp	r0, r1
 800beec:	d3f4      	bcc.n	800bed8 <L_shift+0xc>
 800beee:	bd70      	pop	{r4, r5, r6, pc}

0800bef0 <__match>:
 800bef0:	b530      	push	{r4, r5, lr}
 800bef2:	6803      	ldr	r3, [r0, #0]
 800bef4:	3301      	adds	r3, #1
 800bef6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800befa:	b914      	cbnz	r4, 800bf02 <__match+0x12>
 800befc:	6003      	str	r3, [r0, #0]
 800befe:	2001      	movs	r0, #1
 800bf00:	bd30      	pop	{r4, r5, pc}
 800bf02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf06:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bf0a:	2d19      	cmp	r5, #25
 800bf0c:	bf98      	it	ls
 800bf0e:	3220      	addls	r2, #32
 800bf10:	42a2      	cmp	r2, r4
 800bf12:	d0f0      	beq.n	800bef6 <__match+0x6>
 800bf14:	2000      	movs	r0, #0
 800bf16:	e7f3      	b.n	800bf00 <__match+0x10>

0800bf18 <__hexnan>:
 800bf18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf1c:	680b      	ldr	r3, [r1, #0]
 800bf1e:	6801      	ldr	r1, [r0, #0]
 800bf20:	115e      	asrs	r6, r3, #5
 800bf22:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bf26:	f013 031f 	ands.w	r3, r3, #31
 800bf2a:	b087      	sub	sp, #28
 800bf2c:	bf18      	it	ne
 800bf2e:	3604      	addne	r6, #4
 800bf30:	2500      	movs	r5, #0
 800bf32:	1f37      	subs	r7, r6, #4
 800bf34:	4682      	mov	sl, r0
 800bf36:	4690      	mov	r8, r2
 800bf38:	9301      	str	r3, [sp, #4]
 800bf3a:	f846 5c04 	str.w	r5, [r6, #-4]
 800bf3e:	46b9      	mov	r9, r7
 800bf40:	463c      	mov	r4, r7
 800bf42:	9502      	str	r5, [sp, #8]
 800bf44:	46ab      	mov	fp, r5
 800bf46:	784a      	ldrb	r2, [r1, #1]
 800bf48:	1c4b      	adds	r3, r1, #1
 800bf4a:	9303      	str	r3, [sp, #12]
 800bf4c:	b342      	cbz	r2, 800bfa0 <__hexnan+0x88>
 800bf4e:	4610      	mov	r0, r2
 800bf50:	9105      	str	r1, [sp, #20]
 800bf52:	9204      	str	r2, [sp, #16]
 800bf54:	f7ff fd94 	bl	800ba80 <__hexdig_fun>
 800bf58:	2800      	cmp	r0, #0
 800bf5a:	d151      	bne.n	800c000 <__hexnan+0xe8>
 800bf5c:	9a04      	ldr	r2, [sp, #16]
 800bf5e:	9905      	ldr	r1, [sp, #20]
 800bf60:	2a20      	cmp	r2, #32
 800bf62:	d818      	bhi.n	800bf96 <__hexnan+0x7e>
 800bf64:	9b02      	ldr	r3, [sp, #8]
 800bf66:	459b      	cmp	fp, r3
 800bf68:	dd13      	ble.n	800bf92 <__hexnan+0x7a>
 800bf6a:	454c      	cmp	r4, r9
 800bf6c:	d206      	bcs.n	800bf7c <__hexnan+0x64>
 800bf6e:	2d07      	cmp	r5, #7
 800bf70:	dc04      	bgt.n	800bf7c <__hexnan+0x64>
 800bf72:	462a      	mov	r2, r5
 800bf74:	4649      	mov	r1, r9
 800bf76:	4620      	mov	r0, r4
 800bf78:	f7ff ffa8 	bl	800becc <L_shift>
 800bf7c:	4544      	cmp	r4, r8
 800bf7e:	d952      	bls.n	800c026 <__hexnan+0x10e>
 800bf80:	2300      	movs	r3, #0
 800bf82:	f1a4 0904 	sub.w	r9, r4, #4
 800bf86:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf8a:	f8cd b008 	str.w	fp, [sp, #8]
 800bf8e:	464c      	mov	r4, r9
 800bf90:	461d      	mov	r5, r3
 800bf92:	9903      	ldr	r1, [sp, #12]
 800bf94:	e7d7      	b.n	800bf46 <__hexnan+0x2e>
 800bf96:	2a29      	cmp	r2, #41	@ 0x29
 800bf98:	d157      	bne.n	800c04a <__hexnan+0x132>
 800bf9a:	3102      	adds	r1, #2
 800bf9c:	f8ca 1000 	str.w	r1, [sl]
 800bfa0:	f1bb 0f00 	cmp.w	fp, #0
 800bfa4:	d051      	beq.n	800c04a <__hexnan+0x132>
 800bfa6:	454c      	cmp	r4, r9
 800bfa8:	d206      	bcs.n	800bfb8 <__hexnan+0xa0>
 800bfaa:	2d07      	cmp	r5, #7
 800bfac:	dc04      	bgt.n	800bfb8 <__hexnan+0xa0>
 800bfae:	462a      	mov	r2, r5
 800bfb0:	4649      	mov	r1, r9
 800bfb2:	4620      	mov	r0, r4
 800bfb4:	f7ff ff8a 	bl	800becc <L_shift>
 800bfb8:	4544      	cmp	r4, r8
 800bfba:	d936      	bls.n	800c02a <__hexnan+0x112>
 800bfbc:	f1a8 0204 	sub.w	r2, r8, #4
 800bfc0:	4623      	mov	r3, r4
 800bfc2:	f853 1b04 	ldr.w	r1, [r3], #4
 800bfc6:	f842 1f04 	str.w	r1, [r2, #4]!
 800bfca:	429f      	cmp	r7, r3
 800bfcc:	d2f9      	bcs.n	800bfc2 <__hexnan+0xaa>
 800bfce:	1b3b      	subs	r3, r7, r4
 800bfd0:	f023 0303 	bic.w	r3, r3, #3
 800bfd4:	3304      	adds	r3, #4
 800bfd6:	3401      	adds	r4, #1
 800bfd8:	3e03      	subs	r6, #3
 800bfda:	42b4      	cmp	r4, r6
 800bfdc:	bf88      	it	hi
 800bfde:	2304      	movhi	r3, #4
 800bfe0:	4443      	add	r3, r8
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	f843 2b04 	str.w	r2, [r3], #4
 800bfe8:	429f      	cmp	r7, r3
 800bfea:	d2fb      	bcs.n	800bfe4 <__hexnan+0xcc>
 800bfec:	683b      	ldr	r3, [r7, #0]
 800bfee:	b91b      	cbnz	r3, 800bff8 <__hexnan+0xe0>
 800bff0:	4547      	cmp	r7, r8
 800bff2:	d128      	bne.n	800c046 <__hexnan+0x12e>
 800bff4:	2301      	movs	r3, #1
 800bff6:	603b      	str	r3, [r7, #0]
 800bff8:	2005      	movs	r0, #5
 800bffa:	b007      	add	sp, #28
 800bffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c000:	3501      	adds	r5, #1
 800c002:	2d08      	cmp	r5, #8
 800c004:	f10b 0b01 	add.w	fp, fp, #1
 800c008:	dd06      	ble.n	800c018 <__hexnan+0x100>
 800c00a:	4544      	cmp	r4, r8
 800c00c:	d9c1      	bls.n	800bf92 <__hexnan+0x7a>
 800c00e:	2300      	movs	r3, #0
 800c010:	f844 3c04 	str.w	r3, [r4, #-4]
 800c014:	2501      	movs	r5, #1
 800c016:	3c04      	subs	r4, #4
 800c018:	6822      	ldr	r2, [r4, #0]
 800c01a:	f000 000f 	and.w	r0, r0, #15
 800c01e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c022:	6020      	str	r0, [r4, #0]
 800c024:	e7b5      	b.n	800bf92 <__hexnan+0x7a>
 800c026:	2508      	movs	r5, #8
 800c028:	e7b3      	b.n	800bf92 <__hexnan+0x7a>
 800c02a:	9b01      	ldr	r3, [sp, #4]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d0dd      	beq.n	800bfec <__hexnan+0xd4>
 800c030:	f1c3 0320 	rsb	r3, r3, #32
 800c034:	f04f 32ff 	mov.w	r2, #4294967295
 800c038:	40da      	lsrs	r2, r3
 800c03a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c03e:	4013      	ands	r3, r2
 800c040:	f846 3c04 	str.w	r3, [r6, #-4]
 800c044:	e7d2      	b.n	800bfec <__hexnan+0xd4>
 800c046:	3f04      	subs	r7, #4
 800c048:	e7d0      	b.n	800bfec <__hexnan+0xd4>
 800c04a:	2004      	movs	r0, #4
 800c04c:	e7d5      	b.n	800bffa <__hexnan+0xe2>

0800c04e <__ascii_mbtowc>:
 800c04e:	b082      	sub	sp, #8
 800c050:	b901      	cbnz	r1, 800c054 <__ascii_mbtowc+0x6>
 800c052:	a901      	add	r1, sp, #4
 800c054:	b142      	cbz	r2, 800c068 <__ascii_mbtowc+0x1a>
 800c056:	b14b      	cbz	r3, 800c06c <__ascii_mbtowc+0x1e>
 800c058:	7813      	ldrb	r3, [r2, #0]
 800c05a:	600b      	str	r3, [r1, #0]
 800c05c:	7812      	ldrb	r2, [r2, #0]
 800c05e:	1e10      	subs	r0, r2, #0
 800c060:	bf18      	it	ne
 800c062:	2001      	movne	r0, #1
 800c064:	b002      	add	sp, #8
 800c066:	4770      	bx	lr
 800c068:	4610      	mov	r0, r2
 800c06a:	e7fb      	b.n	800c064 <__ascii_mbtowc+0x16>
 800c06c:	f06f 0001 	mvn.w	r0, #1
 800c070:	e7f8      	b.n	800c064 <__ascii_mbtowc+0x16>

0800c072 <_realloc_r>:
 800c072:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c076:	4680      	mov	r8, r0
 800c078:	4615      	mov	r5, r2
 800c07a:	460c      	mov	r4, r1
 800c07c:	b921      	cbnz	r1, 800c088 <_realloc_r+0x16>
 800c07e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c082:	4611      	mov	r1, r2
 800c084:	f7fd be88 	b.w	8009d98 <_malloc_r>
 800c088:	b92a      	cbnz	r2, 800c096 <_realloc_r+0x24>
 800c08a:	f7fd fe11 	bl	8009cb0 <_free_r>
 800c08e:	2400      	movs	r4, #0
 800c090:	4620      	mov	r0, r4
 800c092:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c096:	f000 f840 	bl	800c11a <_malloc_usable_size_r>
 800c09a:	4285      	cmp	r5, r0
 800c09c:	4606      	mov	r6, r0
 800c09e:	d802      	bhi.n	800c0a6 <_realloc_r+0x34>
 800c0a0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c0a4:	d8f4      	bhi.n	800c090 <_realloc_r+0x1e>
 800c0a6:	4629      	mov	r1, r5
 800c0a8:	4640      	mov	r0, r8
 800c0aa:	f7fd fe75 	bl	8009d98 <_malloc_r>
 800c0ae:	4607      	mov	r7, r0
 800c0b0:	2800      	cmp	r0, #0
 800c0b2:	d0ec      	beq.n	800c08e <_realloc_r+0x1c>
 800c0b4:	42b5      	cmp	r5, r6
 800c0b6:	462a      	mov	r2, r5
 800c0b8:	4621      	mov	r1, r4
 800c0ba:	bf28      	it	cs
 800c0bc:	4632      	movcs	r2, r6
 800c0be:	f7fc ff96 	bl	8008fee <memcpy>
 800c0c2:	4621      	mov	r1, r4
 800c0c4:	4640      	mov	r0, r8
 800c0c6:	f7fd fdf3 	bl	8009cb0 <_free_r>
 800c0ca:	463c      	mov	r4, r7
 800c0cc:	e7e0      	b.n	800c090 <_realloc_r+0x1e>

0800c0ce <__ascii_wctomb>:
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	4608      	mov	r0, r1
 800c0d2:	b141      	cbz	r1, 800c0e6 <__ascii_wctomb+0x18>
 800c0d4:	2aff      	cmp	r2, #255	@ 0xff
 800c0d6:	d904      	bls.n	800c0e2 <__ascii_wctomb+0x14>
 800c0d8:	228a      	movs	r2, #138	@ 0x8a
 800c0da:	601a      	str	r2, [r3, #0]
 800c0dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c0e0:	4770      	bx	lr
 800c0e2:	700a      	strb	r2, [r1, #0]
 800c0e4:	2001      	movs	r0, #1
 800c0e6:	4770      	bx	lr

0800c0e8 <fiprintf>:
 800c0e8:	b40e      	push	{r1, r2, r3}
 800c0ea:	b503      	push	{r0, r1, lr}
 800c0ec:	4601      	mov	r1, r0
 800c0ee:	ab03      	add	r3, sp, #12
 800c0f0:	4805      	ldr	r0, [pc, #20]	@ (800c108 <fiprintf+0x20>)
 800c0f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c0f6:	6800      	ldr	r0, [r0, #0]
 800c0f8:	9301      	str	r3, [sp, #4]
 800c0fa:	f000 f83f 	bl	800c17c <_vfiprintf_r>
 800c0fe:	b002      	add	sp, #8
 800c100:	f85d eb04 	ldr.w	lr, [sp], #4
 800c104:	b003      	add	sp, #12
 800c106:	4770      	bx	lr
 800c108:	200000a4 	.word	0x200000a4

0800c10c <abort>:
 800c10c:	b508      	push	{r3, lr}
 800c10e:	2006      	movs	r0, #6
 800c110:	f000 fa08 	bl	800c524 <raise>
 800c114:	2001      	movs	r0, #1
 800c116:	f7f7 fb4b 	bl	80037b0 <_exit>

0800c11a <_malloc_usable_size_r>:
 800c11a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c11e:	1f18      	subs	r0, r3, #4
 800c120:	2b00      	cmp	r3, #0
 800c122:	bfbc      	itt	lt
 800c124:	580b      	ldrlt	r3, [r1, r0]
 800c126:	18c0      	addlt	r0, r0, r3
 800c128:	4770      	bx	lr

0800c12a <__sfputc_r>:
 800c12a:	6893      	ldr	r3, [r2, #8]
 800c12c:	3b01      	subs	r3, #1
 800c12e:	2b00      	cmp	r3, #0
 800c130:	b410      	push	{r4}
 800c132:	6093      	str	r3, [r2, #8]
 800c134:	da08      	bge.n	800c148 <__sfputc_r+0x1e>
 800c136:	6994      	ldr	r4, [r2, #24]
 800c138:	42a3      	cmp	r3, r4
 800c13a:	db01      	blt.n	800c140 <__sfputc_r+0x16>
 800c13c:	290a      	cmp	r1, #10
 800c13e:	d103      	bne.n	800c148 <__sfputc_r+0x1e>
 800c140:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c144:	f000 b932 	b.w	800c3ac <__swbuf_r>
 800c148:	6813      	ldr	r3, [r2, #0]
 800c14a:	1c58      	adds	r0, r3, #1
 800c14c:	6010      	str	r0, [r2, #0]
 800c14e:	7019      	strb	r1, [r3, #0]
 800c150:	4608      	mov	r0, r1
 800c152:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c156:	4770      	bx	lr

0800c158 <__sfputs_r>:
 800c158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c15a:	4606      	mov	r6, r0
 800c15c:	460f      	mov	r7, r1
 800c15e:	4614      	mov	r4, r2
 800c160:	18d5      	adds	r5, r2, r3
 800c162:	42ac      	cmp	r4, r5
 800c164:	d101      	bne.n	800c16a <__sfputs_r+0x12>
 800c166:	2000      	movs	r0, #0
 800c168:	e007      	b.n	800c17a <__sfputs_r+0x22>
 800c16a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c16e:	463a      	mov	r2, r7
 800c170:	4630      	mov	r0, r6
 800c172:	f7ff ffda 	bl	800c12a <__sfputc_r>
 800c176:	1c43      	adds	r3, r0, #1
 800c178:	d1f3      	bne.n	800c162 <__sfputs_r+0xa>
 800c17a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c17c <_vfiprintf_r>:
 800c17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c180:	460d      	mov	r5, r1
 800c182:	b09d      	sub	sp, #116	@ 0x74
 800c184:	4614      	mov	r4, r2
 800c186:	4698      	mov	r8, r3
 800c188:	4606      	mov	r6, r0
 800c18a:	b118      	cbz	r0, 800c194 <_vfiprintf_r+0x18>
 800c18c:	6a03      	ldr	r3, [r0, #32]
 800c18e:	b90b      	cbnz	r3, 800c194 <_vfiprintf_r+0x18>
 800c190:	f7fc fdfa 	bl	8008d88 <__sinit>
 800c194:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c196:	07d9      	lsls	r1, r3, #31
 800c198:	d405      	bmi.n	800c1a6 <_vfiprintf_r+0x2a>
 800c19a:	89ab      	ldrh	r3, [r5, #12]
 800c19c:	059a      	lsls	r2, r3, #22
 800c19e:	d402      	bmi.n	800c1a6 <_vfiprintf_r+0x2a>
 800c1a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1a2:	f7fc ff22 	bl	8008fea <__retarget_lock_acquire_recursive>
 800c1a6:	89ab      	ldrh	r3, [r5, #12]
 800c1a8:	071b      	lsls	r3, r3, #28
 800c1aa:	d501      	bpl.n	800c1b0 <_vfiprintf_r+0x34>
 800c1ac:	692b      	ldr	r3, [r5, #16]
 800c1ae:	b99b      	cbnz	r3, 800c1d8 <_vfiprintf_r+0x5c>
 800c1b0:	4629      	mov	r1, r5
 800c1b2:	4630      	mov	r0, r6
 800c1b4:	f000 f938 	bl	800c428 <__swsetup_r>
 800c1b8:	b170      	cbz	r0, 800c1d8 <_vfiprintf_r+0x5c>
 800c1ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1bc:	07dc      	lsls	r4, r3, #31
 800c1be:	d504      	bpl.n	800c1ca <_vfiprintf_r+0x4e>
 800c1c0:	f04f 30ff 	mov.w	r0, #4294967295
 800c1c4:	b01d      	add	sp, #116	@ 0x74
 800c1c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1ca:	89ab      	ldrh	r3, [r5, #12]
 800c1cc:	0598      	lsls	r0, r3, #22
 800c1ce:	d4f7      	bmi.n	800c1c0 <_vfiprintf_r+0x44>
 800c1d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1d2:	f7fc ff0b 	bl	8008fec <__retarget_lock_release_recursive>
 800c1d6:	e7f3      	b.n	800c1c0 <_vfiprintf_r+0x44>
 800c1d8:	2300      	movs	r3, #0
 800c1da:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1dc:	2320      	movs	r3, #32
 800c1de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c1e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1e6:	2330      	movs	r3, #48	@ 0x30
 800c1e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c398 <_vfiprintf_r+0x21c>
 800c1ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c1f0:	f04f 0901 	mov.w	r9, #1
 800c1f4:	4623      	mov	r3, r4
 800c1f6:	469a      	mov	sl, r3
 800c1f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1fc:	b10a      	cbz	r2, 800c202 <_vfiprintf_r+0x86>
 800c1fe:	2a25      	cmp	r2, #37	@ 0x25
 800c200:	d1f9      	bne.n	800c1f6 <_vfiprintf_r+0x7a>
 800c202:	ebba 0b04 	subs.w	fp, sl, r4
 800c206:	d00b      	beq.n	800c220 <_vfiprintf_r+0xa4>
 800c208:	465b      	mov	r3, fp
 800c20a:	4622      	mov	r2, r4
 800c20c:	4629      	mov	r1, r5
 800c20e:	4630      	mov	r0, r6
 800c210:	f7ff ffa2 	bl	800c158 <__sfputs_r>
 800c214:	3001      	adds	r0, #1
 800c216:	f000 80a7 	beq.w	800c368 <_vfiprintf_r+0x1ec>
 800c21a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c21c:	445a      	add	r2, fp
 800c21e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c220:	f89a 3000 	ldrb.w	r3, [sl]
 800c224:	2b00      	cmp	r3, #0
 800c226:	f000 809f 	beq.w	800c368 <_vfiprintf_r+0x1ec>
 800c22a:	2300      	movs	r3, #0
 800c22c:	f04f 32ff 	mov.w	r2, #4294967295
 800c230:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c234:	f10a 0a01 	add.w	sl, sl, #1
 800c238:	9304      	str	r3, [sp, #16]
 800c23a:	9307      	str	r3, [sp, #28]
 800c23c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c240:	931a      	str	r3, [sp, #104]	@ 0x68
 800c242:	4654      	mov	r4, sl
 800c244:	2205      	movs	r2, #5
 800c246:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c24a:	4853      	ldr	r0, [pc, #332]	@ (800c398 <_vfiprintf_r+0x21c>)
 800c24c:	f7f3 ffc8 	bl	80001e0 <memchr>
 800c250:	9a04      	ldr	r2, [sp, #16]
 800c252:	b9d8      	cbnz	r0, 800c28c <_vfiprintf_r+0x110>
 800c254:	06d1      	lsls	r1, r2, #27
 800c256:	bf44      	itt	mi
 800c258:	2320      	movmi	r3, #32
 800c25a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c25e:	0713      	lsls	r3, r2, #28
 800c260:	bf44      	itt	mi
 800c262:	232b      	movmi	r3, #43	@ 0x2b
 800c264:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c268:	f89a 3000 	ldrb.w	r3, [sl]
 800c26c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c26e:	d015      	beq.n	800c29c <_vfiprintf_r+0x120>
 800c270:	9a07      	ldr	r2, [sp, #28]
 800c272:	4654      	mov	r4, sl
 800c274:	2000      	movs	r0, #0
 800c276:	f04f 0c0a 	mov.w	ip, #10
 800c27a:	4621      	mov	r1, r4
 800c27c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c280:	3b30      	subs	r3, #48	@ 0x30
 800c282:	2b09      	cmp	r3, #9
 800c284:	d94b      	bls.n	800c31e <_vfiprintf_r+0x1a2>
 800c286:	b1b0      	cbz	r0, 800c2b6 <_vfiprintf_r+0x13a>
 800c288:	9207      	str	r2, [sp, #28]
 800c28a:	e014      	b.n	800c2b6 <_vfiprintf_r+0x13a>
 800c28c:	eba0 0308 	sub.w	r3, r0, r8
 800c290:	fa09 f303 	lsl.w	r3, r9, r3
 800c294:	4313      	orrs	r3, r2
 800c296:	9304      	str	r3, [sp, #16]
 800c298:	46a2      	mov	sl, r4
 800c29a:	e7d2      	b.n	800c242 <_vfiprintf_r+0xc6>
 800c29c:	9b03      	ldr	r3, [sp, #12]
 800c29e:	1d19      	adds	r1, r3, #4
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	9103      	str	r1, [sp, #12]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	bfbb      	ittet	lt
 800c2a8:	425b      	neglt	r3, r3
 800c2aa:	f042 0202 	orrlt.w	r2, r2, #2
 800c2ae:	9307      	strge	r3, [sp, #28]
 800c2b0:	9307      	strlt	r3, [sp, #28]
 800c2b2:	bfb8      	it	lt
 800c2b4:	9204      	strlt	r2, [sp, #16]
 800c2b6:	7823      	ldrb	r3, [r4, #0]
 800c2b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800c2ba:	d10a      	bne.n	800c2d2 <_vfiprintf_r+0x156>
 800c2bc:	7863      	ldrb	r3, [r4, #1]
 800c2be:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2c0:	d132      	bne.n	800c328 <_vfiprintf_r+0x1ac>
 800c2c2:	9b03      	ldr	r3, [sp, #12]
 800c2c4:	1d1a      	adds	r2, r3, #4
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	9203      	str	r2, [sp, #12]
 800c2ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c2ce:	3402      	adds	r4, #2
 800c2d0:	9305      	str	r3, [sp, #20]
 800c2d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c3a8 <_vfiprintf_r+0x22c>
 800c2d6:	7821      	ldrb	r1, [r4, #0]
 800c2d8:	2203      	movs	r2, #3
 800c2da:	4650      	mov	r0, sl
 800c2dc:	f7f3 ff80 	bl	80001e0 <memchr>
 800c2e0:	b138      	cbz	r0, 800c2f2 <_vfiprintf_r+0x176>
 800c2e2:	9b04      	ldr	r3, [sp, #16]
 800c2e4:	eba0 000a 	sub.w	r0, r0, sl
 800c2e8:	2240      	movs	r2, #64	@ 0x40
 800c2ea:	4082      	lsls	r2, r0
 800c2ec:	4313      	orrs	r3, r2
 800c2ee:	3401      	adds	r4, #1
 800c2f0:	9304      	str	r3, [sp, #16]
 800c2f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2f6:	4829      	ldr	r0, [pc, #164]	@ (800c39c <_vfiprintf_r+0x220>)
 800c2f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c2fc:	2206      	movs	r2, #6
 800c2fe:	f7f3 ff6f 	bl	80001e0 <memchr>
 800c302:	2800      	cmp	r0, #0
 800c304:	d03f      	beq.n	800c386 <_vfiprintf_r+0x20a>
 800c306:	4b26      	ldr	r3, [pc, #152]	@ (800c3a0 <_vfiprintf_r+0x224>)
 800c308:	bb1b      	cbnz	r3, 800c352 <_vfiprintf_r+0x1d6>
 800c30a:	9b03      	ldr	r3, [sp, #12]
 800c30c:	3307      	adds	r3, #7
 800c30e:	f023 0307 	bic.w	r3, r3, #7
 800c312:	3308      	adds	r3, #8
 800c314:	9303      	str	r3, [sp, #12]
 800c316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c318:	443b      	add	r3, r7
 800c31a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c31c:	e76a      	b.n	800c1f4 <_vfiprintf_r+0x78>
 800c31e:	fb0c 3202 	mla	r2, ip, r2, r3
 800c322:	460c      	mov	r4, r1
 800c324:	2001      	movs	r0, #1
 800c326:	e7a8      	b.n	800c27a <_vfiprintf_r+0xfe>
 800c328:	2300      	movs	r3, #0
 800c32a:	3401      	adds	r4, #1
 800c32c:	9305      	str	r3, [sp, #20]
 800c32e:	4619      	mov	r1, r3
 800c330:	f04f 0c0a 	mov.w	ip, #10
 800c334:	4620      	mov	r0, r4
 800c336:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c33a:	3a30      	subs	r2, #48	@ 0x30
 800c33c:	2a09      	cmp	r2, #9
 800c33e:	d903      	bls.n	800c348 <_vfiprintf_r+0x1cc>
 800c340:	2b00      	cmp	r3, #0
 800c342:	d0c6      	beq.n	800c2d2 <_vfiprintf_r+0x156>
 800c344:	9105      	str	r1, [sp, #20]
 800c346:	e7c4      	b.n	800c2d2 <_vfiprintf_r+0x156>
 800c348:	fb0c 2101 	mla	r1, ip, r1, r2
 800c34c:	4604      	mov	r4, r0
 800c34e:	2301      	movs	r3, #1
 800c350:	e7f0      	b.n	800c334 <_vfiprintf_r+0x1b8>
 800c352:	ab03      	add	r3, sp, #12
 800c354:	9300      	str	r3, [sp, #0]
 800c356:	462a      	mov	r2, r5
 800c358:	4b12      	ldr	r3, [pc, #72]	@ (800c3a4 <_vfiprintf_r+0x228>)
 800c35a:	a904      	add	r1, sp, #16
 800c35c:	4630      	mov	r0, r6
 800c35e:	f7fb febb 	bl	80080d8 <_printf_float>
 800c362:	4607      	mov	r7, r0
 800c364:	1c78      	adds	r0, r7, #1
 800c366:	d1d6      	bne.n	800c316 <_vfiprintf_r+0x19a>
 800c368:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c36a:	07d9      	lsls	r1, r3, #31
 800c36c:	d405      	bmi.n	800c37a <_vfiprintf_r+0x1fe>
 800c36e:	89ab      	ldrh	r3, [r5, #12]
 800c370:	059a      	lsls	r2, r3, #22
 800c372:	d402      	bmi.n	800c37a <_vfiprintf_r+0x1fe>
 800c374:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c376:	f7fc fe39 	bl	8008fec <__retarget_lock_release_recursive>
 800c37a:	89ab      	ldrh	r3, [r5, #12]
 800c37c:	065b      	lsls	r3, r3, #25
 800c37e:	f53f af1f 	bmi.w	800c1c0 <_vfiprintf_r+0x44>
 800c382:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c384:	e71e      	b.n	800c1c4 <_vfiprintf_r+0x48>
 800c386:	ab03      	add	r3, sp, #12
 800c388:	9300      	str	r3, [sp, #0]
 800c38a:	462a      	mov	r2, r5
 800c38c:	4b05      	ldr	r3, [pc, #20]	@ (800c3a4 <_vfiprintf_r+0x228>)
 800c38e:	a904      	add	r1, sp, #16
 800c390:	4630      	mov	r0, r6
 800c392:	f7fc f939 	bl	8008608 <_printf_i>
 800c396:	e7e4      	b.n	800c362 <_vfiprintf_r+0x1e6>
 800c398:	0800e1a1 	.word	0x0800e1a1
 800c39c:	0800e1ab 	.word	0x0800e1ab
 800c3a0:	080080d9 	.word	0x080080d9
 800c3a4:	0800c159 	.word	0x0800c159
 800c3a8:	0800e1a7 	.word	0x0800e1a7

0800c3ac <__swbuf_r>:
 800c3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3ae:	460e      	mov	r6, r1
 800c3b0:	4614      	mov	r4, r2
 800c3b2:	4605      	mov	r5, r0
 800c3b4:	b118      	cbz	r0, 800c3be <__swbuf_r+0x12>
 800c3b6:	6a03      	ldr	r3, [r0, #32]
 800c3b8:	b90b      	cbnz	r3, 800c3be <__swbuf_r+0x12>
 800c3ba:	f7fc fce5 	bl	8008d88 <__sinit>
 800c3be:	69a3      	ldr	r3, [r4, #24]
 800c3c0:	60a3      	str	r3, [r4, #8]
 800c3c2:	89a3      	ldrh	r3, [r4, #12]
 800c3c4:	071a      	lsls	r2, r3, #28
 800c3c6:	d501      	bpl.n	800c3cc <__swbuf_r+0x20>
 800c3c8:	6923      	ldr	r3, [r4, #16]
 800c3ca:	b943      	cbnz	r3, 800c3de <__swbuf_r+0x32>
 800c3cc:	4621      	mov	r1, r4
 800c3ce:	4628      	mov	r0, r5
 800c3d0:	f000 f82a 	bl	800c428 <__swsetup_r>
 800c3d4:	b118      	cbz	r0, 800c3de <__swbuf_r+0x32>
 800c3d6:	f04f 37ff 	mov.w	r7, #4294967295
 800c3da:	4638      	mov	r0, r7
 800c3dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c3de:	6823      	ldr	r3, [r4, #0]
 800c3e0:	6922      	ldr	r2, [r4, #16]
 800c3e2:	1a98      	subs	r0, r3, r2
 800c3e4:	6963      	ldr	r3, [r4, #20]
 800c3e6:	b2f6      	uxtb	r6, r6
 800c3e8:	4283      	cmp	r3, r0
 800c3ea:	4637      	mov	r7, r6
 800c3ec:	dc05      	bgt.n	800c3fa <__swbuf_r+0x4e>
 800c3ee:	4621      	mov	r1, r4
 800c3f0:	4628      	mov	r0, r5
 800c3f2:	f7ff fa6f 	bl	800b8d4 <_fflush_r>
 800c3f6:	2800      	cmp	r0, #0
 800c3f8:	d1ed      	bne.n	800c3d6 <__swbuf_r+0x2a>
 800c3fa:	68a3      	ldr	r3, [r4, #8]
 800c3fc:	3b01      	subs	r3, #1
 800c3fe:	60a3      	str	r3, [r4, #8]
 800c400:	6823      	ldr	r3, [r4, #0]
 800c402:	1c5a      	adds	r2, r3, #1
 800c404:	6022      	str	r2, [r4, #0]
 800c406:	701e      	strb	r6, [r3, #0]
 800c408:	6962      	ldr	r2, [r4, #20]
 800c40a:	1c43      	adds	r3, r0, #1
 800c40c:	429a      	cmp	r2, r3
 800c40e:	d004      	beq.n	800c41a <__swbuf_r+0x6e>
 800c410:	89a3      	ldrh	r3, [r4, #12]
 800c412:	07db      	lsls	r3, r3, #31
 800c414:	d5e1      	bpl.n	800c3da <__swbuf_r+0x2e>
 800c416:	2e0a      	cmp	r6, #10
 800c418:	d1df      	bne.n	800c3da <__swbuf_r+0x2e>
 800c41a:	4621      	mov	r1, r4
 800c41c:	4628      	mov	r0, r5
 800c41e:	f7ff fa59 	bl	800b8d4 <_fflush_r>
 800c422:	2800      	cmp	r0, #0
 800c424:	d0d9      	beq.n	800c3da <__swbuf_r+0x2e>
 800c426:	e7d6      	b.n	800c3d6 <__swbuf_r+0x2a>

0800c428 <__swsetup_r>:
 800c428:	b538      	push	{r3, r4, r5, lr}
 800c42a:	4b29      	ldr	r3, [pc, #164]	@ (800c4d0 <__swsetup_r+0xa8>)
 800c42c:	4605      	mov	r5, r0
 800c42e:	6818      	ldr	r0, [r3, #0]
 800c430:	460c      	mov	r4, r1
 800c432:	b118      	cbz	r0, 800c43c <__swsetup_r+0x14>
 800c434:	6a03      	ldr	r3, [r0, #32]
 800c436:	b90b      	cbnz	r3, 800c43c <__swsetup_r+0x14>
 800c438:	f7fc fca6 	bl	8008d88 <__sinit>
 800c43c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c440:	0719      	lsls	r1, r3, #28
 800c442:	d422      	bmi.n	800c48a <__swsetup_r+0x62>
 800c444:	06da      	lsls	r2, r3, #27
 800c446:	d407      	bmi.n	800c458 <__swsetup_r+0x30>
 800c448:	2209      	movs	r2, #9
 800c44a:	602a      	str	r2, [r5, #0]
 800c44c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c450:	81a3      	strh	r3, [r4, #12]
 800c452:	f04f 30ff 	mov.w	r0, #4294967295
 800c456:	e033      	b.n	800c4c0 <__swsetup_r+0x98>
 800c458:	0758      	lsls	r0, r3, #29
 800c45a:	d512      	bpl.n	800c482 <__swsetup_r+0x5a>
 800c45c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c45e:	b141      	cbz	r1, 800c472 <__swsetup_r+0x4a>
 800c460:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c464:	4299      	cmp	r1, r3
 800c466:	d002      	beq.n	800c46e <__swsetup_r+0x46>
 800c468:	4628      	mov	r0, r5
 800c46a:	f7fd fc21 	bl	8009cb0 <_free_r>
 800c46e:	2300      	movs	r3, #0
 800c470:	6363      	str	r3, [r4, #52]	@ 0x34
 800c472:	89a3      	ldrh	r3, [r4, #12]
 800c474:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c478:	81a3      	strh	r3, [r4, #12]
 800c47a:	2300      	movs	r3, #0
 800c47c:	6063      	str	r3, [r4, #4]
 800c47e:	6923      	ldr	r3, [r4, #16]
 800c480:	6023      	str	r3, [r4, #0]
 800c482:	89a3      	ldrh	r3, [r4, #12]
 800c484:	f043 0308 	orr.w	r3, r3, #8
 800c488:	81a3      	strh	r3, [r4, #12]
 800c48a:	6923      	ldr	r3, [r4, #16]
 800c48c:	b94b      	cbnz	r3, 800c4a2 <__swsetup_r+0x7a>
 800c48e:	89a3      	ldrh	r3, [r4, #12]
 800c490:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c494:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c498:	d003      	beq.n	800c4a2 <__swsetup_r+0x7a>
 800c49a:	4621      	mov	r1, r4
 800c49c:	4628      	mov	r0, r5
 800c49e:	f000 f883 	bl	800c5a8 <__smakebuf_r>
 800c4a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4a6:	f013 0201 	ands.w	r2, r3, #1
 800c4aa:	d00a      	beq.n	800c4c2 <__swsetup_r+0x9a>
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	60a2      	str	r2, [r4, #8]
 800c4b0:	6962      	ldr	r2, [r4, #20]
 800c4b2:	4252      	negs	r2, r2
 800c4b4:	61a2      	str	r2, [r4, #24]
 800c4b6:	6922      	ldr	r2, [r4, #16]
 800c4b8:	b942      	cbnz	r2, 800c4cc <__swsetup_r+0xa4>
 800c4ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c4be:	d1c5      	bne.n	800c44c <__swsetup_r+0x24>
 800c4c0:	bd38      	pop	{r3, r4, r5, pc}
 800c4c2:	0799      	lsls	r1, r3, #30
 800c4c4:	bf58      	it	pl
 800c4c6:	6962      	ldrpl	r2, [r4, #20]
 800c4c8:	60a2      	str	r2, [r4, #8]
 800c4ca:	e7f4      	b.n	800c4b6 <__swsetup_r+0x8e>
 800c4cc:	2000      	movs	r0, #0
 800c4ce:	e7f7      	b.n	800c4c0 <__swsetup_r+0x98>
 800c4d0:	200000a4 	.word	0x200000a4

0800c4d4 <_raise_r>:
 800c4d4:	291f      	cmp	r1, #31
 800c4d6:	b538      	push	{r3, r4, r5, lr}
 800c4d8:	4605      	mov	r5, r0
 800c4da:	460c      	mov	r4, r1
 800c4dc:	d904      	bls.n	800c4e8 <_raise_r+0x14>
 800c4de:	2316      	movs	r3, #22
 800c4e0:	6003      	str	r3, [r0, #0]
 800c4e2:	f04f 30ff 	mov.w	r0, #4294967295
 800c4e6:	bd38      	pop	{r3, r4, r5, pc}
 800c4e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c4ea:	b112      	cbz	r2, 800c4f2 <_raise_r+0x1e>
 800c4ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c4f0:	b94b      	cbnz	r3, 800c506 <_raise_r+0x32>
 800c4f2:	4628      	mov	r0, r5
 800c4f4:	f000 f830 	bl	800c558 <_getpid_r>
 800c4f8:	4622      	mov	r2, r4
 800c4fa:	4601      	mov	r1, r0
 800c4fc:	4628      	mov	r0, r5
 800c4fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c502:	f000 b817 	b.w	800c534 <_kill_r>
 800c506:	2b01      	cmp	r3, #1
 800c508:	d00a      	beq.n	800c520 <_raise_r+0x4c>
 800c50a:	1c59      	adds	r1, r3, #1
 800c50c:	d103      	bne.n	800c516 <_raise_r+0x42>
 800c50e:	2316      	movs	r3, #22
 800c510:	6003      	str	r3, [r0, #0]
 800c512:	2001      	movs	r0, #1
 800c514:	e7e7      	b.n	800c4e6 <_raise_r+0x12>
 800c516:	2100      	movs	r1, #0
 800c518:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c51c:	4620      	mov	r0, r4
 800c51e:	4798      	blx	r3
 800c520:	2000      	movs	r0, #0
 800c522:	e7e0      	b.n	800c4e6 <_raise_r+0x12>

0800c524 <raise>:
 800c524:	4b02      	ldr	r3, [pc, #8]	@ (800c530 <raise+0xc>)
 800c526:	4601      	mov	r1, r0
 800c528:	6818      	ldr	r0, [r3, #0]
 800c52a:	f7ff bfd3 	b.w	800c4d4 <_raise_r>
 800c52e:	bf00      	nop
 800c530:	200000a4 	.word	0x200000a4

0800c534 <_kill_r>:
 800c534:	b538      	push	{r3, r4, r5, lr}
 800c536:	4d07      	ldr	r5, [pc, #28]	@ (800c554 <_kill_r+0x20>)
 800c538:	2300      	movs	r3, #0
 800c53a:	4604      	mov	r4, r0
 800c53c:	4608      	mov	r0, r1
 800c53e:	4611      	mov	r1, r2
 800c540:	602b      	str	r3, [r5, #0]
 800c542:	f7f7 f925 	bl	8003790 <_kill>
 800c546:	1c43      	adds	r3, r0, #1
 800c548:	d102      	bne.n	800c550 <_kill_r+0x1c>
 800c54a:	682b      	ldr	r3, [r5, #0]
 800c54c:	b103      	cbz	r3, 800c550 <_kill_r+0x1c>
 800c54e:	6023      	str	r3, [r4, #0]
 800c550:	bd38      	pop	{r3, r4, r5, pc}
 800c552:	bf00      	nop
 800c554:	20000d58 	.word	0x20000d58

0800c558 <_getpid_r>:
 800c558:	f7f7 b912 	b.w	8003780 <_getpid>

0800c55c <__swhatbuf_r>:
 800c55c:	b570      	push	{r4, r5, r6, lr}
 800c55e:	460c      	mov	r4, r1
 800c560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c564:	2900      	cmp	r1, #0
 800c566:	b096      	sub	sp, #88	@ 0x58
 800c568:	4615      	mov	r5, r2
 800c56a:	461e      	mov	r6, r3
 800c56c:	da0d      	bge.n	800c58a <__swhatbuf_r+0x2e>
 800c56e:	89a3      	ldrh	r3, [r4, #12]
 800c570:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c574:	f04f 0100 	mov.w	r1, #0
 800c578:	bf14      	ite	ne
 800c57a:	2340      	movne	r3, #64	@ 0x40
 800c57c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c580:	2000      	movs	r0, #0
 800c582:	6031      	str	r1, [r6, #0]
 800c584:	602b      	str	r3, [r5, #0]
 800c586:	b016      	add	sp, #88	@ 0x58
 800c588:	bd70      	pop	{r4, r5, r6, pc}
 800c58a:	466a      	mov	r2, sp
 800c58c:	f000 f848 	bl	800c620 <_fstat_r>
 800c590:	2800      	cmp	r0, #0
 800c592:	dbec      	blt.n	800c56e <__swhatbuf_r+0x12>
 800c594:	9901      	ldr	r1, [sp, #4]
 800c596:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c59a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c59e:	4259      	negs	r1, r3
 800c5a0:	4159      	adcs	r1, r3
 800c5a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c5a6:	e7eb      	b.n	800c580 <__swhatbuf_r+0x24>

0800c5a8 <__smakebuf_r>:
 800c5a8:	898b      	ldrh	r3, [r1, #12]
 800c5aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c5ac:	079d      	lsls	r5, r3, #30
 800c5ae:	4606      	mov	r6, r0
 800c5b0:	460c      	mov	r4, r1
 800c5b2:	d507      	bpl.n	800c5c4 <__smakebuf_r+0x1c>
 800c5b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c5b8:	6023      	str	r3, [r4, #0]
 800c5ba:	6123      	str	r3, [r4, #16]
 800c5bc:	2301      	movs	r3, #1
 800c5be:	6163      	str	r3, [r4, #20]
 800c5c0:	b003      	add	sp, #12
 800c5c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5c4:	ab01      	add	r3, sp, #4
 800c5c6:	466a      	mov	r2, sp
 800c5c8:	f7ff ffc8 	bl	800c55c <__swhatbuf_r>
 800c5cc:	9f00      	ldr	r7, [sp, #0]
 800c5ce:	4605      	mov	r5, r0
 800c5d0:	4639      	mov	r1, r7
 800c5d2:	4630      	mov	r0, r6
 800c5d4:	f7fd fbe0 	bl	8009d98 <_malloc_r>
 800c5d8:	b948      	cbnz	r0, 800c5ee <__smakebuf_r+0x46>
 800c5da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5de:	059a      	lsls	r2, r3, #22
 800c5e0:	d4ee      	bmi.n	800c5c0 <__smakebuf_r+0x18>
 800c5e2:	f023 0303 	bic.w	r3, r3, #3
 800c5e6:	f043 0302 	orr.w	r3, r3, #2
 800c5ea:	81a3      	strh	r3, [r4, #12]
 800c5ec:	e7e2      	b.n	800c5b4 <__smakebuf_r+0xc>
 800c5ee:	89a3      	ldrh	r3, [r4, #12]
 800c5f0:	6020      	str	r0, [r4, #0]
 800c5f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c5f6:	81a3      	strh	r3, [r4, #12]
 800c5f8:	9b01      	ldr	r3, [sp, #4]
 800c5fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c5fe:	b15b      	cbz	r3, 800c618 <__smakebuf_r+0x70>
 800c600:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c604:	4630      	mov	r0, r6
 800c606:	f000 f81d 	bl	800c644 <_isatty_r>
 800c60a:	b128      	cbz	r0, 800c618 <__smakebuf_r+0x70>
 800c60c:	89a3      	ldrh	r3, [r4, #12]
 800c60e:	f023 0303 	bic.w	r3, r3, #3
 800c612:	f043 0301 	orr.w	r3, r3, #1
 800c616:	81a3      	strh	r3, [r4, #12]
 800c618:	89a3      	ldrh	r3, [r4, #12]
 800c61a:	431d      	orrs	r5, r3
 800c61c:	81a5      	strh	r5, [r4, #12]
 800c61e:	e7cf      	b.n	800c5c0 <__smakebuf_r+0x18>

0800c620 <_fstat_r>:
 800c620:	b538      	push	{r3, r4, r5, lr}
 800c622:	4d07      	ldr	r5, [pc, #28]	@ (800c640 <_fstat_r+0x20>)
 800c624:	2300      	movs	r3, #0
 800c626:	4604      	mov	r4, r0
 800c628:	4608      	mov	r0, r1
 800c62a:	4611      	mov	r1, r2
 800c62c:	602b      	str	r3, [r5, #0]
 800c62e:	f7f7 f90f 	bl	8003850 <_fstat>
 800c632:	1c43      	adds	r3, r0, #1
 800c634:	d102      	bne.n	800c63c <_fstat_r+0x1c>
 800c636:	682b      	ldr	r3, [r5, #0]
 800c638:	b103      	cbz	r3, 800c63c <_fstat_r+0x1c>
 800c63a:	6023      	str	r3, [r4, #0]
 800c63c:	bd38      	pop	{r3, r4, r5, pc}
 800c63e:	bf00      	nop
 800c640:	20000d58 	.word	0x20000d58

0800c644 <_isatty_r>:
 800c644:	b538      	push	{r3, r4, r5, lr}
 800c646:	4d06      	ldr	r5, [pc, #24]	@ (800c660 <_isatty_r+0x1c>)
 800c648:	2300      	movs	r3, #0
 800c64a:	4604      	mov	r4, r0
 800c64c:	4608      	mov	r0, r1
 800c64e:	602b      	str	r3, [r5, #0]
 800c650:	f7f7 f90e 	bl	8003870 <_isatty>
 800c654:	1c43      	adds	r3, r0, #1
 800c656:	d102      	bne.n	800c65e <_isatty_r+0x1a>
 800c658:	682b      	ldr	r3, [r5, #0]
 800c65a:	b103      	cbz	r3, 800c65e <_isatty_r+0x1a>
 800c65c:	6023      	str	r3, [r4, #0]
 800c65e:	bd38      	pop	{r3, r4, r5, pc}
 800c660:	20000d58 	.word	0x20000d58

0800c664 <fmod>:
 800c664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c666:	ed2d 8b02 	vpush	{d8}
 800c66a:	ec57 6b10 	vmov	r6, r7, d0
 800c66e:	ec55 4b11 	vmov	r4, r5, d1
 800c672:	f000 f825 	bl	800c6c0 <__ieee754_fmod>
 800c676:	4622      	mov	r2, r4
 800c678:	462b      	mov	r3, r5
 800c67a:	4630      	mov	r0, r6
 800c67c:	4639      	mov	r1, r7
 800c67e:	eeb0 8a40 	vmov.f32	s16, s0
 800c682:	eef0 8a60 	vmov.f32	s17, s1
 800c686:	f7f4 fa59 	bl	8000b3c <__aeabi_dcmpun>
 800c68a:	b990      	cbnz	r0, 800c6b2 <fmod+0x4e>
 800c68c:	2200      	movs	r2, #0
 800c68e:	2300      	movs	r3, #0
 800c690:	4620      	mov	r0, r4
 800c692:	4629      	mov	r1, r5
 800c694:	f7f4 fa20 	bl	8000ad8 <__aeabi_dcmpeq>
 800c698:	b158      	cbz	r0, 800c6b2 <fmod+0x4e>
 800c69a:	f7fc fc7b 	bl	8008f94 <__errno>
 800c69e:	2321      	movs	r3, #33	@ 0x21
 800c6a0:	6003      	str	r3, [r0, #0]
 800c6a2:	2200      	movs	r2, #0
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	4610      	mov	r0, r2
 800c6a8:	4619      	mov	r1, r3
 800c6aa:	f7f4 f8d7 	bl	800085c <__aeabi_ddiv>
 800c6ae:	ec41 0b18 	vmov	d8, r0, r1
 800c6b2:	eeb0 0a48 	vmov.f32	s0, s16
 800c6b6:	eef0 0a68 	vmov.f32	s1, s17
 800c6ba:	ecbd 8b02 	vpop	{d8}
 800c6be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c6c0 <__ieee754_fmod>:
 800c6c0:	ec53 2b11 	vmov	r2, r3, d1
 800c6c4:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 800c6c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6cc:	ea52 040c 	orrs.w	r4, r2, ip
 800c6d0:	ec51 0b10 	vmov	r0, r1, d0
 800c6d4:	461e      	mov	r6, r3
 800c6d6:	4617      	mov	r7, r2
 800c6d8:	4696      	mov	lr, r2
 800c6da:	d00c      	beq.n	800c6f6 <__ieee754_fmod+0x36>
 800c6dc:	4c77      	ldr	r4, [pc, #476]	@ (800c8bc <__ieee754_fmod+0x1fc>)
 800c6de:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 800c6e2:	45a0      	cmp	r8, r4
 800c6e4:	4689      	mov	r9, r1
 800c6e6:	d806      	bhi.n	800c6f6 <__ieee754_fmod+0x36>
 800c6e8:	4254      	negs	r4, r2
 800c6ea:	4d75      	ldr	r5, [pc, #468]	@ (800c8c0 <__ieee754_fmod+0x200>)
 800c6ec:	4314      	orrs	r4, r2
 800c6ee:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800c6f2:	42ac      	cmp	r4, r5
 800c6f4:	d909      	bls.n	800c70a <__ieee754_fmod+0x4a>
 800c6f6:	f7f3 ff87 	bl	8000608 <__aeabi_dmul>
 800c6fa:	4602      	mov	r2, r0
 800c6fc:	460b      	mov	r3, r1
 800c6fe:	f7f4 f8ad 	bl	800085c <__aeabi_ddiv>
 800c702:	ec41 0b10 	vmov	d0, r0, r1
 800c706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c70a:	45e0      	cmp	r8, ip
 800c70c:	4682      	mov	sl, r0
 800c70e:	4604      	mov	r4, r0
 800c710:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c714:	dc09      	bgt.n	800c72a <__ieee754_fmod+0x6a>
 800c716:	dbf4      	blt.n	800c702 <__ieee754_fmod+0x42>
 800c718:	4282      	cmp	r2, r0
 800c71a:	d8f2      	bhi.n	800c702 <__ieee754_fmod+0x42>
 800c71c:	d105      	bne.n	800c72a <__ieee754_fmod+0x6a>
 800c71e:	4b69      	ldr	r3, [pc, #420]	@ (800c8c4 <__ieee754_fmod+0x204>)
 800c720:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800c724:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c728:	e7eb      	b.n	800c702 <__ieee754_fmod+0x42>
 800c72a:	4a65      	ldr	r2, [pc, #404]	@ (800c8c0 <__ieee754_fmod+0x200>)
 800c72c:	ea19 0f02 	tst.w	r9, r2
 800c730:	d148      	bne.n	800c7c4 <__ieee754_fmod+0x104>
 800c732:	f1b8 0f00 	cmp.w	r8, #0
 800c736:	d13d      	bne.n	800c7b4 <__ieee754_fmod+0xf4>
 800c738:	4963      	ldr	r1, [pc, #396]	@ (800c8c8 <__ieee754_fmod+0x208>)
 800c73a:	4653      	mov	r3, sl
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	dc36      	bgt.n	800c7ae <__ieee754_fmod+0xee>
 800c740:	4216      	tst	r6, r2
 800c742:	d14f      	bne.n	800c7e4 <__ieee754_fmod+0x124>
 800c744:	f1bc 0f00 	cmp.w	ip, #0
 800c748:	d144      	bne.n	800c7d4 <__ieee754_fmod+0x114>
 800c74a:	4a5f      	ldr	r2, [pc, #380]	@ (800c8c8 <__ieee754_fmod+0x208>)
 800c74c:	463b      	mov	r3, r7
 800c74e:	2b00      	cmp	r3, #0
 800c750:	dc3d      	bgt.n	800c7ce <__ieee754_fmod+0x10e>
 800c752:	485e      	ldr	r0, [pc, #376]	@ (800c8cc <__ieee754_fmod+0x20c>)
 800c754:	4281      	cmp	r1, r0
 800c756:	db4a      	blt.n	800c7ee <__ieee754_fmod+0x12e>
 800c758:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c75c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c760:	485a      	ldr	r0, [pc, #360]	@ (800c8cc <__ieee754_fmod+0x20c>)
 800c762:	4282      	cmp	r2, r0
 800c764:	db57      	blt.n	800c816 <__ieee754_fmod+0x156>
 800c766:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800c76a:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 800c76e:	1a89      	subs	r1, r1, r2
 800c770:	1b98      	subs	r0, r3, r6
 800c772:	eba4 070e 	sub.w	r7, r4, lr
 800c776:	2900      	cmp	r1, #0
 800c778:	d162      	bne.n	800c840 <__ieee754_fmod+0x180>
 800c77a:	4574      	cmp	r4, lr
 800c77c:	bf38      	it	cc
 800c77e:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800c782:	2800      	cmp	r0, #0
 800c784:	bfa4      	itt	ge
 800c786:	463c      	movge	r4, r7
 800c788:	4603      	movge	r3, r0
 800c78a:	ea53 0104 	orrs.w	r1, r3, r4
 800c78e:	d0c6      	beq.n	800c71e <__ieee754_fmod+0x5e>
 800c790:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c794:	db69      	blt.n	800c86a <__ieee754_fmod+0x1aa>
 800c796:	494d      	ldr	r1, [pc, #308]	@ (800c8cc <__ieee754_fmod+0x20c>)
 800c798:	428a      	cmp	r2, r1
 800c79a:	db6c      	blt.n	800c876 <__ieee754_fmod+0x1b6>
 800c79c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c7a0:	432b      	orrs	r3, r5
 800c7a2:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 800c7a6:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c7aa:	4620      	mov	r0, r4
 800c7ac:	e7a9      	b.n	800c702 <__ieee754_fmod+0x42>
 800c7ae:	3901      	subs	r1, #1
 800c7b0:	005b      	lsls	r3, r3, #1
 800c7b2:	e7c3      	b.n	800c73c <__ieee754_fmod+0x7c>
 800c7b4:	4945      	ldr	r1, [pc, #276]	@ (800c8cc <__ieee754_fmod+0x20c>)
 800c7b6:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800c7ba:	2b00      	cmp	r3, #0
 800c7bc:	ddc0      	ble.n	800c740 <__ieee754_fmod+0x80>
 800c7be:	3901      	subs	r1, #1
 800c7c0:	005b      	lsls	r3, r3, #1
 800c7c2:	e7fa      	b.n	800c7ba <__ieee754_fmod+0xfa>
 800c7c4:	ea4f 5128 	mov.w	r1, r8, asr #20
 800c7c8:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800c7cc:	e7b8      	b.n	800c740 <__ieee754_fmod+0x80>
 800c7ce:	3a01      	subs	r2, #1
 800c7d0:	005b      	lsls	r3, r3, #1
 800c7d2:	e7bc      	b.n	800c74e <__ieee754_fmod+0x8e>
 800c7d4:	4a3d      	ldr	r2, [pc, #244]	@ (800c8cc <__ieee754_fmod+0x20c>)
 800c7d6:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	ddb9      	ble.n	800c752 <__ieee754_fmod+0x92>
 800c7de:	3a01      	subs	r2, #1
 800c7e0:	005b      	lsls	r3, r3, #1
 800c7e2:	e7fa      	b.n	800c7da <__ieee754_fmod+0x11a>
 800c7e4:	ea4f 522c 	mov.w	r2, ip, asr #20
 800c7e8:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800c7ec:	e7b1      	b.n	800c752 <__ieee754_fmod+0x92>
 800c7ee:	1a40      	subs	r0, r0, r1
 800c7f0:	281f      	cmp	r0, #31
 800c7f2:	dc0a      	bgt.n	800c80a <__ieee754_fmod+0x14a>
 800c7f4:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 800c7f8:	fa08 f800 	lsl.w	r8, r8, r0
 800c7fc:	fa2a f303 	lsr.w	r3, sl, r3
 800c800:	ea43 0308 	orr.w	r3, r3, r8
 800c804:	fa0a f400 	lsl.w	r4, sl, r0
 800c808:	e7aa      	b.n	800c760 <__ieee754_fmod+0xa0>
 800c80a:	4b31      	ldr	r3, [pc, #196]	@ (800c8d0 <__ieee754_fmod+0x210>)
 800c80c:	1a5b      	subs	r3, r3, r1
 800c80e:	fa0a f303 	lsl.w	r3, sl, r3
 800c812:	2400      	movs	r4, #0
 800c814:	e7a4      	b.n	800c760 <__ieee754_fmod+0xa0>
 800c816:	1a80      	subs	r0, r0, r2
 800c818:	281f      	cmp	r0, #31
 800c81a:	dc0a      	bgt.n	800c832 <__ieee754_fmod+0x172>
 800c81c:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 800c820:	fa0c fc00 	lsl.w	ip, ip, r0
 800c824:	fa27 f606 	lsr.w	r6, r7, r6
 800c828:	ea46 060c 	orr.w	r6, r6, ip
 800c82c:	fa07 fe00 	lsl.w	lr, r7, r0
 800c830:	e79d      	b.n	800c76e <__ieee754_fmod+0xae>
 800c832:	4e27      	ldr	r6, [pc, #156]	@ (800c8d0 <__ieee754_fmod+0x210>)
 800c834:	1ab6      	subs	r6, r6, r2
 800c836:	fa07 f606 	lsl.w	r6, r7, r6
 800c83a:	f04f 0e00 	mov.w	lr, #0
 800c83e:	e796      	b.n	800c76e <__ieee754_fmod+0xae>
 800c840:	4574      	cmp	r4, lr
 800c842:	bf38      	it	cc
 800c844:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800c848:	2800      	cmp	r0, #0
 800c84a:	da05      	bge.n	800c858 <__ieee754_fmod+0x198>
 800c84c:	0fe0      	lsrs	r0, r4, #31
 800c84e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800c852:	0064      	lsls	r4, r4, #1
 800c854:	3901      	subs	r1, #1
 800c856:	e78b      	b.n	800c770 <__ieee754_fmod+0xb0>
 800c858:	ea50 0307 	orrs.w	r3, r0, r7
 800c85c:	f43f af5f 	beq.w	800c71e <__ieee754_fmod+0x5e>
 800c860:	0ffb      	lsrs	r3, r7, #31
 800c862:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800c866:	007c      	lsls	r4, r7, #1
 800c868:	e7f4      	b.n	800c854 <__ieee754_fmod+0x194>
 800c86a:	0fe1      	lsrs	r1, r4, #31
 800c86c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800c870:	0064      	lsls	r4, r4, #1
 800c872:	3a01      	subs	r2, #1
 800c874:	e78c      	b.n	800c790 <__ieee754_fmod+0xd0>
 800c876:	1a89      	subs	r1, r1, r2
 800c878:	2914      	cmp	r1, #20
 800c87a:	dc0a      	bgt.n	800c892 <__ieee754_fmod+0x1d2>
 800c87c:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 800c880:	fa03 f202 	lsl.w	r2, r3, r2
 800c884:	40cc      	lsrs	r4, r1
 800c886:	4322      	orrs	r2, r4
 800c888:	410b      	asrs	r3, r1
 800c88a:	ea43 0105 	orr.w	r1, r3, r5
 800c88e:	4610      	mov	r0, r2
 800c890:	e737      	b.n	800c702 <__ieee754_fmod+0x42>
 800c892:	291f      	cmp	r1, #31
 800c894:	dc07      	bgt.n	800c8a6 <__ieee754_fmod+0x1e6>
 800c896:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 800c89a:	40cc      	lsrs	r4, r1
 800c89c:	fa03 f202 	lsl.w	r2, r3, r2
 800c8a0:	4322      	orrs	r2, r4
 800c8a2:	462b      	mov	r3, r5
 800c8a4:	e7f1      	b.n	800c88a <__ieee754_fmod+0x1ca>
 800c8a6:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 800c8aa:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800c8ae:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 800c8b2:	32e2      	adds	r2, #226	@ 0xe2
 800c8b4:	fa43 f202 	asr.w	r2, r3, r2
 800c8b8:	e7f3      	b.n	800c8a2 <__ieee754_fmod+0x1e2>
 800c8ba:	bf00      	nop
 800c8bc:	7fefffff 	.word	0x7fefffff
 800c8c0:	7ff00000 	.word	0x7ff00000
 800c8c4:	0800e258 	.word	0x0800e258
 800c8c8:	fffffbed 	.word	0xfffffbed
 800c8cc:	fffffc02 	.word	0xfffffc02
 800c8d0:	fffffbe2 	.word	0xfffffbe2

0800c8d4 <_init>:
 800c8d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8d6:	bf00      	nop
 800c8d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8da:	bc08      	pop	{r3}
 800c8dc:	469e      	mov	lr, r3
 800c8de:	4770      	bx	lr

0800c8e0 <_fini>:
 800c8e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8e2:	bf00      	nop
 800c8e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c8e6:	bc08      	pop	{r3}
 800c8e8:	469e      	mov	lr, r3
 800c8ea:	4770      	bx	lr
