<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSP432E4 DriverLib API Guide: Adc_api</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP432E4 DriverLib API Guide
   &#160;<span id="projectnumber">1.11.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Adc_api</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf3f24a91c845be4d568771d22b1a1fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gaf3f24a91c845be4d568771d22b1a1fdb">ADC_SEQ</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:gaf3f24a91c845be4d568771d22b1a1fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf20ca12f40b48fe847932afbe2c417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga6bf20ca12f40b48fe847932afbe2c417">ADC_SEQ_STEP</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a351cd7b7ebcf1480a2b03c5503d7d644">ADC_O_SSMUX1</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:ga6bf20ca12f40b48fe847932afbe2c417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d06bdf27ba8b99129350b07dcf2694c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga7d06bdf27ba8b99129350b07dcf2694c">ADC_SSMUX</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:ga7d06bdf27ba8b99129350b07dcf2694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be2eaa026320566ad0bbb68e3bf144d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga5be2eaa026320566ad0bbb68e3bf144d">ADC_SSEMUX</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a6fab9d7a4319ae3ad970c2e239286f77">ADC_O_SSEMUX0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:ga5be2eaa026320566ad0bbb68e3bf144d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc94e756a2141847edd28f2c8858ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga9cc94e756a2141847edd28f2c8858ffa">ADC_SSCTL</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a1080695ff2aa9d0f38a7047436359f51">ADC_O_SSCTL0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:ga9cc94e756a2141847edd28f2c8858ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c641a3a818165db8055e9339113d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga81c641a3a818165db8055e9339113d20">ADC_SSFIFO</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a15df5ead4a5691a8910511509f2ad16f">ADC_O_SSFIFO0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:ga81c641a3a818165db8055e9339113d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3729a10252cbb3489d9672e306cf2ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga3729a10252cbb3489d9672e306cf2ad5">ADC_SSFSTAT</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#aa2ea3e5d9668cd20e5f1b30af8e769b4">ADC_O_SSFSTAT0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:ga3729a10252cbb3489d9672e306cf2ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2834172319e2ab27bfb106236f94fccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga2834172319e2ab27bfb106236f94fccb">ADC_SSOP</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#ae2b564bac2a3457b60f533b98795a7d2">ADC_O_SSOP0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:ga2834172319e2ab27bfb106236f94fccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c07f95552cf4ce651adbda11235aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gae2c07f95552cf4ce651adbda11235aa6">ADC_SSDC</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a2143f7941bd760815903aadf822b0bf8">ADC_O_SSDC0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:gae2c07f95552cf4ce651adbda11235aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3bd84747df84c38aee549fd6eea3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga8d3bd84747df84c38aee549fd6eea3a5">ADC_SSTSH</a>&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#aea84313f50ce7c600c02a1cc5bd3df7d">ADC_O_SSTSH0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td></tr>
<tr class="separator:ga8d3bd84747df84c38aee549fd6eea3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf1483d72bc3c85d239b21eaa07d41e93"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gaf1483d72bc3c85d239b21eaa07d41e93">ADCIntRegister</a> (uint32_t ui32Base, uint32_t ui32SequenceNum, void(*pfnHandler)(void))</td></tr>
<tr class="separator:gaf1483d72bc3c85d239b21eaa07d41e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f763fe2999d69377cbf61fb1a0c7d1f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga0f763fe2999d69377cbf61fb1a0c7d1f">ADCIntUnregister</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga0f763fe2999d69377cbf61fb1a0c7d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d1a3386f32ee18f34f04cc6f5c547d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga41d1a3386f32ee18f34f04cc6f5c547d">ADCIntDisable</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga41d1a3386f32ee18f34f04cc6f5c547d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce4cfdfe4e47c998872215490121973"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga2ce4cfdfe4e47c998872215490121973">ADCIntEnable</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga2ce4cfdfe4e47c998872215490121973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cececc7f912630401a2f0f6f90446f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga10cececc7f912630401a2f0f6f90446f">ADCIntStatus</a> (uint32_t ui32Base, uint32_t ui32SequenceNum, bool bMasked)</td></tr>
<tr class="separator:ga10cececc7f912630401a2f0f6f90446f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207d2cf2a807efe846f15200462166b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga207d2cf2a807efe846f15200462166b0">ADCIntClear</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga207d2cf2a807efe846f15200462166b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9afeb0aeb2726e1713b936229bb412"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga3d9afeb0aeb2726e1713b936229bb412">ADCSequenceEnable</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga3d9afeb0aeb2726e1713b936229bb412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10a7ac89541fa4824b923b1a1ae770"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gafe10a7ac89541fa4824b923b1a1ae770">ADCSequenceDisable</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:gafe10a7ac89541fa4824b923b1a1ae770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad8b940627697b2efddbf01f771d76"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gad8ad8b940627697b2efddbf01f771d76">ADCSequenceConfigure</a> (uint32_t ui32Base, uint32_t ui32SequenceNum, uint32_t ui32Trigger, uint32_t ui32Priority)</td></tr>
<tr class="separator:gad8ad8b940627697b2efddbf01f771d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1771f99a5228971b923b336d1bdbb4cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure</a> (uint32_t ui32Base, uint32_t ui32SequenceNum, uint32_t ui32Step, uint32_t ui32Config)</td></tr>
<tr class="separator:ga1771f99a5228971b923b336d1bdbb4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0a728833f89630c53b9c9a193b2e12"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga6a0a728833f89630c53b9c9a193b2e12">ADCSequenceOverflow</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga6a0a728833f89630c53b9c9a193b2e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab350a6022880cd35f0cd497f5b247901"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gab350a6022880cd35f0cd497f5b247901">ADCSequenceOverflowClear</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:gab350a6022880cd35f0cd497f5b247901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb7cdd1111bdd1bedf58cd1f2b2f4e4"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga3fb7cdd1111bdd1bedf58cd1f2b2f4e4">ADCSequenceUnderflow</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga3fb7cdd1111bdd1bedf58cd1f2b2f4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a91676fd05e51b6fae497607497eb75"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga8a91676fd05e51b6fae497607497eb75">ADCSequenceUnderflowClear</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga8a91676fd05e51b6fae497607497eb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6fb9d66d42093d8cf3a9ab58419fa38"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gab6fb9d66d42093d8cf3a9ab58419fa38">ADCSequenceDataGet</a> (uint32_t ui32Base, uint32_t ui32SequenceNum, uint32_t *pui32Buffer)</td></tr>
<tr class="separator:gab6fb9d66d42093d8cf3a9ab58419fa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga440fa9e04a1f5ebb18233e317159652d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga440fa9e04a1f5ebb18233e317159652d">ADCProcessorTrigger</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga440fa9e04a1f5ebb18233e317159652d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca21bc3d5b266e21b7e38aa1b7323c1d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gaca21bc3d5b266e21b7e38aa1b7323c1d">ADCSoftwareOversampleConfigure</a> (uint32_t ui32Base, uint32_t ui32SequenceNum, uint32_t ui32Factor)</td></tr>
<tr class="separator:gaca21bc3d5b266e21b7e38aa1b7323c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa378d39edf95fa4aafdf1f280224dfdd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gaa378d39edf95fa4aafdf1f280224dfdd">ADCSoftwareOversampleStepConfigure</a> (uint32_t ui32Base, uint32_t ui32SequenceNum, uint32_t ui32Step, uint32_t ui32Config)</td></tr>
<tr class="separator:gaa378d39edf95fa4aafdf1f280224dfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e26835fda7e53535d8104c683e259a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga2e26835fda7e53535d8104c683e259a4">ADCSoftwareOversampleDataGet</a> (uint32_t ui32Base, uint32_t ui32SequenceNum, uint32_t *pui32Buffer, uint32_t ui32Count)</td></tr>
<tr class="separator:ga2e26835fda7e53535d8104c683e259a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4ccf4c4e4b5e5aab77e81653d96f96"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gaaf4ccf4c4e4b5e5aab77e81653d96f96">ADCHardwareOversampleConfigure</a> (uint32_t ui32Base, uint32_t ui32Factor)</td></tr>
<tr class="separator:gaaf4ccf4c4e4b5e5aab77e81653d96f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6fd06e684c972624d070b1e080eb10"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga2f6fd06e684c972624d070b1e080eb10">ADCComparatorConfigure</a> (uint32_t ui32Base, uint32_t ui32Comp, uint32_t ui32Config)</td></tr>
<tr class="separator:ga2f6fd06e684c972624d070b1e080eb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e38c9bf57f833cd17c5ae0a0392bdd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga43e38c9bf57f833cd17c5ae0a0392bdd">ADCComparatorRegionSet</a> (uint32_t ui32Base, uint32_t ui32Comp, uint32_t ui32LowRef, uint32_t ui32HighRef)</td></tr>
<tr class="separator:ga43e38c9bf57f833cd17c5ae0a0392bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d357766b25a044a384e7d0360475b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gab0d357766b25a044a384e7d0360475b3">ADCComparatorReset</a> (uint32_t ui32Base, uint32_t ui32Comp, bool bTrigger, bool bInterrupt)</td></tr>
<tr class="separator:gab0d357766b25a044a384e7d0360475b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e7e020ab577fbee6e315ecdda2b0ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga01e7e020ab577fbee6e315ecdda2b0ac">ADCComparatorIntDisable</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga01e7e020ab577fbee6e315ecdda2b0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa23c7794e50ff9c2980d50a4561d1372"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gaa23c7794e50ff9c2980d50a4561d1372">ADCComparatorIntEnable</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:gaa23c7794e50ff9c2980d50a4561d1372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bd11c27418d95e5dc4ef7c0374e68f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga04bd11c27418d95e5dc4ef7c0374e68f">ADCComparatorIntStatus</a> (uint32_t ui32Base)</td></tr>
<tr class="separator:ga04bd11c27418d95e5dc4ef7c0374e68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33418393b43cacaa1ff2d5a21a7f236d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga33418393b43cacaa1ff2d5a21a7f236d">ADCComparatorIntClear</a> (uint32_t ui32Base, uint32_t ui32Status)</td></tr>
<tr class="separator:ga33418393b43cacaa1ff2d5a21a7f236d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7f620717917c47e4c67eb77572fa6d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga4e7f620717917c47e4c67eb77572fa6d">ADCIntDisableEx</a> (uint32_t ui32Base, uint32_t ui32IntFlags)</td></tr>
<tr class="separator:ga4e7f620717917c47e4c67eb77572fa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1acb71806ec0cec55290c938fa8cc02"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gae1acb71806ec0cec55290c938fa8cc02">ADCIntEnableEx</a> (uint32_t ui32Base, uint32_t ui32IntFlags)</td></tr>
<tr class="separator:gae1acb71806ec0cec55290c938fa8cc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4057750e87ecd70611a0f4d1892656"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga5b4057750e87ecd70611a0f4d1892656">ADCIntStatusEx</a> (uint32_t ui32Base, bool bMasked)</td></tr>
<tr class="separator:ga5b4057750e87ecd70611a0f4d1892656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafeb1539ec33c4ae4b31f6bab21044c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gacafeb1539ec33c4ae4b31f6bab21044c">ADCIntClearEx</a> (uint32_t ui32Base, uint32_t ui32IntFlags)</td></tr>
<tr class="separator:gacafeb1539ec33c4ae4b31f6bab21044c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga810a79075c912e3079a0eadfcffa9446"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga810a79075c912e3079a0eadfcffa9446">ADCReferenceSet</a> (uint32_t ui32Base, uint32_t ui32Ref)</td></tr>
<tr class="separator:ga810a79075c912e3079a0eadfcffa9446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa7722bfa1c34b88125b1c4dafc2005"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gadfa7722bfa1c34b88125b1c4dafc2005">ADCReferenceGet</a> (uint32_t ui32Base)</td></tr>
<tr class="separator:gadfa7722bfa1c34b88125b1c4dafc2005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e282b63591b311c8a756590e71f5cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga70e282b63591b311c8a756590e71f5cc">ADCPhaseDelaySet</a> (uint32_t ui32Base, uint32_t ui32Phase)</td></tr>
<tr class="separator:ga70e282b63591b311c8a756590e71f5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a690a1a0c4b67a2e7c7875fa0134b8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga09a690a1a0c4b67a2e7c7875fa0134b8">ADCPhaseDelayGet</a> (uint32_t ui32Base)</td></tr>
<tr class="separator:ga09a690a1a0c4b67a2e7c7875fa0134b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fefd2005b4676008669198da627873"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#gaf9fefd2005b4676008669198da627873">ADCSequenceDMAEnable</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:gaf9fefd2005b4676008669198da627873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24631384a7a5f00bc8640170e7ed863b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga24631384a7a5f00bc8640170e7ed863b">ADCSequenceDMADisable</a> (uint32_t ui32Base, uint32_t ui32SequenceNum)</td></tr>
<tr class="separator:ga24631384a7a5f00bc8640170e7ed863b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7ff2c4d4d112374ed39a6464451240"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga9c7ff2c4d4d112374ed39a6464451240">ADCBusy</a> (uint32_t ui32Base)</td></tr>
<tr class="separator:ga9c7ff2c4d4d112374ed39a6464451240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9615239967e64b961e1b0ded7a0ebc6e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga9615239967e64b961e1b0ded7a0ebc6e">ADCClockConfigSet</a> (uint32_t ui32Base, uint32_t ui32Config, uint32_t ui32ClockDiv)</td></tr>
<tr class="separator:ga9615239967e64b961e1b0ded7a0ebc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bcf35ea820b40649c08823305917b6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__adc__api.html#ga52bcf35ea820b40649c08823305917b6">ADCClockConfigGet</a> (uint32_t ui32Base, uint32_t *pui32ClockDiv)</td></tr>
<tr class="separator:ga52bcf35ea820b40649c08823305917b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h1><a class="anchor" id="adc_api_intro"></a>
Introduction</h1>
<p>The analog to digital converter (ADC) API provides a set of functions for programming and operating the ADC. Functions are provided to configure the sample sequencers, read the captured data, register a sample sequence interrupt handler, and handle interrupt masking/clearing.</p>
<p>Depending on the features of the individual microcontroller, the ADC supports up to twenty-four input channels plus an internal temperature sensor. Four sampling sequencers, each with configurable trigger events, can be captured. The first sequencer captures up to eight samples, the second and third sequencers capture up to four samples, and the fourth sequencer captures a single sample. Each sample can be the same channel, different channels, or any combination in any order.</p>
<p>The sample sequencers have configurable priorities that determine the order in which they are captured when multiple triggers occur simultaneously. The highest priority sequencer that is currently triggered is sampled first. Care must be taken with triggers that occur frequently (such as the ``always'' trigger); if their priority is too high, it is possible to starve the lower priority sequencers.</p>
<p>Hardware oversampling of the ADC data is available for improved accuracy. An oversampling factor of 2x, 4x, 8x, 16x, 32x, or 64x is supported, but reduces the throughput of the ADC by a corresponding factor. Hardware oversampling is applied uniformly across all sample sequencers.</p>
<p>Software oversampling of the ADC data is also available (even when hardware oversampling is available). An oversampling factor of 2x, 4x, or 8x is supported, but reduces the depth of the sample sequencers by a corresponding amount. For example, the first sample sequencer captures eight samples; in 4x oversampling mode, it can only capture two samples because the first four samples are used for the first oversampled value and the second four samples are used for the second oversampled value. The amount of software oversampling is configured on a per sample sequencer basis.</p>
<p>A more sophisticated software oversampling can be used to eliminate the reduction of the sample sequencer depth. By increasing the ADC trigger rate by 4x (for example) and averaging four triggers worth of data, 4x oversampling is achieved without any loss of sample sequencer capability. In this case, an increase in the number of ADC triggers (and presumably ADC interrupts) is the consequence. Because this method requires adjustments outside of the ADC driver itself, it is not directly supported by the driver (though nothing in the driver prevents it). The software oversampling APIs should not be used in this case.</p>
<h1><a class="anchor" id="adc_api_functions"></a>
API Functions</h1>
<p>The analog to digital converter API is broken into three groups of functions: those that deal with the sample sequencers, those that deal with the processor trigger, and those that deal with interrupt handling.</p>
<p>The sample sequencers are configured with <a class="el" href="group__adc__api.html#gad8ad8b940627697b2efddbf01f771d76">ADCSequenceConfigure()</a> and <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>. They are enabled and disabled with <a class="el" href="group__adc__api.html#ga3d9afeb0aeb2726e1713b936229bb412">ADCSequenceEnable()</a> and <a class="el" href="group__adc__api.html#gafe10a7ac89541fa4824b923b1a1ae770">ADCSequenceDisable()</a>. The captured data is obtained with <a class="el" href="group__adc__api.html#gab6fb9d66d42093d8cf3a9ab58419fa38">ADCSequenceDataGet()</a>. Sample sequencer FIFO overflow and underflow is managed with <a class="el" href="group__adc__api.html#ga6a0a728833f89630c53b9c9a193b2e12">ADCSequenceOverflow()</a>, <a class="el" href="group__adc__api.html#gab350a6022880cd35f0cd497f5b247901">ADCSequenceOverflowClear()</a>, <a class="el" href="group__adc__api.html#ga3fb7cdd1111bdd1bedf58cd1f2b2f4e4">ADCSequenceUnderflow()</a>, and <a class="el" href="group__adc__api.html#ga8a91676fd05e51b6fae497607497eb75">ADCSequenceUnderflowClear()</a>.</p>
<p>Hardware oversampling of the ADC is controlled with <a class="el" href="group__adc__api.html#gaaf4ccf4c4e4b5e5aab77e81653d96f96">ADCHardwareOversampleConfigure()</a>. Software oversampling of the ADC is controlled with <a class="el" href="group__adc__api.html#gaca21bc3d5b266e21b7e38aa1b7323c1d">ADCSoftwareOversampleConfigure()</a>, <a class="el" href="group__adc__api.html#gaa378d39edf95fa4aafdf1f280224dfdd">ADCSoftwareOversampleStepConfigure()</a>, and <a class="el" href="group__adc__api.html#ga2e26835fda7e53535d8104c683e259a4">ADCSoftwareOversampleDataGet()</a>.</p>
<p>The processor trigger is generated with <a class="el" href="group__adc__api.html#ga440fa9e04a1f5ebb18233e317159652d">ADCProcessorTrigger()</a>.</p>
<p>The interrupt handler for the ADC sample sequencer interrupts are managed with <a class="el" href="group__adc__api.html#gaf1483d72bc3c85d239b21eaa07d41e93">ADCIntRegister()</a> and <a class="el" href="group__adc__api.html#ga0f763fe2999d69377cbf61fb1a0c7d1f">ADCIntUnregister()</a>. The sample sequencer interrupt sources are managed with <a class="el" href="group__adc__api.html#ga41d1a3386f32ee18f34f04cc6f5c547d">ADCIntDisable()</a>, <a class="el" href="group__adc__api.html#ga2ce4cfdfe4e47c998872215490121973">ADCIntEnable()</a>, <a class="el" href="group__adc__api.html#ga10cececc7f912630401a2f0f6f90446f">ADCIntStatus()</a>, and <a class="el" href="group__adc__api.html#ga207d2cf2a807efe846f15200462166b0">ADCIntClear()</a>.</p>
<h1><a class="anchor" id="adc_example"></a>
Programming Example</h1>
<p>The following example shows how to use the ADC API to initialize a sample sequencer for processor triggering, trigger the sample sequence, and then read back the data when it is ready.</p>
<div class="fragment"><div class="line">uint32_t ui32Value;</div><div class="line"></div><div class="line"><span class="comment">//</span></div><div class="line"><span class="comment">// Enable the ADC0 module.</span></div><div class="line"><span class="comment">//</span></div><div class="line"><a class="code" href="group__sysctl__api.html#ga2fbae61db465e1d861a62785d28e3ad6">SysCtlPeripheralEnable</a>(<a class="code" href="sysctl_8h.html#ae9a46faa1781e3e61e03880b183a424d">SYSCTL_PERIPH_ADC0</a>);</div><div class="line"></div><div class="line"><span class="comment">//</span></div><div class="line"><span class="comment">// Wait for the ADC0 module to be ready.</span></div><div class="line"><span class="comment">//</span></div><div class="line"><span class="keywordflow">while</span>(!<a class="code" href="group__sysctl__api.html#ga7ddf1f06376894c31e5596f562c299ac">SysCtlPeripheralReady</a>(<a class="code" href="sysctl_8h.html#ae9a46faa1781e3e61e03880b183a424d">SYSCTL_PERIPH_ADC0</a>))</div><div class="line">{</div><div class="line">}</div><div class="line"></div><div class="line"><span class="comment">//</span></div><div class="line"><span class="comment">// Enable the first sample sequencer to capture the value of channel 0 when</span></div><div class="line"><span class="comment">// the processor trigger occurs.</span></div><div class="line"><span class="comment">//</span></div><div class="line"><a class="code" href="group__adc__api.html#gad8ad8b940627697b2efddbf01f771d76">ADCSequenceConfigure</a>(ADC0_BASE, 0, <a class="code" href="adc_8h.html#a42825e4fe6328bd50c3e36cc230358e9">ADC_TRIGGER_PROCESSOR</a>, 0);</div><div class="line"><a class="code" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure</a>(ADC0_BASE, 0, 0,</div><div class="line">                         <a class="code" href="adc_8h.html#aa9d89137e6e59d20a829a2f5e75c5bb0">ADC_CTL_IE</a> | <a class="code" href="adc_8h.html#abf61d0d7cedaef76b823c83beb0a1e01">ADC_CTL_END</a> | <a class="code" href="adc_8h.html#a1d9bb0edea889e50f498bed9f3d0d56d">ADC_CTL_CH0</a>);</div><div class="line"><a class="code" href="group__adc__api.html#ga3d9afeb0aeb2726e1713b936229bb412">ADCSequenceEnable</a>(ADC0_BASE, 0);</div><div class="line"></div><div class="line"><span class="comment">//</span></div><div class="line"><span class="comment">// Trigger the sample sequence.</span></div><div class="line"><span class="comment">//</span></div><div class="line"><a class="code" href="group__adc__api.html#ga440fa9e04a1f5ebb18233e317159652d">ADCProcessorTrigger</a>(ADC0_BASE, 0);</div><div class="line"></div><div class="line"><span class="comment">//</span></div><div class="line"><span class="comment">// Wait until the sample sequence has completed.</span></div><div class="line"><span class="comment">//</span></div><div class="line"><span class="keywordflow">while</span>(!<a class="code" href="group__adc__api.html#ga10cececc7f912630401a2f0f6f90446f">ADCIntStatus</a>(ADC0_BASE, 0, <span class="keyword">false</span>))</div><div class="line">{</div><div class="line">}</div><div class="line"></div><div class="line"><span class="comment">//</span></div><div class="line"><span class="comment">// Read the value from the ADC.</span></div><div class="line"><span class="comment">//</span></div><div class="line"><a class="code" href="group__adc__api.html#gab6fb9d66d42093d8cf3a9ab58419fa38">ADCSequenceDataGet</a>(ADC0_BASE, 0, &amp;ui32Value);</div></div><!-- fragment --> <h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf3f24a91c845be4d568771d22b1a1fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3f24a91c845be4d568771d22b1a1fdb">&sect;&nbsp;</a></span>ADC_SEQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SEQ&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#gab6fb9d66d42093d8cf3a9ab58419fa38">ADCSequenceDataGet()</a>, and <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>.</p>

</div>
</div>
<a id="ga6bf20ca12f40b48fe847932afbe2c417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bf20ca12f40b48fe847932afbe2c417">&sect;&nbsp;</a></span>ADC_SEQ_STEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SEQ_STEP&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a351cd7b7ebcf1480a2b03c5503d7d644">ADC_O_SSMUX1</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#gab6fb9d66d42093d8cf3a9ab58419fa38">ADCSequenceDataGet()</a>, and <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>.</p>

</div>
</div>
<a id="ga7d06bdf27ba8b99129350b07dcf2694c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d06bdf27ba8b99129350b07dcf2694c">&sect;&nbsp;</a></span>ADC_SSMUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSMUX&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>.</p>

</div>
</div>
<a id="ga5be2eaa026320566ad0bbb68e3bf144d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be2eaa026320566ad0bbb68e3bf144d">&sect;&nbsp;</a></span>ADC_SSEMUX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSEMUX&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a6fab9d7a4319ae3ad970c2e239286f77">ADC_O_SSEMUX0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>.</p>

</div>
</div>
<a id="ga9cc94e756a2141847edd28f2c8858ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cc94e756a2141847edd28f2c8858ffa">&sect;&nbsp;</a></span>ADC_SSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSCTL&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a1080695ff2aa9d0f38a7047436359f51">ADC_O_SSCTL0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>.</p>

</div>
</div>
<a id="ga81c641a3a818165db8055e9339113d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81c641a3a818165db8055e9339113d20">&sect;&nbsp;</a></span>ADC_SSFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFIFO&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a15df5ead4a5691a8910511509f2ad16f">ADC_O_SSFIFO0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#gab6fb9d66d42093d8cf3a9ab58419fa38">ADCSequenceDataGet()</a>.</p>

</div>
</div>
<a id="ga3729a10252cbb3489d9672e306cf2ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3729a10252cbb3489d9672e306cf2ad5">&sect;&nbsp;</a></span>ADC_SSFSTAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSFSTAT&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#aa2ea3e5d9668cd20e5f1b30af8e769b4">ADC_O_SSFSTAT0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#gab6fb9d66d42093d8cf3a9ab58419fa38">ADCSequenceDataGet()</a>.</p>

</div>
</div>
<a id="ga2834172319e2ab27bfb106236f94fccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2834172319e2ab27bfb106236f94fccb">&sect;&nbsp;</a></span>ADC_SSOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSOP&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#ae2b564bac2a3457b60f533b98795a7d2">ADC_O_SSOP0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>.</p>

</div>
</div>
<a id="gae2c07f95552cf4ce651adbda11235aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2c07f95552cf4ce651adbda11235aa6">&sect;&nbsp;</a></span>ADC_SSDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSDC&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#a2143f7941bd760815903aadf822b0bf8">ADC_O_SSDC0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>.</p>

</div>
</div>
<a id="ga8d3bd84747df84c38aee549fd6eea3a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d3bd84747df84c38aee549fd6eea3a5">&sect;&nbsp;</a></span>ADC_SSTSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_SSTSH&#160;&#160;&#160;(<a class="el" href="hw__adc_8h.html#aea84313f50ce7c600c02a1cc5bd3df7d">ADC_O_SSTSH0</a> - <a class="el" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">ADC_O_SSMUX0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaf1483d72bc3c85d239b21eaa07d41e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1483d72bc3c85d239b21eaa07d41e93">&sect;&nbsp;</a></span>ADCIntRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntRegister </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void(*)(void)&#160;</td>
          <td class="paramname"><em>pfnHandler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Registers an interrupt handler for an ADC interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number. </td></tr>
    <tr><td class="paramname">pfnHandler</td><td>is a pointer to the function to be called when the ADC sample sequence interrupt occurs.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the handler to be called when a sample sequence interrupt occurs. This function enables the global interrupt in the interrupt controller; the sequence interrupt must be enabled with <a class="el" href="group__adc__api.html#ga2ce4cfdfe4e47c998872215490121973">ADCIntEnable()</a>. It is the interrupt handler's responsibility to clear the interrupt source via <a class="el" href="group__adc__api.html#ga207d2cf2a807efe846f15200462166b0">ADCIntClear()</a>.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__interrupt__api.html#ga0a32aafea7f4904d2a64ee18b45f96c9">IntRegister()</a> for important information about registering interrupt handlers.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>.</p>

</div>
</div>
<a id="ga0f763fe2999d69377cbf61fb1a0c7d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f763fe2999d69377cbf61fb1a0c7d1f">&sect;&nbsp;</a></span>ADCIntUnregister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntUnregister </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unregisters the interrupt handler for an ADC interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function unregisters the interrupt handler. This function disables the global interrupt in the interrupt controller; the sequence interrupt must be disabled via <a class="el" href="group__adc__api.html#ga41d1a3386f32ee18f34f04cc6f5c547d">ADCIntDisable()</a>.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__interrupt__api.html#ga0a32aafea7f4904d2a64ee18b45f96c9">IntRegister()</a> for important information about registering interrupt handlers.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>.</p>

</div>
</div>
<a id="ga41d1a3386f32ee18f34f04cc6f5c547d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41d1a3386f32ee18f34f04cc6f5c547d">&sect;&nbsp;</a></span>ADCIntDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables a sample sequence interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the requested sample sequence interrupt.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d">ADC_O_IM</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga2ce4cfdfe4e47c998872215490121973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce4cfdfe4e47c998872215490121973">&sect;&nbsp;</a></span>ADCIntEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables a sample sequence interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the requested sample sequence interrupt. Any outstanding interrupts are cleared before enabling the sample sequence interrupt.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d">ADC_O_IM</a>, <a class="el" href="hw__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c">ADC_O_ISC</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga10cececc7f912630401a2f0f6f90446f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10cececc7f912630401a2f0f6f90446f">&sect;&nbsp;</a></span>ADCIntStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADCIntStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bMasked</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the current interrupt status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number. </td></tr>
    <tr><td class="paramname">bMasked</td><td>is false if the raw interrupt status is required and true if the masked interrupt status is required.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns the interrupt status for the specified sample sequence. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.</p>
<dl class="section return"><dt>Returns</dt><dd>The current raw or masked interrupt status. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c">ADC_O_ISC</a>, <a class="el" href="hw__adc_8h.html#a7a3b01c66e3514462f205e6fec9b6720">ADC_O_RIS</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga207d2cf2a807efe846f15200462166b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga207d2cf2a807efe846f15200462166b0">&sect;&nbsp;</a></span>ADCIntClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears sample sequence interrupt source.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>The specified sample sequence interrupt is cleared, so that it no longer asserts. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.</p>
<dl class="section note"><dt>Note</dt><dd>Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c">ADC_O_ISC</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga3d9afeb0aeb2726e1713b936229bb412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d9afeb0aeb2726e1713b936229bb412">&sect;&nbsp;</a></span>ADCSequenceEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSequenceEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables a sample sequence.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>Allows the specified sample sequence to be captured when its trigger is detected. A sample sequence must be configured before it is enabled.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb">ADC_O_ACTSS</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gafe10a7ac89541fa4824b923b1a1ae770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe10a7ac89541fa4824b923b1a1ae770">&sect;&nbsp;</a></span>ADCSequenceDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSequenceDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables a sample sequence.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>Prevents the specified sample sequence from being captured when its trigger is detected. A sample sequence must be disabled before it is configured.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb">ADC_O_ACTSS</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gad8ad8b940627697b2efddbf01f771d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8ad8b940627697b2efddbf01f771d76">&sect;&nbsp;</a></span>ADCSequenceConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSequenceConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Priority</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the trigger source and priority of a sample sequence.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number. </td></tr>
    <tr><td class="paramname">ui32Trigger</td><td>is the trigger source that initiates the sample sequence; must be one of the <b>ADC_TRIGGER_*</b> values. </td></tr>
    <tr><td class="paramname">ui32Priority</td><td>is the relative priority of the sample sequence with respect to the other sample sequences.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the initiation criteria for a sample sequence. Valid sample sequencers range from zero to three; sequencer zero captures up to eight samples, sequencers one and two capture up to four samples, and sequencer three captures a single sample. The trigger condition and priority (with respect to other sample sequencer execution) are set.</p>
<p>The <em>ui32Trigger</em> parameter can take on the following values:</p>
<ul>
<li><b>ADC_TRIGGER_PROCESSOR</b> - A trigger generated by the processor, via the <a class="el" href="group__adc__api.html#ga440fa9e04a1f5ebb18233e317159652d">ADCProcessorTrigger()</a> function.</li>
<li><b>ADC_TRIGGER_COMP0</b> - A trigger generated by the first analog comparator; configured with <a class="el" href="group__comp__api.html#ga7d606e823968bd64476ff5af4616870d">ComparatorConfigure()</a>.</li>
<li><b>ADC_TRIGGER_COMP1</b> - A trigger generated by the second analog comparator; configured with <a class="el" href="group__comp__api.html#ga7d606e823968bd64476ff5af4616870d">ComparatorConfigure()</a>.</li>
<li><b>ADC_TRIGGER_COMP2</b> - A trigger generated by the third analog comparator; configured with <a class="el" href="group__comp__api.html#ga7d606e823968bd64476ff5af4616870d">ComparatorConfigure()</a>.</li>
<li><b>ADC_TRIGGER_EXTERNAL</b> - A trigger generated by an input from the Port B4 pin. Note that some microcontrollers can select from any GPIO using the <a class="el" href="group__gpio__api.html#ga990d3aab52cf311c90b9966cc4e0ca9b">GPIOADCTriggerEnable()</a> function.</li>
<li><b>ADC_TRIGGER_TIMER</b> - A trigger generated by a timer; configured with <a class="el" href="group__timer__api.html#gaf4ae82873e7e2940b136302d4f6404bb">TimerControlTrigger()</a>.</li>
<li><b>ADC_TRIGGER_PWM0</b> - A trigger generated by the first PWM generator; configured with <a class="el" href="group__pwm__api.html#ga31055ec13555e774fa6702e35b774518">PWMGenIntTrigEnable()</a>.</li>
<li><b>ADC_TRIGGER_PWM1</b> - A trigger generated by the second PWM generator; configured with <a class="el" href="group__pwm__api.html#ga31055ec13555e774fa6702e35b774518">PWMGenIntTrigEnable()</a>.</li>
<li><b>ADC_TRIGGER_PWM2</b> - A trigger generated by the third PWM generator; configured with <a class="el" href="group__pwm__api.html#ga31055ec13555e774fa6702e35b774518">PWMGenIntTrigEnable()</a>.</li>
<li><b>ADC_TRIGGER_PWM3</b> - A trigger generated by the fourth PWM generator; configured with <a class="el" href="group__pwm__api.html#ga31055ec13555e774fa6702e35b774518">PWMGenIntTrigEnable()</a>.</li>
<li><b>ADC_TRIGGER_ALWAYS</b> - A trigger that is always asserted, causing the sample sequence to capture repeatedly (so long as there is not a higher priority source active).</li>
</ul>
<p>The <em>ui32Priority</em> parameter is a value between 0 and 3, where 0 represents the highest priority and 3 the lowest. Note that when programming the priority among a set of sample sequences, each must have unique priority; it is up to the caller to guarantee the uniqueness of the priorities.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#ad87ab08b7e08db89cb70fa080a476bf5">ADC_O_EMUX</a>, <a class="el" href="hw__adc_8h.html#ad2f9eeb26e7a31aa611adbcfbee3f658">ADC_O_SSPRI</a>, <a class="el" href="adc_8h.html#ac691d8529445f65327cbb291c0519c46">ADC_TRIGGER_ALWAYS</a>, <a class="el" href="adc_8h.html#a1cba22553646b7f77e80484d9db75889">ADC_TRIGGER_COMP0</a>, <a class="el" href="adc_8h.html#aa84497e82bb1fdd21371def665f881ee">ADC_TRIGGER_COMP1</a>, <a class="el" href="adc_8h.html#aea540501baffdb4a3f0f2798e907866a">ADC_TRIGGER_COMP2</a>, <a class="el" href="adc_8h.html#a7cedbbc9c416a6154a7fcc7b01af89a9">ADC_TRIGGER_EXTERNAL</a>, <a class="el" href="adc_8h.html#a42825e4fe6328bd50c3e36cc230358e9">ADC_TRIGGER_PROCESSOR</a>, <a class="el" href="adc_8h.html#a84bf694ad9fb6added69ae925a3a84a0">ADC_TRIGGER_PWM0</a>, <a class="el" href="adc_8h.html#aa2e2caf69f99617d3667714c907aa80e">ADC_TRIGGER_PWM1</a>, <a class="el" href="adc_8h.html#aaa4007fd90734a9331788aeebad51c4f">ADC_TRIGGER_PWM2</a>, <a class="el" href="adc_8h.html#a484c757141499c69e963c1ce57670647">ADC_TRIGGER_PWM3</a>, <a class="el" href="adc_8h.html#a4d3b233bd3d8bf3fe24e8b12c69ab51b">ADC_TRIGGER_TIMER</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga1771f99a5228971b923b336d1bdbb4cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1771f99a5228971b923b336d1bdbb4cd">&sect;&nbsp;</a></span>ADCSequenceStepConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSequenceStepConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Step</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configure a step of the sample sequencer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number. </td></tr>
    <tr><td class="paramname">ui32Step</td><td>is the step to be configured. </td></tr>
    <tr><td class="paramname">ui32Config</td><td>is the configuration of this step; must be a logical OR of <b>ADC_CTL_TS</b>, <b>ADC_CTL_IE</b>, <b>ADC_CTL_END</b>, <b>ADC_CTL_D</b>, one of the input channel selects (<b>ADC_CTL_CH0</b> through <b>ADC_CTL_CH23</b>), and one of the digital comparator selects (<b>ADC_CTL_CMP0</b> through <b>ADC_CTL_CMP7</b>).</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the ADC for one step of a sample sequence. The ADC can be configured for single-ended or differential operation (the <b>ADC_CTL_D</b> bit selects differential operation when set), the channel to be sampled can be chosen (the <b>ADC_CTL_CH0</b> through <b>ADC_CTL_CH23</b> values), and the internal temperature sensor can be selected (the <b>ADC_CTL_TS</b> bit). Additionally, this step can be defined as the last in the sequence (the <b>ADC_CTL_END</b> bit) and it can be configured to cause an interrupt when the step is complete (the <b>ADC_CTL_IE</b> bit). If the digital comparators are present on the device, this step may also be configured to send the ADC sample to the selected comparator using <b>ADC_CTL_CMP0</b> through <b>ADC_CTL_CMP7</b>. The configuration is used by the ADC at the appropriate time when the trigger for this sequence occurs.</p>
<dl class="section note"><dt>Note</dt><dd>If the Digital Comparator is present and enabled using the <b>ADC_CTL_CMP0</b> through <b>ADC_CTL_CMP7</b> selects, the ADC sample is NOT written into the ADC sequence data FIFO.</dd></dl>
<p>The <em>ui32Step</em> parameter determines the order in which the samples are captured by the ADC when the trigger occurs. It can range from zero to seven for the first sample sequencer, from zero to three for the second and third sample sequencer, and can only be zero for the fourth sample sequencer.</p>
<p>Differential mode only works with adjacent channel pairs (for example, 0 and 1). The channel select must be the number of the channel pair to sample (for example, <b>ADC_CTL_CH0</b> for 0 and 1, or <b>ADC_CTL_CH1</b> for 2 and 3) or undefined results are returned by the ADC. Additionally, if differential mode is selected when the temperature sensor is being sampled, undefined results are returned by the ADC.</p>
<p>It is the responsibility of the caller to ensure that a valid configuration is specified; this function does not check the validity of the specified configuration.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__adc__api.html#gaf3f24a91c845be4d568771d22b1a1fdb">ADC_SEQ</a>, <a class="el" href="group__adc__api.html#ga6bf20ca12f40b48fe847932afbe2c417">ADC_SEQ_STEP</a>, <a class="el" href="group__adc__api.html#ga9cc94e756a2141847edd28f2c8858ffa">ADC_SSCTL</a>, <a class="el" href="group__adc__api.html#gae2c07f95552cf4ce651adbda11235aa6">ADC_SSDC</a>, <a class="el" href="group__adc__api.html#ga5be2eaa026320566ad0bbb68e3bf144d">ADC_SSEMUX</a>, <a class="el" href="group__adc__api.html#ga7d06bdf27ba8b99129350b07dcf2694c">ADC_SSMUX</a>, <a class="el" href="group__adc__api.html#ga2834172319e2ab27bfb106236f94fccb">ADC_SSOP</a>, <a class="el" href="group__adc__api.html#ga8d3bd84747df84c38aee549fd6eea3a5">ADC_SSTSH</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga6a0a728833f89630c53b9c9a193b2e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0a728833f89630c53b9c9a193b2e12">&sect;&nbsp;</a></span>ADCSequenceOverflow()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ADCSequenceOverflow </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Determines if a sample sequence overflow occurred.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function determines if a sample sequence overflow has occurred. Overflow happens if the captured samples are not read from the FIFO before the next trigger occurs.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns zero if there was not an overflow, and non-zero if there was. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#aa4d3a022968489e073396c0dea13849e">ADC_O_OSTAT</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gab350a6022880cd35f0cd497f5b247901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab350a6022880cd35f0cd497f5b247901">&sect;&nbsp;</a></span>ADCSequenceOverflowClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSequenceOverflowClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears the overflow condition on a sample sequence.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears an overflow condition on one of the sample sequences. The overflow condition must be cleared in order to detect a subsequent overflow condition (it otherwise causes no harm).</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#aa4d3a022968489e073396c0dea13849e">ADC_O_OSTAT</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga3fb7cdd1111bdd1bedf58cd1f2b2f4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fb7cdd1111bdd1bedf58cd1f2b2f4e4">&sect;&nbsp;</a></span>ADCSequenceUnderflow()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ADCSequenceUnderflow </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Determines if a sample sequence underflow occurred.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function determines if a sample sequence underflow has occurred. Underflow happens if too many samples are read from the FIFO.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns zero if there was not an underflow, and non-zero if there was. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#aee02a7de19ed0e522deba22c11c7a7c3">ADC_O_USTAT</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga8a91676fd05e51b6fae497607497eb75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a91676fd05e51b6fae497607497eb75">&sect;&nbsp;</a></span>ADCSequenceUnderflowClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSequenceUnderflowClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears the underflow condition on a sample sequence.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears an underflow condition on one of the sample sequencers. The underflow condition must be cleared in order to detect a subsequent underflow condition (it otherwise causes no harm).</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#aee02a7de19ed0e522deba22c11c7a7c3">ADC_O_USTAT</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gab6fb9d66d42093d8cf3a9ab58419fa38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6fb9d66d42093d8cf3a9ab58419fa38">&sect;&nbsp;</a></span>ADCSequenceDataGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ADCSequenceDataGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>pui32Buffer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the captured data for a sample sequence.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number. </td></tr>
    <tr><td class="paramname">pui32Buffer</td><td>is the address where the data is stored.</td></tr>
  </table>
  </dd>
</dl>
<p>This function copies data from the specified sample sequencer output FIFO to a memory resident buffer. The number of samples available in the hardware FIFO are copied into the buffer, which is assumed to be large enough to hold that many samples. This function only returns the samples that are presently available, which may not be the entire sample sequence if it is in the process of being executed.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the number of samples copied to the buffer. </dd></dl>

<p>References <a class="el" href="group__adc__api.html#gaf3f24a91c845be4d568771d22b1a1fdb">ADC_SEQ</a>, <a class="el" href="group__adc__api.html#ga6bf20ca12f40b48fe847932afbe2c417">ADC_SEQ_STEP</a>, <a class="el" href="group__adc__api.html#ga81c641a3a818165db8055e9339113d20">ADC_SSFIFO</a>, <a class="el" href="group__adc__api.html#ga3729a10252cbb3489d9672e306cf2ad5">ADC_SSFSTAT</a>, <a class="el" href="hw__adc_8h.html#a8d07bcdcf16578e87bcd25d6beb8b8c2">ADC_SSFSTAT0_EMPTY</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga440fa9e04a1f5ebb18233e317159652d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga440fa9e04a1f5ebb18233e317159652d">&sect;&nbsp;</a></span>ADCProcessorTrigger()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCProcessorTrigger </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Causes a processor trigger for a sample sequence.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number, with <b>ADC_TRIGGER_WAIT</b> or <b>ADC_TRIGGER_SIGNAL</b> optionally ORed into it.</td></tr>
  </table>
  </dd>
</dl>
<p>This function triggers a processor-initiated sample sequence if the sample sequence trigger is configured to <b>ADC_TRIGGER_PROCESSOR</b>. If <b>ADC_TRIGGER_WAIT</b> is ORed into the sequence number, the processor-initiated trigger is delayed until a later processor-initiated trigger to a different ADC module that specifies <b>ADC_TRIGGER_SIGNAL</b>, allowing multiple ADCs to start from a processor-initiated trigger in a synchronous manner.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a0c82b106743b5adbf0bd61483fa9dae0">ADC_O_PSSI</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gaca21bc3d5b266e21b7e38aa1b7323c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca21bc3d5b266e21b7e38aa1b7323c1d">&sect;&nbsp;</a></span>ADCSoftwareOversampleConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSoftwareOversampleConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Factor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the software oversampling factor of the ADC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number. </td></tr>
    <tr><td class="paramname">ui32Factor</td><td>is the number of samples to be averaged.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the software oversampling for the ADC, which can be used to provide better resolution on the sampled data. Oversampling is accomplished by averaging multiple samples from the same analog input. Three different oversampling rates are supported; 2x, 4x, and 8x.</p>
<p>Oversampling is only supported on the sample sequencers that are more than one sample in depth (that is, the fourth sample sequencer is not supported). Oversampling by 2x (for example) divides the depth of the sample sequencer by two; so 2x oversampling on the first sample sequencer can only provide four samples per trigger. This also means that 8x oversampling is only available on the first sample sequencer.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>.</p>

</div>
</div>
<a id="gaa378d39edf95fa4aafdf1f280224dfdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa378d39edf95fa4aafdf1f280224dfdd">&sect;&nbsp;</a></span>ADCSoftwareOversampleStepConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSoftwareOversampleStepConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Step</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures a step of the software oversampled sequencer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number. </td></tr>
    <tr><td class="paramname">ui32Step</td><td>is the step to be configured. </td></tr>
    <tr><td class="paramname">ui32Config</td><td>is the configuration of this step.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures a step of the sample sequencer when using the software oversampling feature. The number of steps available depends on the oversampling factor set by <a class="el" href="group__adc__api.html#gaca21bc3d5b266e21b7e38aa1b7323c1d">ADCSoftwareOversampleConfigure()</a>. The value of <em>ui32Config</em> is the same as defined for <a class="el" href="group__adc__api.html#ga1771f99a5228971b923b336d1bdbb4cd">ADCSequenceStepConfigure()</a>.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>.</p>

</div>
</div>
<a id="ga2e26835fda7e53535d8104c683e259a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e26835fda7e53535d8104c683e259a4">&sect;&nbsp;</a></span>ADCSoftwareOversampleDataGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSoftwareOversampleDataGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>pui32Buffer</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the captured data for a sample sequence using software oversampling.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number. </td></tr>
    <tr><td class="paramname">pui32Buffer</td><td>is the address where the data is stored. </td></tr>
    <tr><td class="paramname">ui32Count</td><td>is the number of samples to be read.</td></tr>
  </table>
  </dd>
</dl>
<p>This function copies data from the specified sample sequence output FIFO to a memory resident buffer with software oversampling applied. The requested number of samples are copied into the data buffer; if there are not enough samples in the hardware FIFO to satisfy this many oversampled data items, then incorrect results are returned. It is the caller's responsibility to read only the samples that are available and wait until enough data is available, for example as a result of receiving an interrupt.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>.</p>

</div>
</div>
<a id="gaaf4ccf4c4e4b5e5aab77e81653d96f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf4ccf4c4e4b5e5aab77e81653d96f96">&sect;&nbsp;</a></span>ADCHardwareOversampleConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCHardwareOversampleConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Factor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the hardware oversampling factor of the ADC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32Factor</td><td>is the number of samples to be averaged.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the hardware oversampling for the ADC, which can be used to provide better resolution on the sampled data. Oversampling is accomplished by averaging multiple samples from the same analog input. Six different oversampling rates are supported; 2x, 4x, 8x, 16x, 32x, and 64x. Specifying an oversampling factor of zero disables hardware oversampling.</p>
<p>Hardware oversampling applies uniformly to all sample sequencers. It does not reduce the depth of the sample sequencers like the software oversampling APIs; each sample written into the sample sequencer FIFO is a fully oversampled analog input reading.</p>
<p>Enabling hardware averaging increases the precision of the ADC at the cost of throughput. For example, enabling 4x oversampling reduces the throughput of a 250 k samples/second ADC to 62.5 k samples/second.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a54b9b8daee41e3942a563eed9ea83696">ADC_O_SAC</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga2f6fd06e684c972624d070b1e080eb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f6fd06e684c972624d070b1e080eb10">&sect;&nbsp;</a></span>ADCComparatorConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCComparatorConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Comp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures an ADC digital comparator.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32Comp</td><td>is the index of the comparator to configure. </td></tr>
    <tr><td class="paramname">ui32Config</td><td>is the configuration of the comparator.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures a comparator. The <em>ui32Config</em> parameter is the result of a logical OR operation between the <b>ADC_COMP_TRIG_xxx</b>, and <b>ADC_COMP_INT_xxx</b> values.</p>
<p>The <b>ADC_COMP_TRIG_xxx</b> term can take on the following values:</p>
<ul>
<li><b>ADC_COMP_TRIG_NONE</b> to never trigger PWM fault condition.</li>
<li><b>ADC_COMP_TRIG_LOW_ALWAYS</b> to always trigger PWM fault condition when ADC output is in the low-band.</li>
<li><b>ADC_COMP_TRIG_LOW_ONCE</b> to trigger PWM fault condition once when ADC output transitions into the low-band.</li>
<li><b>ADC_COMP_TRIG_LOW_HALWAYS</b> to always trigger PWM fault condition when ADC output is in the low-band only if ADC output has been in the high-band since the last trigger output.</li>
<li><b>ADC_COMP_TRIG_LOW_HONCE</b> to trigger PWM fault condition once when ADC output transitions into low-band only if ADC output has been in the high-band since the last trigger output.</li>
<li><b>ADC_COMP_TRIG_MID_ALWAYS</b> to always trigger PWM fault condition when ADC output is in the mid-band.</li>
<li><b>ADC_COMP_TRIG_MID_ONCE</b> to trigger PWM fault condition once when ADC output transitions into the mid-band.</li>
<li><b>ADC_COMP_TRIG_HIGH_ALWAYS</b> to always trigger PWM fault condition when ADC output is in the high-band.</li>
<li><b>ADC_COMP_TRIG_HIGH_ONCE</b> to trigger PWM fault condition once when ADC output transitions into the high-band.</li>
<li><b>ADC_COMP_TRIG_HIGH_HALWAYS</b> to always trigger PWM fault condition when ADC output is in the high-band only if ADC output has been in the low-band since the last trigger output.</li>
<li><b>ADC_COMP_TRIG_HIGH_HONCE</b> to trigger PWM fault condition once when ADC output transitions into high-band only if ADC output has been in the low-band since the last trigger output.</li>
</ul>
<p>The <b>ADC_COMP_INT_xxx</b> term can take on the following values:</p>
<ul>
<li><b>ADC_COMP_INT_NONE</b> to never generate ADC interrupt.</li>
<li><b>ADC_COMP_INT_LOW_ALWAYS</b> to always generate ADC interrupt when ADC output is in the low-band.</li>
<li><b>ADC_COMP_INT_LOW_ONCE</b> to generate ADC interrupt once when ADC output transitions into the low-band.</li>
<li><b>ADC_COMP_INT_LOW_HALWAYS</b> to always generate ADC interrupt when ADC output is in the low-band only if ADC output has been in the high-band since the last trigger output.</li>
<li><b>ADC_COMP_INT_LOW_HONCE</b> to generate ADC interrupt once when ADC output transitions into low-band only if ADC output has been in the high-band since the last trigger output.</li>
<li><b>ADC_COMP_INT_MID_ALWAYS</b> to always generate ADC interrupt when ADC output is in the mid-band.</li>
<li><b>ADC_COMP_INT_MID_ONCE</b> to generate ADC interrupt once when ADC output transitions into the mid-band.</li>
<li><b>ADC_COMP_INT_HIGH_ALWAYS</b> to always generate ADC interrupt when ADC output is in the high-band.</li>
<li><b>ADC_COMP_INT_HIGH_ONCE</b> to generate ADC interrupt once when ADC output transitions into the high-band.</li>
<li><b>ADC_COMP_INT_HIGH_HALWAYS</b> to always generate ADC interrupt when ADC output is in the high-band only if ADC output has been in the low-band since the last trigger output.</li>
<li><b>ADC_COMP_INT_HIGH_HONCE</b> to generate ADC interrupt once when ADC output transitions into high-band only if ADC output has been in the low-band since the last trigger output.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#ac3e2a9b9900007b2b832d99da9007d25">ADC_O_DCCTL0</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga43e38c9bf57f833cd17c5ae0a0392bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43e38c9bf57f833cd17c5ae0a0392bdd">&sect;&nbsp;</a></span>ADCComparatorRegionSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCComparatorRegionSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Comp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32LowRef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32HighRef</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the ADC digital comparator regions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32Comp</td><td>is the index of the comparator to configure. </td></tr>
    <tr><td class="paramname">ui32LowRef</td><td>is the reference point for the low/mid band threshold. </td></tr>
    <tr><td class="paramname">ui32HighRef</td><td>is the reference point for the mid/high band threshold.</td></tr>
  </table>
  </dd>
</dl>
<p>The ADC digital comparator operation is based on three ADC value regions:</p><ul>
<li><b>low-band</b> is defined as any ADC value less than or equal to the <em>ui32LowRef</em> value.</li>
<li><b>mid-band</b> is defined as any ADC value greater than the <em>ui32LowRef</em> value but less than or equal to the <em>ui32HighRef</em> value.</li>
<li><b>high-band</b> is defined as any ADC value greater than the <em>ui32HighRef</em> value.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#ad4f620bf27e52d40da42690cc0a06c1a">ADC_O_DCCMP0</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gab0d357766b25a044a384e7d0360475b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0d357766b25a044a384e7d0360475b3">&sect;&nbsp;</a></span>ADCComparatorReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCComparatorReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Comp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bTrigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bInterrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resets the current ADC digital comparator conditions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32Comp</td><td>is the index of the comparator. </td></tr>
    <tr><td class="paramname">bTrigger</td><td>is the flag to indicate reset of Trigger conditions. </td></tr>
    <tr><td class="paramname">bInterrupt</td><td>is the flag to indicate reset of Interrupt conditions.</td></tr>
  </table>
  </dd>
</dl>
<p>Because the digital comparator uses current and previous ADC values, this function allows the comparator to be reset to its initial value to prevent stale data from being used when a sequence is enabled.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#afdaaccac74918f6fcc18232dff4cf5bb">ADC_O_DCRIC</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga01e7e020ab577fbee6e315ecdda2b0ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e7e020ab577fbee6e315ecdda2b0ac">&sect;&nbsp;</a></span>ADCComparatorIntDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCComparatorIntDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables a sample sequence comparator interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the requested sample sequence comparator interrupt.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d">ADC_O_IM</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gaa23c7794e50ff9c2980d50a4561d1372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa23c7794e50ff9c2980d50a4561d1372">&sect;&nbsp;</a></span>ADCComparatorIntEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCComparatorIntEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables a sample sequence comparator interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the requested sample sequence comparator interrupt.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d">ADC_O_IM</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga04bd11c27418d95e5dc4ef7c0374e68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04bd11c27418d95e5dc4ef7c0374e68f">&sect;&nbsp;</a></span>ADCComparatorIntStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADCComparatorIntStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the current comparator interrupt status.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns the digital comparator interrupt status bits. This status is sequence agnostic.</p>
<dl class="section return"><dt>Returns</dt><dd>The current comparator interrupt status. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#af1cfb7fe9b480fa7852bc5da220132ee">ADC_O_DCISC</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga33418393b43cacaa1ff2d5a21a7f236d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33418393b43cacaa1ff2d5a21a7f236d">&sect;&nbsp;</a></span>ADCComparatorIntClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCComparatorIntClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Status</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears sample sequence comparator interrupt source.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32Status</td><td>is the bit-mapped interrupts status to clear.</td></tr>
  </table>
  </dd>
</dl>
<p>The specified interrupt status is cleared.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#af1cfb7fe9b480fa7852bc5da220132ee">ADC_O_DCISC</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga4e7f620717917c47e4c67eb77572fa6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e7f620717917c47e4c67eb77572fa6d">&sect;&nbsp;</a></span>ADCIntDisableEx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntDisableEx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32IntFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables ADC interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32IntFlags</td><td>is the bit mask of the interrupt sources to disable.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the indicated ADC interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<p>The <em>ui32IntFlags</em> parameter is the logical OR of any of the following:</p>
<ul>
<li><b>ADC_INT_SS0</b> - interrupt due to ADC sample sequence 0.</li>
<li><b>ADC_INT_SS1</b> - interrupt due to ADC sample sequence 1.</li>
<li><b>ADC_INT_SS2</b> - interrupt due to ADC sample sequence 2.</li>
<li><b>ADC_INT_SS3</b> - interrupt due to ADC sample sequence 3.</li>
<li><b>ADC_INT_DMA_SS0</b> - interrupt due to DMA on ADC sample sequence 0.</li>
<li><b>ADC_INT_DMA_SS1</b> - interrupt due to DMA on ADC sample sequence 1.</li>
<li><b>ADC_INT_DMA_SS2</b> - interrupt due to DMA on ADC sample sequence 2.</li>
<li><b>ADC_INT_DMA_SS3</b> - interrupt due to DMA on ADC sample sequence 3.</li>
<li><b>ADC_INT_DCON_SS0</b> - interrupt due to digital comparator on ADC sample sequence 0.</li>
<li><b>ADC_INT_DCON_SS1</b> - interrupt due to digital comparator on ADC sample sequence 1.</li>
<li><b>ADC_INT_DCON_SS2</b> - interrupt due to digital comparator on ADC sample sequence 2.</li>
<li><b>ADC_INT_DCON_SS3</b> - interrupt due to digital comparator on ADC sample sequence 3.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d">ADC_O_IM</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gae1acb71806ec0cec55290c938fa8cc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1acb71806ec0cec55290c938fa8cc02">&sect;&nbsp;</a></span>ADCIntEnableEx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntEnableEx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32IntFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables ADC interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32IntFlags</td><td>is the bit mask of the interrupt sources to disable.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the indicated ADC interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<p>The <em>ui32IntFlags</em> parameter is the logical OR of any of the following:</p>
<ul>
<li><b>ADC_INT_SS0</b> - interrupt due to ADC sample sequence 0.</li>
<li><b>ADC_INT_SS1</b> - interrupt due to ADC sample sequence 1.</li>
<li><b>ADC_INT_SS2</b> - interrupt due to ADC sample sequence 2.</li>
<li><b>ADC_INT_SS3</b> - interrupt due to ADC sample sequence 3.</li>
<li><b>ADC_INT_DMA_SS0</b> - interrupt due to DMA on ADC sample sequence 0.</li>
<li><b>ADC_INT_DMA_SS1</b> - interrupt due to DMA on ADC sample sequence 1.</li>
<li><b>ADC_INT_DMA_SS2</b> - interrupt due to DMA on ADC sample sequence 2.</li>
<li><b>ADC_INT_DMA_SS3</b> - interrupt due to DMA on ADC sample sequence 3.</li>
<li><b>ADC_INT_DCON_SS0</b> - interrupt due to digital comparator on ADC sample sequence 0.</li>
<li><b>ADC_INT_DCON_SS1</b> - interrupt due to digital comparator on ADC sample sequence 1.</li>
<li><b>ADC_INT_DCON_SS2</b> - interrupt due to digital comparator on ADC sample sequence 2.</li>
<li><b>ADC_INT_DCON_SS3</b> - interrupt due to digital comparator on ADC sample sequence 3.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d">ADC_O_IM</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga5b4057750e87ecd70611a0f4d1892656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b4057750e87ecd70611a0f4d1892656">&sect;&nbsp;</a></span>ADCIntStatusEx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADCIntStatusEx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bMasked</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets interrupt status for the specified ADC module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">bMasked</td><td>specifies whether masked or raw interrupt status is returned.</td></tr>
  </table>
  </dd>
</dl>
<p>If <em>bMasked</em> is set as <b>true</b>, then the masked interrupt status is returned; otherwise, the raw interrupt status is returned.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the current interrupt status for the specified ADC module. The value returned is the logical OR of the <b>ADC_INT_*</b> values that are currently active. </dd></dl>

<p>References <a class="el" href="adc_8h.html#afb0ee027fa0e24e48ddf07aa8cff32f5">ADC_INT_DCON_SS0</a>, <a class="el" href="adc_8h.html#a9f2a9a9a7073a548dc61664d2fada209">ADC_INT_DCON_SS1</a>, <a class="el" href="adc_8h.html#aa06a3c55cb09a9b78f175d080822e76f">ADC_INT_DCON_SS2</a>, <a class="el" href="adc_8h.html#a76259a590db21c8f71d1f01778fdd98a">ADC_INT_DCON_SS3</a>, <a class="el" href="hw__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c">ADC_O_ISC</a>, <a class="el" href="hw__adc_8h.html#a7a3b01c66e3514462f205e6fec9b6720">ADC_O_RIS</a>, <a class="el" href="hw__adc_8h.html#a0d295a23016df3e7dcc44d6d78e8e872">ADC_RIS_INRDC</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gacafeb1539ec33c4ae4b31f6bab21044c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacafeb1539ec33c4ae4b31f6bab21044c">&sect;&nbsp;</a></span>ADCIntClearEx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCIntClearEx </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32IntFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears the specified ADC interrupt sources.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC port. </td></tr>
    <tr><td class="paramname">ui32IntFlags</td><td>is the bit mask of the interrupt sources to disable.</td></tr>
  </table>
  </dd>
</dl>
<p>Clears the interrupt for the specified interrupt source(s).</p>
<p>The <em>ui32IntFlags</em> parameter is the logical OR of the <b>ADC_INT_*</b> values. See the <a class="el" href="group__adc__api.html#gae1acb71806ec0cec55290c938fa8cc02">ADCIntEnableEx()</a> function for the list of possible <b>ADC_INT*</b> values.</p>
<dl class="section note"><dt>Note</dt><dd>Because there is a write buffer in the Cortex-M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c">ADC_O_ISC</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga810a79075c912e3079a0eadfcffa9446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga810a79075c912e3079a0eadfcffa9446">&sect;&nbsp;</a></span>ADCReferenceSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCReferenceSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Ref</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Selects the ADC reference.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32Ref</td><td>is the reference to use.</td></tr>
  </table>
  </dd>
</dl>
<p>The ADC reference is set as specified by <em>ui32Ref</em>. It must be one of <b>ADC_REF_INT</b>, or <b>ADC_REF_EXT_3V</b> for internal or external reference If <b>ADC_REF_INT</b> is chosen, then an internal 3V reference is used and no external reference is needed. If <b>ADC_REF_EXT_3V</b> is chosen, then a 3V reference must be supplied to the AVREF pin.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#ac739cbc9dfa0629a7974d02f6565e193">ADC_CTL_VREF_M</a>, <a class="el" href="hw__adc_8h.html#a12a00955814d00b1d0a1a2dda20e80ba">ADC_O_CTL</a>, <a class="el" href="adc_8h.html#adf93b079bae9b38259d1d1c4f9d1937a">ADC_REF_EXT_3V</a>, <a class="el" href="adc_8h.html#a7199837461cfdb1518d0560c42905fdf">ADC_REF_INT</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gadfa7722bfa1c34b88125b1c4dafc2005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfa7722bfa1c34b88125b1c4dafc2005">&sect;&nbsp;</a></span>ADCReferenceGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADCReferenceGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns the current setting of the ADC reference.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module.</td></tr>
  </table>
  </dd>
</dl>
<p>Returns the value of the ADC reference setting. The returned value is one of <b>ADC_REF_INT</b>, or <b>ADC_REF_EXT_3V</b>.</p>
<dl class="section return"><dt>Returns</dt><dd>The current setting of the ADC reference. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#ac739cbc9dfa0629a7974d02f6565e193">ADC_CTL_VREF_M</a>, <a class="el" href="hw__adc_8h.html#a12a00955814d00b1d0a1a2dda20e80ba">ADC_O_CTL</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga70e282b63591b311c8a756590e71f5cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70e282b63591b311c8a756590e71f5cc">&sect;&nbsp;</a></span>ADCPhaseDelaySet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCPhaseDelaySet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Phase</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the phase delay between a trigger and the start of a sequence.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32Phase</td><td>is the phase delay, specified as one of <b>ADC_PHASE_0</b>, <b>ADC_PHASE_22_5</b>, <b>ADC_PHASE_45</b>, <b>ADC_PHASE_67_5</b>, <b>ADC_PHASE_90</b>, <b>ADC_PHASE_112_5</b>, <b>ADC_PHASE_135</b>, <b>ADC_PHASE_157_5</b>, <b>ADC_PHASE_180</b>, <b>ADC_PHASE_202_5</b>, <b>ADC_PHASE_225</b>, <b>ADC_PHASE_247_5</b>, <b>ADC_PHASE_270</b>, <b>ADC_PHASE_292_5</b>, <b>ADC_PHASE_315</b>, or <b>ADC_PHASE_337_5</b>.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the phase delay between the detection of an ADC trigger event and the start of the sample sequence. By selecting a different phase delay for a pair of ADC modules (such as <b>ADC_PHASE_0</b> and <b>ADC_PHASE_180</b>) and having each ADC module sample the same analog input, it is possible to increase the sampling rate of the analog input (with samples N, N+2, N+4, and so on, coming from the first ADC and samples N+1, N+3, N+5, and so on, coming from the second ADC). The ADC module has a single phase delay that is applied to all sample sequences within that module.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a6154c36de628e9b837cd67ab0cedae6f">ADC_O_SPC</a>, <a class="el" href="adc_8h.html#a64cac01e88e6ac0739fa0a8fc0ca3845">ADC_PHASE_0</a>, <a class="el" href="adc_8h.html#aebf668aaabc8122dfef735f5c2b04951">ADC_PHASE_112_5</a>, <a class="el" href="adc_8h.html#a632f6182b690e83e64f000cbe023044d">ADC_PHASE_135</a>, <a class="el" href="adc_8h.html#a8142155955f9a1976b9b9037aeb8a52b">ADC_PHASE_157_5</a>, <a class="el" href="adc_8h.html#adfb2b8cdd706f89bcba853eb1bc7f46a">ADC_PHASE_180</a>, <a class="el" href="adc_8h.html#aba1a4c6caaae517d9344caead42144e2">ADC_PHASE_202_5</a>, <a class="el" href="adc_8h.html#a19860c6c43d40d5997e0d6bd5722df63">ADC_PHASE_225</a>, <a class="el" href="adc_8h.html#a8ec39fae70d8e169a258e74042bab215">ADC_PHASE_22_5</a>, <a class="el" href="adc_8h.html#a4dc2d0c189767caa5825be6b26fc7133">ADC_PHASE_247_5</a>, <a class="el" href="adc_8h.html#a5fde2c4be3ffc88d9ce4c2abe8ccf576">ADC_PHASE_270</a>, <a class="el" href="adc_8h.html#a3ecd9226862738b05a991ff604dfe520">ADC_PHASE_292_5</a>, <a class="el" href="adc_8h.html#a182079f1fc32393faade4e4e5fd4764d">ADC_PHASE_315</a>, <a class="el" href="adc_8h.html#a3455c81b1edfb159e369e91c19cadb62">ADC_PHASE_337_5</a>, <a class="el" href="adc_8h.html#a1031392da359cc91c1b6d520dcf0339c">ADC_PHASE_45</a>, <a class="el" href="adc_8h.html#adba0f448a8fbe4311d8d464c57737dae">ADC_PHASE_67_5</a>, <a class="el" href="adc_8h.html#a6b1d559ce64ba85e9e3f4e9fe016439b">ADC_PHASE_90</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga09a690a1a0c4b67a2e7c7875fa0134b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09a690a1a0c4b67a2e7c7875fa0134b8">&sect;&nbsp;</a></span>ADCPhaseDelayGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADCPhaseDelayGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the phase delay between a trigger and the start of a sequence.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module.</td></tr>
  </table>
  </dd>
</dl>
<p>This function gets the current phase delay between the detection of an ADC trigger event and the start of the sample sequence.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the phase delay, specified as one of <b>ADC_PHASE_0</b>, <b>ADC_PHASE_22_5</b>, <b>ADC_PHASE_45</b>, <b>ADC_PHASE_67_5</b>, <b>ADC_PHASE_90</b>, <b>ADC_PHASE_112_5</b>, <b>ADC_PHASE_135</b>, <b>ADC_PHASE_157_5</b>, <b>ADC_PHASE_180</b>, <b>ADC_PHASE_202_5</b>, <b>ADC_PHASE_225</b>, <b>ADC_PHASE_247_5</b>, <b>ADC_PHASE_270</b>, <b>ADC_PHASE_292_5</b>, <b>ADC_PHASE_315</b>, or <b>ADC_PHASE_337_5</b>. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a6154c36de628e9b837cd67ab0cedae6f">ADC_O_SPC</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="gaf9fefd2005b4676008669198da627873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fefd2005b4676008669198da627873">&sect;&nbsp;</a></span>ADCSequenceDMAEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSequenceDMAEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables DMA for sample sequencers.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>Allows DMA requests to be generated based on the FIFO level of the sample sequencer.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb">ADC_O_ACTSS</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga24631384a7a5f00bc8640170e7ed863b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24631384a7a5f00bc8640170e7ed863b">&sect;&nbsp;</a></span>ADCSequenceDMADisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCSequenceDMADisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32SequenceNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables DMA for sample sequencers.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC module. </td></tr>
    <tr><td class="paramname">ui32SequenceNum</td><td>is the sample sequence number.</td></tr>
  </table>
  </dd>
</dl>
<p>Prevents the specified sample sequencer from generating DMA requests.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb">ADC_O_ACTSS</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga9c7ff2c4d4d112374ed39a6464451240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7ff2c4d4d112374ed39a6464451240">&sect;&nbsp;</a></span>ADCBusy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ADCBusy </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Determines whether the ADC is busy or not.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC.</td></tr>
  </table>
  </dd>
</dl>
<p>This function allows the caller to determine whether or not the ADC is currently sampling . If <b>false</b> is returned, then the ADC is not sampling data.</p>
<p>Use this function to detect that the ADC is finished sampling data before putting the device into deep sleep. Before using this function, it is highly recommended that the event trigger is changed to <b>ADC_TRIGGER_NEVER</b> on all enabled sequencers to prevent the ADC from starting after checking the busy status.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns <b>true</b> if the ADC is sampling or <b>false</b> if all samples are complete. </dd></dl>

<p>References <a class="el" href="hw__adc_8h.html#a104dd7eeed4daacccc94e6f59cb572cd">ADC_ACTSS_BUSY</a>, <a class="el" href="hw__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb">ADC_O_ACTSS</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga9615239967e64b961e1b0ded7a0ebc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9615239967e64b961e1b0ded7a0ebc6e">&sect;&nbsp;</a></span>ADCClockConfigSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ADCClockConfigSet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32ClockDiv</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the clock configuration for the ADC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC to configure, which must always be <b>ADC0_BASE</b>. </td></tr>
    <tr><td class="paramname">ui32Config</td><td>is a combination of the <b>ADC_CLOCK_SRC_</b> and <b>ADC_CLOCK_RATE_*</b> values used to configure the ADC clock input. </td></tr>
    <tr><td class="paramname">ui32ClockDiv</td><td>is the input clock divider for the clock selected by the <b>ADC_CLOCK_SRC</b> value.</td></tr>
  </table>
  </dd>
</dl>
<p>This function is used to configure the input clock to the ADC modules. The clock configuration is shared across ADC units so <em>ui32Base</em> must always be <b>ADC0_BASE</b>. The <em>ui32Config</em> value is logical OR of one of the <b>ADC_CLOCK_RATE_</b> and one of the <b>ADC_CLOCK_SRC_</b> values defined below. The <b>ADC_CLOCK_SRC_*</b> values determine the input clock for the ADC. Regardless of the source, the final frequency after dividing must be between 16 and 32 MHz.</p>
<ul>
<li><b>ADC_CLOCK_SRC_PLL</b> - The main PLL output.</li>
<li><b>ADC_CLOCK_SRC_ALTCLK</b> - The output of the ALTCLK in the system control module.</li>
<li><b>ADC_CLOCK_SRC_MOSC</b> - The external MOSC.</li>
</ul>
<p><b>ADC_CLOCK_RATE</b> values control how often samples are provided back to the application. The values are the following:</p>
<ul>
<li><b>ADC_CLOCK_RATE_FULL</b> - All samples.</li>
<li><b>ADC_CLOCK_RATE_HALF</b> - Every other sample.</li>
<li><b>ADC_CLOCK_RATE_QUARTER</b> - Every fourth sample.</li>
<li><b>ADC_CLOCK_RATE_EIGHTH</b> - Every either sample.</li>
</ul>
<p>The <em>ui32ClockDiv</em> parameter allows for dividing a higher frequency down into the valid range for the ADCs. This parameter is typically only used <b>ADC_CLOCK_SRC_PLL</b> option because it is the only clock value that can be with the in the correct range to use the divider. The actual value ranges from 1 to 64.</p>
<p><b>Example:</b> ADC Clock Configurations</p>
<pre class="fragment">//!
//! //
//! // Configure the ADC to use ALTCLK and sample at half the rate.
//! //
//! ADCClockConfigSet(ADC0_BASE, ADC_CLOCK_SRC_ALTCLK | ADC_CLOCK_RATE_HALF, 1);
//!
//! ...
//!
//! //
//! // Configure the ADC to use PLL at 480 MHz divided by 24 to get an ADC
//! // clock of 20 MHz.
//! //
//! ADCClockConfigSet(ADC0_BASE, ADC_CLOCK_SRC_PLL | ADC_CLOCK_RATE_FULL, 24);
//! </pre> <pre class="fragment">\return None.  </pre> 
<p>References <a class="el" href="hw__adc_8h.html#a6fa2279b8192a44d301634bc32fc38c1">ADC_CC_CLKDIV_M</a>, <a class="el" href="hw__adc_8h.html#a7a1f87b003c97d264cd2ccde489654dd">ADC_CC_CLKDIV_S</a>, <a class="el" href="hw__adc_8h.html#a69bf8a23e6ece5c132c9557d838fe841">ADC_CC_CS_M</a>, <a class="el" href="adc_8h.html#a22f3fab736796bf5047cb2336bf25444">ADC_CLOCK_RATE_FULL</a>, <a class="el" href="hw__adc_8h.html#ad2112d7fce1106059ffb38fc35976326">ADC_O_CC</a>, <a class="el" href="hw__adc_8h.html#ad90f9d395930ad94a0ec549d282d2ef3">ADC_O_PC</a>, <a class="el" href="hw__adc_8h.html#ab915f18994bdfc23d2bee09c2e9e1930">ADC_PC_SR_M</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a id="ga52bcf35ea820b40649c08823305917b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52bcf35ea820b40649c08823305917b6">&sect;&nbsp;</a></span>ADCClockConfigGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ADCClockConfigGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ui32Base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>pui32ClockDiv</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns the clock configuration for the ADC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ui32Base</td><td>is the base address of the ADC to configure, which must always be <b>ADC0_BASE</b>. </td></tr>
    <tr><td class="paramname">pui32ClockDiv</td><td>is a pointer to the input clock divider for the clock selected by the <b>ADC_CLOCK_SRC</b> in use by the ADCs.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns the ADC clock configuration and the clock divider for the ADCs.</p>
<p><b>Example:</b> Read the current ADC clock configuration.</p>
<pre class="fragment">//! uint32_t ui32Config, ui32ClockDiv;
//!
//! //
//! // Read the current ADC clock configuration.
//! //
//! ui32Config = ADCClockConfigGet(ADC0_BASE, &amp;ui32ClockDiv);
//! </pre> <pre class="fragment">\return The current clock configuration of the ADC defined as a combination
of one of \b ADC_CLOCK_SRC_PLL,
\b ADC_CLOCK_SRC_MOSC, or \b ADC_CLOCK_SRC_ALTCLK logical ORed with one of
\b ADC_CLOCK_RATE_FULL, \b ADC_CLOCK_RATE_HALF, \b ADC_CLOCK_RATE_QUARTER,
or \b ADC_CLOCK_RATE_EIGHTH.  See ADCClockConfigSet() for more information
on these values.  </pre> 
<p>References <a class="el" href="hw__adc_8h.html#a6fa2279b8192a44d301634bc32fc38c1">ADC_CC_CLKDIV_M</a>, <a class="el" href="hw__adc_8h.html#a7a1f87b003c97d264cd2ccde489654dd">ADC_CC_CLKDIV_S</a>, <a class="el" href="hw__adc_8h.html#ad2112d7fce1106059ffb38fc35976326">ADC_O_CC</a>, <a class="el" href="hw__adc_8h.html#ad90f9d395930ad94a0ec549d282d2ef3">ADC_O_PC</a>, <a class="el" href="hw__adc_8h.html#ab915f18994bdfc23d2bee09c2e9e1930">ADC_PC_SR_M</a>, <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, and <a class="el" href="types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
