<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p797" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_797{left:606px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.9px;}
#t2_797{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_797{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_797{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_797{left:95px;bottom:874px;letter-spacing:0.17px;}
#t6_797{left:160px;bottom:874px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t7_797{left:160px;bottom:847px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t8_797{left:160px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t9_797{left:510px;bottom:832px;letter-spacing:-0.01px;}
#ta_797{left:612px;bottom:832px;letter-spacing:-0.06px;}
#tb_797{left:662px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#tc_797{left:160px;bottom:814px;letter-spacing:-0.12px;word-spacing:0.02px;}
#td_797{left:160px;bottom:797px;letter-spacing:-0.12px;word-spacing:0.08px;}
#te_797{left:230px;bottom:798px;letter-spacing:-0.04px;}
#tf_797{left:293px;bottom:797px;}
#tg_797{left:208px;bottom:764px;letter-spacing:0.13px;}
#th_797{left:160px;bottom:743px;letter-spacing:-0.14px;word-spacing:0.05px;}
#ti_797{left:160px;bottom:727px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tj_797{left:476px;bottom:728px;letter-spacing:-0.01px;}
#tk_797{left:578px;bottom:728px;letter-spacing:-0.06px;}
#tl_797{left:628px;bottom:727px;letter-spacing:-0.2px;word-spacing:0.08px;}
#tm_797{left:160px;bottom:710px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tn_797{left:95px;bottom:650px;letter-spacing:0.14px;}
#to_797{left:160px;bottom:650px;letter-spacing:0.12px;}
#tp_797{left:160px;bottom:623px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tq_797{left:160px;bottom:606px;letter-spacing:-0.12px;word-spacing:-0.58px;}
#tr_797{left:160px;bottom:589px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#ts_797{left:160px;bottom:572px;letter-spacing:-0.18px;word-spacing:0.06px;}
#tt_797{left:184px;bottom:545px;letter-spacing:-0.25px;word-spacing:0.03px;}
#tu_797{left:160px;bottom:518px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tv_797{left:160px;bottom:498px;}
#tw_797{left:197px;bottom:498px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tx_797{left:160px;bottom:478px;}
#ty_797{left:197px;bottom:478px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tz_797{left:160px;bottom:458px;}
#t10_797{left:197px;bottom:458px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_797{left:160px;bottom:438px;}
#t12_797{left:197px;bottom:438px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t13_797{left:160px;bottom:418px;}
#t14_797{left:197px;bottom:418px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t15_797{left:160px;bottom:399px;}
#t16_797{left:197px;bottom:399px;letter-spacing:-0.12px;word-spacing:0.04px;}

.s1_797{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_797{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_797{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_797{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_797{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s6_797{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s7_797{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s8_797{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_797{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts797" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg797Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg797" style="-webkit-user-select: none;"><object width="825" height="990" data="797/797.svg" type="image/svg+xml" id="pdf797" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_797" class="t s1_797">Caches and Write Buffers </span>
<span id="t2_797" class="t s2_797">ARM DDI 0100I </span><span id="t3_797" class="t s1_797">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_797" class="t s2_797">B6-13 </span>
<span id="t5_797" class="t s3_797">B6.6 </span><span id="t6_797" class="t s3_797">CP15 registers </span>
<span id="t7_797" class="t s4_797">In ARMv6, the type of cache can be determined from the System Coprocessor register 0, and controlled </span>
<span id="t8_797" class="t s4_797">through registers 1, 7 and 9. In earlier architecture variants, it is </span><span id="t9_797" class="t s5_797">IMPLEMENTATION </span><span id="ta_797" class="t s5_797">DEFINED </span><span id="tb_797" class="t s4_797">which of these </span>
<span id="tc_797" class="t s4_797">features are present. All registers are privileged access only unless otherwise defined. Unimplemented </span>
<span id="td_797" class="t s4_797">registers are </span><span id="te_797" class="t s5_797">UNDEFINED</span><span id="tf_797" class="t s4_797">. </span>
<span id="tg_797" class="t s6_797">Note </span>
<span id="th_797" class="t s4_797">Prior to ARMv6, a System Coprocessor was not mandatory. Earlier architecture variants might have </span>
<span id="ti_797" class="t s4_797">implemented a subset of the functionality or used it in an </span><span id="tj_797" class="t s5_797">IMPLEMENTATION </span><span id="tk_797" class="t s5_797">DEFINED </span><span id="tl_797" class="t s4_797">manner. Where new </span>
<span id="tm_797" class="t s4_797">features have been added, or definitions of pre-existing features changed, this is explicitly stated. </span>
<span id="tn_797" class="t s7_797">B6.6.1 </span><span id="to_797" class="t s7_797">Register 0: cache type </span>
<span id="tp_797" class="t s4_797">The Cache size and organization is implementation specific. This read-only register describes the </span>
<span id="tq_797" class="t s4_797">organization and size of the cache. This provides information to an operating systems about how to perform </span>
<span id="tr_797" class="t s4_797">operations such as cache cleaning and lockdown. Reading CP15 register 0 with the opcode_2 field set to 1 </span>
<span id="ts_797" class="t s4_797">accesses the Cache Type register. </span>
<span id="tt_797" class="t v0_797 s8_797">MRC p15, 0, Rd, c0, c0, 1 ; returns Cache Type register </span>
<span id="tu_797" class="t s4_797">The Cache Type register supplies the following details about the cache: </span>
<span id="tv_797" class="t s4_797">• </span><span id="tw_797" class="t s4_797">whether it is a unified cache or separate caches </span>
<span id="tx_797" class="t s4_797">• </span><span id="ty_797" class="t s4_797">size, line length, and associativity </span>
<span id="tz_797" class="t s4_797">• </span><span id="t10_797" class="t s4_797">page mapping requirements (ARMv6 only) </span>
<span id="t11_797" class="t s4_797">• </span><span id="t12_797" class="t s4_797">whether it is a write-through cache or a write-back cache </span>
<span id="t13_797" class="t s4_797">• </span><span id="t14_797" class="t s4_797">how it can be cleaned efficiently (in the case of a write-back cache) </span>
<span id="t15_797" class="t s4_797">• </span><span id="t16_797" class="t s4_797">whether cache lock-down is supported. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
