// Seed: 3435799665
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_1 = -1 < id_3;
  wire id_4;
  assign module_1.type_12 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    input tri1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri1 id_9,
    input wand id_10,
    output tri id_11,
    input supply0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input uwire id_15,
    id_24,
    input tri1 id_16,
    input wire id_17,
    input wire id_18,
    input wand id_19,
    output uwire id_20,
    input wire id_21,
    input tri1 id_22
);
  if (1) assign id_11 = {-1, id_10, -1} - id_17;
  wire id_25;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_25
  );
  wire id_26;
  xor primCall (id_1, id_24, id_13, id_19, id_4, id_10, id_8, id_16, id_7, id_14, id_21);
endmodule
