Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: struc_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "struc_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "struc_top"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : struc_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/mux.vhd" in Library work.
Architecture behavioral of Entity mux6_1 is up to date.
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/decoder.vhd" in Library work.
Architecture behavioral of Entity dec1_2 is up to date.
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/strobe.vhd" in Library work.
Architecture behavioral of Entity strobe_dec is up to date.
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/up_counter_en.vhd" in Library work.
Architecture behav of Entity up_counter_en is up to date.
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/Digit.vhd" in Library work.
Architecture rtl of Entity digit is up to date.
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/FSM.vhd" in Library work.
Entity <fsm> compiled.
Entity <fsm> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/BCD.vhd" in Library work.
Architecture rtl of Entity bcdconv is up to date.
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/view.vhd" in Library work.
Architecture behavioral of Entity view is up to date.
Compiling vhdl file "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/struc_top.vhd" in Library work.
Architecture behavioral of Entity struc_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <struc_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BCDConv> in library <work> (architecture <rtl>) with generics.
	N = 5

Analyzing hierarchy for entity <view> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>) with generics.
	upTo = 4

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>) with generics.
	upTo = 10

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>) with generics.
	upTo = 12

Analyzing hierarchy for entity <Digit> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <mux6_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dec1_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <strobe_dec> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <up_counter_en> in library <work> (architecture <behav>) with generics.
	BIT_WIDTH = 4
	LIMIT_DOWN = "0000"
	LIMIT_UP = "0101"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <struc_top> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/struc_top.vhd" line 89: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <q_temp1>, <mod_temp>
Entity <struc_top> analyzed. Unit <struc_top> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing generic Entity <counter.1> in library <work> (Architecture <behavioral>).
	upTo = 4
Entity <counter.1> analyzed. Unit <counter.1> generated.

Analyzing generic Entity <counter.2> in library <work> (Architecture <behavioral>).
	upTo = 10
Entity <counter.2> analyzed. Unit <counter.2> generated.

Analyzing generic Entity <counter.3> in library <work> (Architecture <behavioral>).
	upTo = 12
Entity <counter.3> analyzed. Unit <counter.3> generated.

Analyzing generic Entity <BCDConv> in library <work> (Architecture <rtl>).
	N = 5
Entity <BCDConv> analyzed. Unit <BCDConv> generated.

Analyzing Entity <Digit> in library <work> (Architecture <rtl>).
Entity <Digit> analyzed. Unit <Digit> generated.

Analyzing Entity <view> in library <work> (Architecture <behavioral>).
WARNING:Xst:752 - "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/view.vhd" line 98: Unconnected input port 'reset_n' of component 'up_counter_en' is tied to default value.
WARNING:Xst:752 - "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/view.vhd" line 98: Unconnected input port 'en' of component 'up_counter_en' is tied to default value.
WARNING:Xst:752 - "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/view.vhd" line 98: Unconnected input port 'down_count' of component 'up_counter_en' is tied to default value.
WARNING:Xst:753 - "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/view.vhd" line 98: Unconnected output port 'step_up' of component 'up_counter_en'.
Entity <view> analyzed. Unit <view> generated.

Analyzing Entity <mux6_1> in library <work> (Architecture <behavioral>).
Entity <mux6_1> analyzed. Unit <mux6_1> generated.

Analyzing Entity <dec1_2> in library <work> (Architecture <behavioral>).
Entity <dec1_2> analyzed. Unit <dec1_2> generated.

Analyzing Entity <strobe_dec> in library <work> (Architecture <behavioral>).
Entity <strobe_dec> analyzed. Unit <strobe_dec> generated.

Analyzing generic Entity <up_counter_en> in library <work> (Architecture <behav>).
	BIT_WIDTH = 4
	LIMIT_DOWN = "0000"
	LIMIT_UP = "0101"
Entity <up_counter_en> analyzed. Unit <up_counter_en> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter_1>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/counter.vhd".
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_1> synthesized.


Synthesizing Unit <counter_2>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/counter.vhd".
    Found 4-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_2> synthesized.


Synthesizing Unit <counter_3>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/counter.vhd".
    Found 4-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_3> synthesized.


Synthesizing Unit <Digit>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/Digit.vhd".
    Found 10x3-bit ROM for signal <NextQ_int>.
    Found 4-bit register for signal <Q_int>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <Digit> synthesized.


Synthesizing Unit <mux6_1>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/mux.vhd".
Unit <mux6_1> synthesized.


Synthesizing Unit <dec1_2>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/decoder.vhd".
    Found 16x7-bit ROM for signal <segment7>.
    Summary:
	inferred   1 ROM(s).
Unit <dec1_2> synthesized.


Synthesizing Unit <strobe_dec>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/strobe.vhd".
Unit <strobe_dec> synthesized.


Synthesizing Unit <up_counter_en>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/up_counter_en.vhd".
    Register <Q> equivalent to <count> has been removed
    Register <w> equivalent to <count> has been removed
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <Q$addsub0000> created at line 43.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <up_counter_en> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/FSM.vhd".
    Found finite state machine <FSM_0> for signal <current_s>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (falling_edge)       |
    | Reset              | start_stop                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.


Synthesizing Unit <BCDConv>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/BCD.vhd".
Unit <BCDConv> synthesized.


Synthesizing Unit <view>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/view.vhd".
Unit <view> synthesized.


Synthesizing Unit <struc_top>.
    Related source file is "D:/Users/Mokykla/Desktop/SensorWorking/Sensor/Sensor/struc_top.vhd".
WARNING:Xst:737 - Found 20-bit latch for signal <q_temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <struc_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 10x3-bit ROM                                          : 5
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 21
 1-bit register                                        : 20
 4-bit register                                        : 1
# Latches                                              : 1
 20-bit latch                                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_FSM/current_s/FSM> on signal <current_s[1:2]> with johnson encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 leadingd  | 01
 reading   | 11
 trailingd | 10
-----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 6
 10x3-bit ROM                                          : 5
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 3
 3-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 20
 Flip-Flops                                            : 20
# Latches                                              : 1
 20-bit latch                                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <struc_top> ...

Optimizing unit <mux6_1> ...

Optimizing unit <strobe_dec> ...

Optimizing unit <Digit> ...

Optimizing unit <dec1_2> ...

Optimizing unit <up_counter_en> ...
  implementation constraint: INIT=r	 : count_3
  implementation constraint: INIT=r	 : count_2
  implementation constraint: INIT=r	 : count_0
  implementation constraint: INIT=r	 : count_1

Optimizing unit <BCDConv> ...

Optimizing unit <counter_1> ...
  implementation constraint: INIT=r	 : counter_1
  implementation constraint: INIT=r	 : counter_0
  implementation constraint: INIT=r	 : counter_2

Optimizing unit <counter_2> ...
  implementation constraint: INIT=r	 : counter_2
  implementation constraint: INIT=r	 : counter_1
  implementation constraint: INIT=r	 : counter_0
  implementation constraint: INIT=r	 : counter_3

Optimizing unit <counter_3> ...
  implementation constraint: INIT=r	 : counter_2
  implementation constraint: INIT=r	 : counter_1
  implementation constraint: INIT=r	 : counter_0
  implementation constraint: INIT=r	 : counter_3

Optimizing unit <view> ...

Optimizing unit <FSM> ...
  implementation constraint: INIT=r	 : current_s_FSM_FFd2
  implementation constraint: INIT=r	 : current_s_FSM_FFd1

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : struc_top.ngr
Top Level Output File Name         : struc_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 523
#      AND2                        : 145
#      AND3                        : 41
#      AND4                        : 5
#      GND                         : 2
#      INV                         : 218
#      OR2                         : 94
#      OR3                         : 1
#      OR5                         : 4
#      VCC                         : 1
#      XOR2                        : 12
# FlipFlops/Latches                : 57
#      FD                          : 4
#      FDC                         : 33
#      LD                          : 20
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.76 secs
 
--> 

Total memory usage is 261536 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

