#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri May 13 00:14:14 2022
# Process ID: 8156
# Current directory: C:/Users/user/Desktop/lab/lab5/lab5_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6688 C:\Users\user\Desktop\lab\lab5\lab5_1\lab5_1.xpr
# Log file: C:/Users/user/Desktop/lab/lab5/lab5_1/vivado.log
# Journal file: C:/Users/user/Desktop/lab/lab5/lab5_1\vivado.jou
# Running On: DESKTOP-O7R9J2H, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 8502 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 1221.418 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: adder
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.070 ; gain = 338.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1771.879 ; gain = 420.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1771.879 ; gain = 420.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1771.879 ; gain = 420.844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1771.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1811.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1900.777 ; gain = 549.742
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1900.777 ; gain = 679.359
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1957.281 ; gain = 52.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab5_1' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:156]
INFO: [Synth 8-6157] synthesizing module 'arithmeticUnit' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'arithmeticUnit' (2#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'logicUnit' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:98]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (3#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'logicUnit' (4#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:98]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:142]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (5#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:142]
INFO: [Synth 8-6155] done synthesizing module 'lab5_1' (6#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:156]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.516 ; gain = 112.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.516 ; gain = 112.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.516 ; gain = 112.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2017.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2017.516 ; gain = 112.551
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab5_1_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab5_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2458] undeclared symbol xxory_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:21]
INFO: [VRFC 10-2458] undeclared symbol xandy_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:22]
INFO: [VRFC 10-2458] undeclared symbol w_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:24]
INFO: [VRFC 10-2458] undeclared symbol c_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:25]
INFO: [VRFC 10-2458] undeclared symbol xxory_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:29]
INFO: [VRFC 10-2458] undeclared symbol xandy_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:30]
INFO: [VRFC 10-2458] undeclared symbol w_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:32]
INFO: [VRFC 10-2458] undeclared symbol c_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:33]
INFO: [VRFC 10-2458] undeclared symbol xxory_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:38]
INFO: [VRFC 10-2458] undeclared symbol xandy_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:39]
INFO: [VRFC 10-2458] undeclared symbol w_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:41]
INFO: [VRFC 10-2458] undeclared symbol c_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:42]
INFO: [VRFC 10-2458] undeclared symbol xxory_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:46]
INFO: [VRFC 10-2458] undeclared symbol xandy_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:47]
INFO: [VRFC 10-2458] undeclared symbol w_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:49]
INFO: [VRFC 10-311] analyzing module arithmeticUnit
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-311] analyzing module logicUnit
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-311] analyzing module lab5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/user/Desktop/lab/lab5/lab5_1.v:170]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/user/Desktop/lab/lab5/lab5_1.v:77]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/user/Desktop/lab/lab5/lab5_1.v:172]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2017.516 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -rtl_skip_mlo -name rtl_2
Command: synth_design -rtl -rtl_skip_mlo -name rtl_2
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab5_1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2027.086 ; gain = 9.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab5_1' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:156]
INFO: [Synth 8-6157] synthesizing module 'arithmeticUnit' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'arithmeticUnit' (2#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'logicUnit' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:98]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (3#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'logicUnit' (4#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:98]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:142]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (5#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:142]
INFO: [Synth 8-6155] done synthesizing module 'lab5_1' (6#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:156]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2065.219 ; gain = 47.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2088.121 ; gain = 70.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2088.121 ; gain = 70.605
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2215.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2231.652 ; gain = 214.137
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2231.652 ; gain = 214.137
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab5_1_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab5_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2458] undeclared symbol xxory_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:21]
INFO: [VRFC 10-2458] undeclared symbol xandy_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:22]
INFO: [VRFC 10-2458] undeclared symbol w_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:24]
INFO: [VRFC 10-2458] undeclared symbol c_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:25]
INFO: [VRFC 10-2458] undeclared symbol xxory_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:29]
INFO: [VRFC 10-2458] undeclared symbol xandy_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:30]
INFO: [VRFC 10-2458] undeclared symbol w_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:32]
INFO: [VRFC 10-2458] undeclared symbol c_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:33]
INFO: [VRFC 10-2458] undeclared symbol xxory_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:38]
INFO: [VRFC 10-2458] undeclared symbol xandy_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:39]
INFO: [VRFC 10-2458] undeclared symbol w_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:41]
INFO: [VRFC 10-2458] undeclared symbol c_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:42]
INFO: [VRFC 10-2458] undeclared symbol xxory_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:46]
INFO: [VRFC 10-2458] undeclared symbol xandy_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:47]
INFO: [VRFC 10-2458] undeclared symbol w_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:49]
INFO: [VRFC 10-311] analyzing module arithmeticUnit
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-311] analyzing module logicUnit
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-311] analyzing module lab5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/user/Desktop/lab/lab5/lab5_1.v:77]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2236.090 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab5_1_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab5_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2458] undeclared symbol xxory_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:21]
INFO: [VRFC 10-2458] undeclared symbol xandy_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:22]
INFO: [VRFC 10-2458] undeclared symbol w_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:24]
INFO: [VRFC 10-2458] undeclared symbol c_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:25]
INFO: [VRFC 10-2458] undeclared symbol xxory_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:29]
INFO: [VRFC 10-2458] undeclared symbol xandy_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:30]
INFO: [VRFC 10-2458] undeclared symbol w_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:32]
INFO: [VRFC 10-2458] undeclared symbol c_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:33]
INFO: [VRFC 10-2458] undeclared symbol xxory_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:38]
INFO: [VRFC 10-2458] undeclared symbol xandy_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:39]
INFO: [VRFC 10-2458] undeclared symbol w_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:41]
INFO: [VRFC 10-2458] undeclared symbol c_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:42]
INFO: [VRFC 10-2458] undeclared symbol xxory_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:46]
INFO: [VRFC 10-2458] undeclared symbol xandy_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:47]
INFO: [VRFC 10-2458] undeclared symbol w_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:49]
INFO: [VRFC 10-311] analyzing module arithmeticUnit
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-311] analyzing module logicUnit
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-311] analyzing module lab5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/user/Desktop/lab/lab5/lab5_1.v:77]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2269.695 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2291.176 ; gain = 21.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab5_1' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:156]
INFO: [Synth 8-6157] synthesizing module 'arithmeticUnit' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'arithmeticUnit' (2#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'logicUnit' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:98]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (3#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:83]
INFO: [Synth 8-6155] done synthesizing module 'logicUnit' (4#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:98]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [C:/Users/user/Desktop/lab/lab5/lab5_1.v:142]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (5#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:142]
INFO: [Synth 8-6155] done synthesizing module 'lab5_1' (6#1) [C:/Users/user/Desktop/lab/lab5/lab5_1.v:156]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2322.922 ; gain = 53.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.797 ; gain = 77.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.797 ; gain = 77.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2349.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2349.148 ; gain = 79.453
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'lab5_1_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab5_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2458] undeclared symbol xxory_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:21]
INFO: [VRFC 10-2458] undeclared symbol xandy_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:22]
INFO: [VRFC 10-2458] undeclared symbol w_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:24]
INFO: [VRFC 10-2458] undeclared symbol c_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:25]
INFO: [VRFC 10-2458] undeclared symbol xxory_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:29]
INFO: [VRFC 10-2458] undeclared symbol xandy_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:30]
INFO: [VRFC 10-2458] undeclared symbol w_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:32]
INFO: [VRFC 10-2458] undeclared symbol c_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:33]
INFO: [VRFC 10-2458] undeclared symbol xxory_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:38]
INFO: [VRFC 10-2458] undeclared symbol xandy_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:39]
INFO: [VRFC 10-2458] undeclared symbol w_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:41]
INFO: [VRFC 10-2458] undeclared symbol c_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:42]
INFO: [VRFC 10-2458] undeclared symbol xxory_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:46]
INFO: [VRFC 10-2458] undeclared symbol xandy_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:47]
INFO: [VRFC 10-2458] undeclared symbol w_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:49]
INFO: [VRFC 10-311] analyzing module arithmeticUnit
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-311] analyzing module logicUnit
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-311] analyzing module lab5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.arithmeticUnit
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.logicUnit
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.lab5_1
Compiling module xil_defaultlib.lab5_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab5_1_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2349.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab5_1_tb_behav -key {Behavioral:sim_1:Functional:lab5_1_tb} -tclbatch {lab5_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 fs
source lab5_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
===================
  Arithmetic Test  
===================
arithmetic_transfer_test
arithmetic_increment_test
arithmetic_add_test
arithmetic_add_increment_test
arithmetic_1s_complement_subtract_test
arithmetic_2s_complement_subtract_test
arithmetic_decrement_test
arithmetic_decrement_transfer_test
==============
  Logic Test  
==============
logic_and_test
logic_or_test
logic_xor_test
logic_not_test
lab5_1: Passed (3072 / 3072) tests.
$finish called at time : 3072 ps : File "C:/Users/user/Desktop/lab/lab5/lab5_1_tb.v" Line 33
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab5_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2349.148 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab5_1_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'lab5_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab5_1_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2458] undeclared symbol xxory_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:21]
INFO: [VRFC 10-2458] undeclared symbol xandy_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:22]
INFO: [VRFC 10-2458] undeclared symbol w_0, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:24]
INFO: [VRFC 10-2458] undeclared symbol c_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:25]
INFO: [VRFC 10-2458] undeclared symbol xxory_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:29]
INFO: [VRFC 10-2458] undeclared symbol xandy_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:30]
INFO: [VRFC 10-2458] undeclared symbol w_1, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:32]
INFO: [VRFC 10-2458] undeclared symbol c_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:33]
INFO: [VRFC 10-2458] undeclared symbol xxory_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:38]
INFO: [VRFC 10-2458] undeclared symbol xandy_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:39]
INFO: [VRFC 10-2458] undeclared symbol w_2, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:41]
INFO: [VRFC 10-2458] undeclared symbol c_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:42]
INFO: [VRFC 10-2458] undeclared symbol xxory_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:46]
INFO: [VRFC 10-2458] undeclared symbol xandy_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:47]
INFO: [VRFC 10-2458] undeclared symbol w_3, assumed default net type wire [C:/Users/user/Desktop/lab/lab5/lab5_1.v:49]
INFO: [VRFC 10-311] analyzing module arithmeticUnit
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-311] analyzing module logicUnit
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-311] analyzing module lab5_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/lab/lab5/lab5_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_1_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'lab5_1_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Desktop/lab/lab5/lab5_1/lab5_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_1_tb_behav xil_defaultlib.lab5_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.arithmeticUnit
Compiling module xil_defaultlib.mux4to1
Compiling module xil_defaultlib.logicUnit
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.lab5_1
Compiling module xil_defaultlib.lab5_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab5_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 fs
===================
  Arithmetic Test  
===================
arithmetic_transfer_test
arithmetic_increment_test
arithmetic_add_test
arithmetic_add_increment_test
arithmetic_1s_complement_subtract_test
arithmetic_2s_complement_subtract_test
arithmetic_decrement_test
arithmetic_decrement_transfer_test
==============
  Logic Test  
==============
logic_and_test
logic_or_test
logic_xor_test
logic_not_test
lab5_1: Passed (3072 / 3072) tests.
$finish called at time : 3072 ps : File "C:/Users/user/Desktop/lab/lab5/lab5_1_tb.v" Line 33
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2349.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 13 04:20:38 2022...
