{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566944480302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566944480312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 17:21:20 2019 " "Processing started: Tue Aug 27 17:21:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566944480312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944480312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944480313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566944481254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566944481255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg-prueba " "Found design unit 1: deco7seg-prueba" {  } { { "deco7seg.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/deco7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504395 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7Seg " "Found entity 1: deco7Seg" {  } { { "deco7seg.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/deco7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-prueba " "Found design unit 1: divFreq-prueba" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504409 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxreloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxreloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXreloj-prueba " "Found design unit 1: MUXreloj-prueba" {  } { { "MUXreloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504417 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXreloj " "Found entity 1: MUXreloj" {  } { { "MUXreloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-prueba " "Found design unit 1: reloj-prueba" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504426 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total.vhd 2 1 " "Found 2 design units, including 1 entities, in source file total.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total-prueba " "Found design unit 1: total-prueba" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504433 ""} { "Info" "ISGN_ENTITY_NAME" "1 total " "Found entity 1: total" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566944504433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "total " "Elaborating entity \"total\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566944504547 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 total.vhd(9) " "VHDL Signal Declaration warning at total.vhd(9): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566944504550 "|total"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 total.vhd(10) " "VHDL Signal Declaration warning at total.vhd(10): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566944504551 "|total"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 total.vhd(11) " "VHDL Signal Declaration warning at total.vhd(11): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566944504551 "|total"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 total.vhd(12) " "VHDL Signal Declaration warning at total.vhd(12): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566944504551 "|total"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 total.vhd(13) " "VHDL Signal Declaration warning at total.vhd(13): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566944504551 "|total"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 total.vhd(14) " "VHDL Signal Declaration warning at total.vhd(14): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1566944504551 "|total"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkp total.vhd(60) " "Verilog HDL or VHDL warning at total.vhd(60): object \"clkp\" assigned a value but never read" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566944504551 "|total"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seg total.vhd(61) " "Verilog HDL or VHDL warning at total.vhd(61): object \"seg\" assigned a value but never read" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566944504551 "|total"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decseg total.vhd(61) " "Verilog HDL or VHDL warning at total.vhd(61): object \"decseg\" assigned a value but never read" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566944504552 "|total"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min total.vhd(61) " "Verilog HDL or VHDL warning at total.vhd(61): object \"min\" assigned a value but never read" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566944504552 "|total"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decmin total.vhd(61) " "Verilog HDL or VHDL warning at total.vhd(61): object \"decmin\" assigned a value but never read" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566944504552 "|total"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hr total.vhd(61) " "Verilog HDL or VHDL warning at total.vhd(61): object \"hr\" assigned a value but never read" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566944504552 "|total"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dechr total.vhd(61) " "Verilog HDL or VHDL warning at total.vhd(61): object \"dechr\" assigned a value but never read" {  } { { "total.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566944504552 "|total"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFreq divFreq:div " "Elaborating entity \"divFreq\" for hierarchy \"divFreq:div\"" {  } { { "total.vhd" "div" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566944504556 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "state3 divFreq.vhd(16) " "VHDL Signal Declaration warning at divFreq.vhd(16): used explicit default value for signal \"state3\" because signal was never assigned a value" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566944504561 "|divFreq"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count divFreq.vhd(23) " "VHDL Process Statement warning at divFreq.vhd(23): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566944504561 "|divFreq"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state1 divFreq.vhd(24) " "VHDL Process Statement warning at divFreq.vhd(24): signal \"state1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566944504562 "|divFreq"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count divFreq.vhd(26) " "VHDL Process Statement warning at divFreq.vhd(26): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566944504562 "|divFreq"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state2 divFreq.vhd(27) " "VHDL Process Statement warning at divFreq.vhd(27): signal \"state2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566944504562 "|divFreq"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count divFreq.vhd(29) " "VHDL Process Statement warning at divFreq.vhd(29): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566944504562 "|divFreq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state1 divFreq.vhd(18) " "VHDL Process Statement warning at divFreq.vhd(18): inferring latch(es) for signal or variable \"state1\", which holds its previous value in one or more paths through the process" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1566944504562 "|divFreq"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state2 divFreq.vhd(18) " "VHDL Process Statement warning at divFreq.vhd(18): inferring latch(es) for signal or variable \"state2\", which holds its previous value in one or more paths through the process" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1566944504562 "|divFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2 divFreq.vhd(18) " "Inferred latch for \"state2\" at divFreq.vhd(18)" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504562 "|divFreq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1 divFreq.vhd(18) " "Inferred latch for \"state1\" at divFreq.vhd(18)" {  } { { "divFreq.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/divFreq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504563 "|divFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXreloj MUXreloj:mux " "Elaborating entity \"MUXreloj\" for hierarchy \"MUXreloj:mux\"" {  } { { "total.vhd" "mux" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566944504566 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk1 MUXreloj.vhd(17) " "VHDL Process Statement warning at MUXreloj.vhd(17): signal \"clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUXreloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566944504568 "|total|MUXreloj:mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk2 MUXreloj.vhd(19) " "VHDL Process Statement warning at MUXreloj.vhd(19): signal \"clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUXreloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566944504568 "|total|MUXreloj:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj reloj:watch " "Elaborating entity \"reloj\" for hierarchy \"reloj:watch\"" {  } { { "total.vhd" "watch" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566944504571 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_normal reloj.vhd(46) " "VHDL Process Statement warning at reloj.vhd(46): signal \"estado_normal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566944504577 "|total|reloj:watch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_normal reloj.vhd(85) " "VHDL Process Statement warning at reloj.vhd(85): signal \"estado_normal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566944504580 "|total|reloj:watch"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "selection\[2\] reloj.vhd(87) " "Can't resolve multiple constant drivers for net \"selection\[2\]\" at reloj.vhd(87)" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 87 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504590 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "reloj.vhd(34) " "Constant driver at reloj.vhd(34)" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 34 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504591 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "selection\[1\] reloj.vhd(87) " "Can't resolve multiple constant drivers for net \"selection\[1\]\" at reloj.vhd(87)" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 87 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504591 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "selection\[0\] reloj.vhd(87) " "Can't resolve multiple constant drivers for net \"selection\[0\]\" at reloj.vhd(87)" {  } { { "reloj.vhd" "" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/reloj.vhd" 87 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504591 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "reloj:watch " "Can't elaborate user hierarchy \"reloj:watch\"" {  } { { "total.vhd" "watch" { Text "C:/Users/akuma/Documents/GitHub/VLSI/p2/total.vhd" 65 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566944504593 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566944504858 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 27 17:21:44 2019 " "Processing ended: Tue Aug 27 17:21:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566944504858 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566944504858 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566944504858 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566944504858 ""}
