
F767Zxxdriver_dev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000778  080001f8  080001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000970  08000978  00001978  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000970  08000970  00001978  2**0
                  CONTENTS
  4 .ARM          00000000  08000970  08000970  00001978  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000970  08000978  00001978  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000970  08000970  00001970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000974  08000974  00001974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001978  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000978  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000978  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00001978  2**0
                  CONTENTS, READONLY
 12 .debug_info   000009fe  00000000  00000000  000019a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002bc  00000000  00000000  000023a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000b0  00000000  00000000  00002660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000079  00000000  00000000  00002710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000210e  00000000  00000000  00002789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001178  00000000  00000000  00004897  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000938e  00000000  00000000  00005a0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0000ed9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001fc  00000000  00000000  0000ede0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0000efdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	20000000 	.word	0x20000000
 8000214:	00000000 	.word	0x00000000
 8000218:	08000958 	.word	0x08000958

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000004 	.word	0x20000004
 8000234:	08000958 	.word	0x08000958

08000238 <delay>:
#include "F767Zxx_gpio_driver.h"
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
//  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

void delay() {
 8000238:	b490      	push	{r4, r7}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
	for (uint64_t i = 0; i < 500000 / 2; i++)
 800023e:	f04f 0200 	mov.w	r2, #0
 8000242:	f04f 0300 	mov.w	r3, #0
 8000246:	e9c7 2300 	strd	r2, r3, [r7]
 800024a:	e006      	b.n	800025a <delay+0x22>
 800024c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000250:	1c50      	adds	r0, r2, #1
 8000252:	f143 0100 	adc.w	r1, r3, #0
 8000256:	e9c7 0100 	strd	r0, r1, [r7]
 800025a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800025e:	4c05      	ldr	r4, [pc, #20]	@ (8000274 <delay+0x3c>)
 8000260:	42a2      	cmp	r2, r4
 8000262:	f173 0300 	sbcs.w	r3, r3, #0
 8000266:	d3f1      	bcc.n	800024c <delay+0x14>
		;
}
 8000268:	bf00      	nop
 800026a:	bf00      	nop
 800026c:	3708      	adds	r7, #8
 800026e:	46bd      	mov	sp, r7
 8000270:	bc90      	pop	{r4, r7}
 8000272:	4770      	bx	lr
 8000274:	0003d090 	.word	0x0003d090

08000278 <main>:

int main(void) {
 8000278:	b580      	push	{r7, lr}
 800027a:	b088      	sub	sp, #32
 800027c:	af00      	add	r7, sp, #0

	GPIO_PeriClockControl(GPIOB, ENABLE);
 800027e:	2101      	movs	r1, #1
 8000280:	481b      	ldr	r0, [pc, #108]	@ (80002f0 <main+0x78>)
 8000282:	f000 f863 	bl	800034c <GPIO_PeriClockControl>
	GPIO_PeriClockControl(GPIOC, ENABLE);
 8000286:	2101      	movs	r1, #1
 8000288:	481a      	ldr	r0, [pc, #104]	@ (80002f4 <main+0x7c>)
 800028a:	f000 f85f 	bl	800034c <GPIO_PeriClockControl>

	GPIO_Handle_t gpioLed;
	gpioLed.pGPIOx = GPIOB;
 800028e:	4b18      	ldr	r3, [pc, #96]	@ (80002f0 <main+0x78>)
 8000290:	613b      	str	r3, [r7, #16]
	gpioLed.GPIO_PinConfig.GPIO_Pinumber = GPIO_PIN_NO_7;
 8000292:	2307      	movs	r3, #7
 8000294:	753b      	strb	r3, [r7, #20]
	gpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000296:	2301      	movs	r3, #1
 8000298:	757b      	strb	r3, [r7, #21]
	gpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800029a:	2302      	movs	r3, #2
 800029c:	75bb      	strb	r3, [r7, #22]
	gpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800029e:	2300      	movs	r3, #0
 80002a0:	763b      	strb	r3, [r7, #24]
	gpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_NO_PUPD;
 80002a2:	2300      	movs	r3, #0
 80002a4:	75fb      	strb	r3, [r7, #23]
	GPIO_Init(&gpioLed);
 80002a6:	f107 0310 	add.w	r3, r7, #16
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 f95c 	bl	8000568 <GPIO_Init>

	GPIO_Handle_t gpioBtn;
	gpioBtn.pGPIOx = GPIOC;
 80002b0:	4b10      	ldr	r3, [pc, #64]	@ (80002f4 <main+0x7c>)
 80002b2:	607b      	str	r3, [r7, #4]
	gpioBtn.GPIO_PinConfig.GPIO_Pinumber = GPIO_PIN_NO_13;
 80002b4:	230d      	movs	r3, #13
 80002b6:	723b      	strb	r3, [r7, #8]
	gpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80002b8:	2300      	movs	r3, #0
 80002ba:	727b      	strb	r3, [r7, #9]
	gpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002bc:	2302      	movs	r3, #2
 80002be:	72bb      	strb	r3, [r7, #10]
	gpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_NO_PUPD;
 80002c0:	2300      	movs	r3, #0
 80002c2:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(&gpioBtn);
 80002c4:	1d3b      	adds	r3, r7, #4
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 f94e 	bl	8000568 <GPIO_Init>

	while (1) {
		uint8_t GPIO_STATUS = GPIO_ReadFromInputPin(GPIOC, GPIO_PIN_NO_13);
 80002cc:	210d      	movs	r1, #13
 80002ce:	4809      	ldr	r0, [pc, #36]	@ (80002f4 <main+0x7c>)
 80002d0:	f000 faf0 	bl	80008b4 <GPIO_ReadFromInputPin>
 80002d4:	4603      	mov	r3, r0
 80002d6:	77fb      	strb	r3, [r7, #31]

		if (GPIO_STATUS) {
 80002d8:	7ffb      	ldrb	r3, [r7, #31]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d005      	beq.n	80002ea <main+0x72>
//			GPIO_WriteToOutputPin(GPIOB, GPIO_PIN_NO_7, 1);
			GPIO_TogglePin(GPIOB, GPIO_PIN_NO_7);
 80002de:	2107      	movs	r1, #7
 80002e0:	4803      	ldr	r0, [pc, #12]	@ (80002f0 <main+0x78>)
 80002e2:	f000 faff 	bl	80008e4 <GPIO_TogglePin>
			delay();
 80002e6:	f7ff ffa7 	bl	8000238 <delay>
		} else {
//			GPIO_WriteToOutputPin(GPIOB, GPIO_PIN_NO_7, 0);
		}
		delay();
 80002ea:	f7ff ffa5 	bl	8000238 <delay>
	while (1) {
 80002ee:	e7ed      	b.n	80002cc <main+0x54>
 80002f0:	40020400 	.word	0x40020400
 80002f4:	40020800 	.word	0x40020800

080002f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002f8:	480d      	ldr	r0, [pc, #52]	@ (8000330 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002fa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002fc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000300:	480c      	ldr	r0, [pc, #48]	@ (8000334 <LoopForever+0x6>)
  ldr r1, =_edata
 8000302:	490d      	ldr	r1, [pc, #52]	@ (8000338 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000304:	4a0d      	ldr	r2, [pc, #52]	@ (800033c <LoopForever+0xe>)
  movs r3, #0
 8000306:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000308:	e002      	b.n	8000310 <LoopCopyDataInit>

0800030a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800030a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800030c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800030e:	3304      	adds	r3, #4

08000310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000314:	d3f9      	bcc.n	800030a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000316:	4a0a      	ldr	r2, [pc, #40]	@ (8000340 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000318:	4c0a      	ldr	r4, [pc, #40]	@ (8000344 <LoopForever+0x16>)
  movs r3, #0
 800031a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800031c:	e001      	b.n	8000322 <LoopFillZerobss>

0800031e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800031e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000320:	3204      	adds	r2, #4

08000322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000324:	d3fb      	bcc.n	800031e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000326:	f000 faf3 	bl	8000910 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800032a:	f7ff ffa5 	bl	8000278 <main>

0800032e <LoopForever>:

LoopForever:
  b LoopForever
 800032e:	e7fe      	b.n	800032e <LoopForever>
  ldr   r0, =_estack
 8000330:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000338:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800033c:	08000978 	.word	0x08000978
  ldr r2, =_sbss
 8000340:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000344:	2000001c 	.word	0x2000001c

08000348 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000348:	e7fe      	b.n	8000348 <ADC_IRQHandler>
	...

0800034c <GPIO_PeriClockControl>:
 * @return 					- None
 *
 * @NOte					- None
 *
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t ENorDI) {
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
 8000354:	460b      	mov	r3, r1
 8000356:	70fb      	strb	r3, [r7, #3]
	if (ENorDI == ENABLE) {
 8000358:	78fb      	ldrb	r3, [r7, #3]
 800035a:	2b01      	cmp	r3, #1
 800035c:	d178      	bne.n	8000450 <GPIO_PeriClockControl+0x104>
		if (pGPIOx == GPIOA) {
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	4a75      	ldr	r2, [pc, #468]	@ (8000538 <GPIO_PeriClockControl+0x1ec>)
 8000362:	4293      	cmp	r3, r2
 8000364:	d106      	bne.n	8000374 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 8000366:	4b75      	ldr	r3, [pc, #468]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800036a:	4a74      	ldr	r2, [pc, #464]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 800036c:	f043 0301 	orr.w	r3, r3, #1
 8000370:	6313      	str	r3, [r2, #48]	@ 0x30
		}
		if (pGPIOx == GPIOK) {
			GPIOK_PCLK_DI();
		}
	}
}
 8000372:	e0db      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOB) {
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	4a72      	ldr	r2, [pc, #456]	@ (8000540 <GPIO_PeriClockControl+0x1f4>)
 8000378:	4293      	cmp	r3, r2
 800037a:	d106      	bne.n	800038a <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 800037c:	4b6f      	ldr	r3, [pc, #444]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 800037e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000380:	4a6e      	ldr	r2, [pc, #440]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000382:	f043 0302 	orr.w	r3, r3, #2
 8000386:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000388:	e0d0      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOC) {
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4a6d      	ldr	r2, [pc, #436]	@ (8000544 <GPIO_PeriClockControl+0x1f8>)
 800038e:	4293      	cmp	r3, r2
 8000390:	d106      	bne.n	80003a0 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000392:	4b6a      	ldr	r3, [pc, #424]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000396:	4a69      	ldr	r2, [pc, #420]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000398:	f043 0304 	orr.w	r3, r3, #4
 800039c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800039e:	e0c5      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOD) {
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	4a69      	ldr	r2, [pc, #420]	@ (8000548 <GPIO_PeriClockControl+0x1fc>)
 80003a4:	4293      	cmp	r3, r2
 80003a6:	d106      	bne.n	80003b6 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003a8:	4b64      	ldr	r3, [pc, #400]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80003aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ac:	4a63      	ldr	r2, [pc, #396]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80003ae:	f043 0308 	orr.w	r3, r3, #8
 80003b2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003b4:	e0ba      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOE) {
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	4a64      	ldr	r2, [pc, #400]	@ (800054c <GPIO_PeriClockControl+0x200>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d106      	bne.n	80003cc <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003be:	4b5f      	ldr	r3, [pc, #380]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80003c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c2:	4a5e      	ldr	r2, [pc, #376]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80003c4:	f043 0310 	orr.w	r3, r3, #16
 80003c8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003ca:	e0af      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOF) {
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	4a60      	ldr	r2, [pc, #384]	@ (8000550 <GPIO_PeriClockControl+0x204>)
 80003d0:	4293      	cmp	r3, r2
 80003d2:	d106      	bne.n	80003e2 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003d4:	4b59      	ldr	r3, [pc, #356]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80003d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003d8:	4a58      	ldr	r2, [pc, #352]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80003da:	f043 0320 	orr.w	r3, r3, #32
 80003de:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e0:	e0a4      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOG) {
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	4a5b      	ldr	r2, [pc, #364]	@ (8000554 <GPIO_PeriClockControl+0x208>)
 80003e6:	4293      	cmp	r3, r2
 80003e8:	d106      	bne.n	80003f8 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003ea:	4b54      	ldr	r3, [pc, #336]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80003ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ee:	4a53      	ldr	r2, [pc, #332]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80003f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003f4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f6:	e099      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOH) {
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	4a57      	ldr	r2, [pc, #348]	@ (8000558 <GPIO_PeriClockControl+0x20c>)
 80003fc:	4293      	cmp	r3, r2
 80003fe:	d106      	bne.n	800040e <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000400:	4b4e      	ldr	r3, [pc, #312]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000404:	4a4d      	ldr	r2, [pc, #308]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800040a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800040c:	e08e      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOI) {
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	4a52      	ldr	r2, [pc, #328]	@ (800055c <GPIO_PeriClockControl+0x210>)
 8000412:	4293      	cmp	r3, r2
 8000414:	d106      	bne.n	8000424 <GPIO_PeriClockControl+0xd8>
			GPIOI_PCLK_EN();
 8000416:	4b49      	ldr	r3, [pc, #292]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800041a:	4a48      	ldr	r2, [pc, #288]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 800041c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000420:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000422:	e083      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOJ) {
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a4e      	ldr	r2, [pc, #312]	@ (8000560 <GPIO_PeriClockControl+0x214>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d106      	bne.n	800043a <GPIO_PeriClockControl+0xee>
			GPIOJ_PCLK_EN();
 800042c:	4b43      	ldr	r3, [pc, #268]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 800042e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000430:	4a42      	ldr	r2, [pc, #264]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000432:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000436:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000438:	e078      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		} else if (pGPIOx == GPIOK) {
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	4a49      	ldr	r2, [pc, #292]	@ (8000564 <GPIO_PeriClockControl+0x218>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d174      	bne.n	800052c <GPIO_PeriClockControl+0x1e0>
			GPIOK_PCLK_EN();
 8000442:	4b3e      	ldr	r3, [pc, #248]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000446:	4a3d      	ldr	r2, [pc, #244]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000448:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800044c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800044e:	e06d      	b.n	800052c <GPIO_PeriClockControl+0x1e0>
		if (pGPIOx == GPIOA) {
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4a39      	ldr	r2, [pc, #228]	@ (8000538 <GPIO_PeriClockControl+0x1ec>)
 8000454:	4293      	cmp	r3, r2
 8000456:	d105      	bne.n	8000464 <GPIO_PeriClockControl+0x118>
			GPIOA_PCLK_DI();
 8000458:	4b38      	ldr	r3, [pc, #224]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 800045a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800045c:	4a37      	ldr	r2, [pc, #220]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 800045e:	f023 0301 	bic.w	r3, r3, #1
 8000462:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOB) {
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	4a36      	ldr	r2, [pc, #216]	@ (8000540 <GPIO_PeriClockControl+0x1f4>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d105      	bne.n	8000478 <GPIO_PeriClockControl+0x12c>
			GPIOB_PCLK_DI();
 800046c:	4b33      	ldr	r3, [pc, #204]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 800046e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000470:	4a32      	ldr	r2, [pc, #200]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000472:	f023 0302 	bic.w	r3, r3, #2
 8000476:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOC) {
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	4a32      	ldr	r2, [pc, #200]	@ (8000544 <GPIO_PeriClockControl+0x1f8>)
 800047c:	4293      	cmp	r3, r2
 800047e:	d105      	bne.n	800048c <GPIO_PeriClockControl+0x140>
			GPIOC_PCLK_DI();
 8000480:	4b2e      	ldr	r3, [pc, #184]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000484:	4a2d      	ldr	r2, [pc, #180]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000486:	f023 0304 	bic.w	r3, r3, #4
 800048a:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOD) {
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	4a2e      	ldr	r2, [pc, #184]	@ (8000548 <GPIO_PeriClockControl+0x1fc>)
 8000490:	4293      	cmp	r3, r2
 8000492:	d105      	bne.n	80004a0 <GPIO_PeriClockControl+0x154>
			GPIOD_PCLK_DI();
 8000494:	4b29      	ldr	r3, [pc, #164]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000498:	4a28      	ldr	r2, [pc, #160]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 800049a:	f023 0308 	bic.w	r3, r3, #8
 800049e:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOE) {
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	4a2a      	ldr	r2, [pc, #168]	@ (800054c <GPIO_PeriClockControl+0x200>)
 80004a4:	4293      	cmp	r3, r2
 80004a6:	d105      	bne.n	80004b4 <GPIO_PeriClockControl+0x168>
			GPIOE_PCLK_DI();
 80004a8:	4b24      	ldr	r3, [pc, #144]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ac:	4a23      	ldr	r2, [pc, #140]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004ae:	f023 0310 	bic.w	r3, r3, #16
 80004b2:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOF) {
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	4a26      	ldr	r2, [pc, #152]	@ (8000550 <GPIO_PeriClockControl+0x204>)
 80004b8:	4293      	cmp	r3, r2
 80004ba:	d105      	bne.n	80004c8 <GPIO_PeriClockControl+0x17c>
			GPIOF_PCLK_DI();
 80004bc:	4b1f      	ldr	r3, [pc, #124]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c0:	4a1e      	ldr	r2, [pc, #120]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004c2:	f023 0320 	bic.w	r3, r3, #32
 80004c6:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOG) {
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	4a22      	ldr	r2, [pc, #136]	@ (8000554 <GPIO_PeriClockControl+0x208>)
 80004cc:	4293      	cmp	r3, r2
 80004ce:	d105      	bne.n	80004dc <GPIO_PeriClockControl+0x190>
			GPIOG_PCLK_DI();
 80004d0:	4b1a      	ldr	r3, [pc, #104]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004d4:	4a19      	ldr	r2, [pc, #100]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004da:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOH) {
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	4a1e      	ldr	r2, [pc, #120]	@ (8000558 <GPIO_PeriClockControl+0x20c>)
 80004e0:	4293      	cmp	r3, r2
 80004e2:	d105      	bne.n	80004f0 <GPIO_PeriClockControl+0x1a4>
			GPIOH_PCLK_DI();
 80004e4:	4b15      	ldr	r3, [pc, #84]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004e8:	4a14      	ldr	r2, [pc, #80]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004ee:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOI) {
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	4a1a      	ldr	r2, [pc, #104]	@ (800055c <GPIO_PeriClockControl+0x210>)
 80004f4:	4293      	cmp	r3, r2
 80004f6:	d105      	bne.n	8000504 <GPIO_PeriClockControl+0x1b8>
			GPIOI_PCLK_DI();
 80004f8:	4b10      	ldr	r3, [pc, #64]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004fc:	4a0f      	ldr	r2, [pc, #60]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 80004fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000502:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOJ) {
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4a16      	ldr	r2, [pc, #88]	@ (8000560 <GPIO_PeriClockControl+0x214>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d105      	bne.n	8000518 <GPIO_PeriClockControl+0x1cc>
			GPIOJ_PCLK_DI();
 800050c:	4b0b      	ldr	r3, [pc, #44]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 800050e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000510:	4a0a      	ldr	r2, [pc, #40]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000512:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000516:	6313      	str	r3, [r2, #48]	@ 0x30
		if (pGPIOx == GPIOK) {
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	4a12      	ldr	r2, [pc, #72]	@ (8000564 <GPIO_PeriClockControl+0x218>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d105      	bne.n	800052c <GPIO_PeriClockControl+0x1e0>
			GPIOK_PCLK_DI();
 8000520:	4b06      	ldr	r3, [pc, #24]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000524:	4a05      	ldr	r2, [pc, #20]	@ (800053c <GPIO_PeriClockControl+0x1f0>)
 8000526:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800052a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr
 8000538:	40020000 	.word	0x40020000
 800053c:	40023800 	.word	0x40023800
 8000540:	40020400 	.word	0x40020400
 8000544:	40020800 	.word	0x40020800
 8000548:	40020c00 	.word	0x40020c00
 800054c:	40021000 	.word	0x40021000
 8000550:	40021400 	.word	0x40021400
 8000554:	40021800 	.word	0x40021800
 8000558:	40021c00 	.word	0x40021c00
 800055c:	40022000 	.word	0x40022000
 8000560:	40022400 	.word	0x40022400
 8000564:	40022800 	.word	0x40022800

08000568 <GPIO_Init>:
 *
 * @NOte					-
 *
 */

void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 8000568:	b480      	push	{r7}
 800056a:	b087      	sub	sp, #28
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; // temporary register
 8000570:	2300      	movs	r3, #0
 8000572:	617b      	str	r3, [r7, #20]

	//1. CONFIGURE MODE OF GPIO PIN

	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG) {
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	795b      	ldrb	r3, [r3, #5]
 8000578:	2b03      	cmp	r3, #3
 800057a:	d820      	bhi.n	80005be <GPIO_Init+0x56>
		//Means the mode is non-interrupt mode
		//Mode will be actual pin-mode positioned at the location with two bit
		//we can left shift the temporary register by the mode by the pos = pinNumber x 2
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	795b      	ldrb	r3, [r3, #5]
 8000580:	461a      	mov	r2, r3
				<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	791b      	ldrb	r3, [r3, #4]
 8000586:	005b      	lsls	r3, r3, #1
 8000588:	fa02 f303 	lsl.w	r3, r2, r3
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode
 800058c:	617b      	str	r3, [r7, #20]
		//clearing reg
		pGPIOHandle->pGPIOx->MODER &= ~(0b11
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	681a      	ldr	r2, [r3, #0]
				<< 2 * pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	791b      	ldrb	r3, [r3, #4]
 8000598:	005b      	lsls	r3, r3, #1
 800059a:	2103      	movs	r1, #3
 800059c:	fa01 f303 	lsl.w	r3, r1, r3
		pGPIOHandle->pGPIOx->MODER &= ~(0b11
 80005a0:	43db      	mvns	r3, r3
 80005a2:	4619      	mov	r1, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	400a      	ands	r2, r1
 80005aa:	601a      	str	r2, [r3, #0]
		//writing reg
		pGPIOHandle->pGPIOx->MODER |= temp;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	6819      	ldr	r1, [r3, #0]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	697a      	ldr	r2, [r7, #20]
 80005b8:	430a      	orrs	r2, r1
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	e0d1      	b.n	8000762 <GPIO_Init+0x1fa>
	} else {

		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT) { //Mode is interrupt for falling edge
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	795b      	ldrb	r3, [r3, #5]
 80005c2:	2b04      	cmp	r3, #4
 80005c4:	d816      	bhi.n	80005f4 <GPIO_Init+0x8c>
			// 1. Configure the FTSR (Falling edge trigger selection register)
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 80005c6:	4b4d      	ldr	r3, [pc, #308]	@ (80006fc <GPIO_Init+0x194>)
 80005c8:	68db      	ldr	r3, [r3, #12]
 80005ca:	687a      	ldr	r2, [r7, #4]
 80005cc:	7912      	ldrb	r2, [r2, #4]
 80005ce:	4611      	mov	r1, r2
 80005d0:	2201      	movs	r2, #1
 80005d2:	408a      	lsls	r2, r1
 80005d4:	4611      	mov	r1, r2
 80005d6:	4a49      	ldr	r2, [pc, #292]	@ (80006fc <GPIO_Init+0x194>)
 80005d8:	430b      	orrs	r3, r1
 80005da:	60d3      	str	r3, [r2, #12]
			//If we only want Falling edge trigger, then we will have to make sure that the RTSR for rising edge is disabled
			// it may be on because of previous configuration or for something else reason, so we will have to Clear it
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 80005dc:	4b47      	ldr	r3, [pc, #284]	@ (80006fc <GPIO_Init+0x194>)
 80005de:	689b      	ldr	r3, [r3, #8]
 80005e0:	687a      	ldr	r2, [r7, #4]
 80005e2:	7912      	ldrb	r2, [r2, #4]
 80005e4:	4611      	mov	r1, r2
 80005e6:	2201      	movs	r2, #1
 80005e8:	408a      	lsls	r2, r1
 80005ea:	43d2      	mvns	r2, r2
 80005ec:	4611      	mov	r1, r2
 80005ee:	4a43      	ldr	r2, [pc, #268]	@ (80006fc <GPIO_Init+0x194>)
 80005f0:	400b      	ands	r3, r1
 80005f2:	6093      	str	r3, [r2, #8]
		}
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT) { //Mode is interrupt for rising edge
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	795b      	ldrb	r3, [r3, #5]
 80005f8:	2b05      	cmp	r3, #5
 80005fa:	d816      	bhi.n	800062a <GPIO_Init+0xc2>
			// 1. Configure the RTSR (Rising edge trigger selection register)
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 80005fc:	4b3f      	ldr	r3, [pc, #252]	@ (80006fc <GPIO_Init+0x194>)
 80005fe:	689b      	ldr	r3, [r3, #8]
 8000600:	687a      	ldr	r2, [r7, #4]
 8000602:	7912      	ldrb	r2, [r2, #4]
 8000604:	4611      	mov	r1, r2
 8000606:	2201      	movs	r2, #1
 8000608:	408a      	lsls	r2, r1
 800060a:	4611      	mov	r1, r2
 800060c:	4a3b      	ldr	r2, [pc, #236]	@ (80006fc <GPIO_Init+0x194>)
 800060e:	430b      	orrs	r3, r1
 8000610:	6093      	str	r3, [r2, #8]
			//clear the corresponding FTSR
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 8000612:	4b3a      	ldr	r3, [pc, #232]	@ (80006fc <GPIO_Init+0x194>)
 8000614:	68db      	ldr	r3, [r3, #12]
 8000616:	687a      	ldr	r2, [r7, #4]
 8000618:	7912      	ldrb	r2, [r2, #4]
 800061a:	4611      	mov	r1, r2
 800061c:	2201      	movs	r2, #1
 800061e:	408a      	lsls	r2, r1
 8000620:	43d2      	mvns	r2, r2
 8000622:	4611      	mov	r1, r2
 8000624:	4a35      	ldr	r2, [pc, #212]	@ (80006fc <GPIO_Init+0x194>)
 8000626:	400b      	ands	r3, r1
 8000628:	60d3      	str	r3, [r2, #12]
		}
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT) { //Mode is interrupt for falling edge
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	795b      	ldrb	r3, [r3, #5]
 800062e:	2b06      	cmp	r3, #6
 8000630:	d815      	bhi.n	800065e <GPIO_Init+0xf6>
			// 1. Configure both FTSR (Falling edge trigger selection register) and RTSR (Rising edge trigger selection register)
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 8000632:	4b32      	ldr	r3, [pc, #200]	@ (80006fc <GPIO_Init+0x194>)
 8000634:	689b      	ldr	r3, [r3, #8]
 8000636:	687a      	ldr	r2, [r7, #4]
 8000638:	7912      	ldrb	r2, [r2, #4]
 800063a:	4611      	mov	r1, r2
 800063c:	2201      	movs	r2, #1
 800063e:	408a      	lsls	r2, r1
 8000640:	4611      	mov	r1, r2
 8000642:	4a2e      	ldr	r2, [pc, #184]	@ (80006fc <GPIO_Init+0x194>)
 8000644:	430b      	orrs	r3, r1
 8000646:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 8000648:	4b2c      	ldr	r3, [pc, #176]	@ (80006fc <GPIO_Init+0x194>)
 800064a:	68db      	ldr	r3, [r3, #12]
 800064c:	687a      	ldr	r2, [r7, #4]
 800064e:	7912      	ldrb	r2, [r2, #4]
 8000650:	4611      	mov	r1, r2
 8000652:	2201      	movs	r2, #1
 8000654:	408a      	lsls	r2, r1
 8000656:	4611      	mov	r1, r2
 8000658:	4a28      	ldr	r2, [pc, #160]	@ (80006fc <GPIO_Init+0x194>)
 800065a:	430b      	orrs	r3, r1
 800065c:	60d3      	str	r3, [r2, #12]
		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber / 4;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	791b      	ldrb	r3, [r3, #4]
 8000662:	089b      	lsrs	r3, r3, #2
 8000664:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber % 4;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	791b      	ldrb	r3, [r3, #4]
 800066a:	f003 0303 	and.w	r3, r3, #3
 800066e:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a22      	ldr	r2, [pc, #136]	@ (8000700 <GPIO_Init+0x198>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d056      	beq.n	8000728 <GPIO_Init+0x1c0>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a21      	ldr	r2, [pc, #132]	@ (8000704 <GPIO_Init+0x19c>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d039      	beq.n	80006f8 <GPIO_Init+0x190>
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a1f      	ldr	r2, [pc, #124]	@ (8000708 <GPIO_Init+0x1a0>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d032      	beq.n	80006f4 <GPIO_Init+0x18c>
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4a1e      	ldr	r2, [pc, #120]	@ (800070c <GPIO_Init+0x1a4>)
 8000694:	4293      	cmp	r3, r2
 8000696:	d02b      	beq.n	80006f0 <GPIO_Init+0x188>
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a1c      	ldr	r2, [pc, #112]	@ (8000710 <GPIO_Init+0x1a8>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d024      	beq.n	80006ec <GPIO_Init+0x184>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4a1b      	ldr	r2, [pc, #108]	@ (8000714 <GPIO_Init+0x1ac>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d01d      	beq.n	80006e8 <GPIO_Init+0x180>
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a19      	ldr	r2, [pc, #100]	@ (8000718 <GPIO_Init+0x1b0>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d016      	beq.n	80006e4 <GPIO_Init+0x17c>
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a18      	ldr	r2, [pc, #96]	@ (800071c <GPIO_Init+0x1b4>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d00f      	beq.n	80006e0 <GPIO_Init+0x178>
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a16      	ldr	r2, [pc, #88]	@ (8000720 <GPIO_Init+0x1b8>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d008      	beq.n	80006dc <GPIO_Init+0x174>
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4a15      	ldr	r2, [pc, #84]	@ (8000724 <GPIO_Init+0x1bc>)
 80006d0:	4293      	cmp	r3, r2
 80006d2:	d101      	bne.n	80006d8 <GPIO_Init+0x170>
 80006d4:	2309      	movs	r3, #9
 80006d6:	e028      	b.n	800072a <GPIO_Init+0x1c2>
 80006d8:	2300      	movs	r3, #0
 80006da:	e026      	b.n	800072a <GPIO_Init+0x1c2>
 80006dc:	2308      	movs	r3, #8
 80006de:	e024      	b.n	800072a <GPIO_Init+0x1c2>
 80006e0:	2307      	movs	r3, #7
 80006e2:	e022      	b.n	800072a <GPIO_Init+0x1c2>
 80006e4:	2306      	movs	r3, #6
 80006e6:	e020      	b.n	800072a <GPIO_Init+0x1c2>
 80006e8:	2305      	movs	r3, #5
 80006ea:	e01e      	b.n	800072a <GPIO_Init+0x1c2>
 80006ec:	2304      	movs	r3, #4
 80006ee:	e01c      	b.n	800072a <GPIO_Init+0x1c2>
 80006f0:	2303      	movs	r3, #3
 80006f2:	e01a      	b.n	800072a <GPIO_Init+0x1c2>
 80006f4:	2302      	movs	r3, #2
 80006f6:	e018      	b.n	800072a <GPIO_Init+0x1c2>
 80006f8:	2301      	movs	r3, #1
 80006fa:	e016      	b.n	800072a <GPIO_Init+0x1c2>
 80006fc:	40013c00 	.word	0x40013c00
 8000700:	40020000 	.word	0x40020000
 8000704:	40020400 	.word	0x40020400
 8000708:	40020800 	.word	0x40020800
 800070c:	40020c00 	.word	0x40020c00
 8000710:	40021000 	.word	0x40021000
 8000714:	40021400 	.word	0x40021400
 8000718:	40021800 	.word	0x40021800
 800071c:	40021c00 	.word	0x40021c00
 8000720:	40022000 	.word	0x40022000
 8000724:	40022400 	.word	0x40022400
 8000728:	2300      	movs	r3, #0
 800072a:	747b      	strb	r3, [r7, #17]

		SYSCFG_PCLK_EN();
 800072c:	4b5e      	ldr	r3, [pc, #376]	@ (80008a8 <GPIO_Init+0x340>)
 800072e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000730:	4a5d      	ldr	r2, [pc, #372]	@ (80008a8 <GPIO_Init+0x340>)
 8000732:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000736:	6453      	str	r3, [r2, #68]	@ 0x44

		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 8000738:	7c7a      	ldrb	r2, [r7, #17]
 800073a:	7cbb      	ldrb	r3, [r7, #18]
 800073c:	009b      	lsls	r3, r3, #2
 800073e:	fa02 f103 	lsl.w	r1, r2, r3
 8000742:	4a5a      	ldr	r2, [pc, #360]	@ (80008ac <GPIO_Init+0x344>)
 8000744:	7cfb      	ldrb	r3, [r7, #19]
 8000746:	3302      	adds	r3, #2
 8000748:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the exti interrupt delivery using IMR (Interrupt Mask Register)
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 800074c:	4b58      	ldr	r3, [pc, #352]	@ (80008b0 <GPIO_Init+0x348>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	687a      	ldr	r2, [r7, #4]
 8000752:	7912      	ldrb	r2, [r2, #4]
 8000754:	4611      	mov	r1, r2
 8000756:	2201      	movs	r2, #1
 8000758:	408a      	lsls	r2, r1
 800075a:	4611      	mov	r1, r2
 800075c:	4a54      	ldr	r2, [pc, #336]	@ (80008b0 <GPIO_Init+0x348>)
 800075e:	430b      	orrs	r3, r1
 8000760:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 8000762:	2300      	movs	r3, #0
 8000764:	617b      	str	r3, [r7, #20]
	//2. CONFIGURE THE SPEED
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	799b      	ldrb	r3, [r3, #6]
 800076a:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	791b      	ldrb	r3, [r3, #4]
 8000770:	005b      	lsls	r3, r3, #1
 8000772:	fa02 f303 	lsl.w	r3, r2, r3
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed
 8000776:	617b      	str	r3, [r7, #20]
	//clearing reg
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0b11
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	689a      	ldr	r2, [r3, #8]
			<< 2 * pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	791b      	ldrb	r3, [r3, #4]
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	2103      	movs	r1, #3
 8000786:	fa01 f303 	lsl.w	r3, r1, r3
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0b11
 800078a:	43db      	mvns	r3, r3
 800078c:	4619      	mov	r1, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	400a      	ands	r2, r1
 8000794:	609a      	str	r2, [r3, #8]
	//setting reg
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	6899      	ldr	r1, [r3, #8]
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	697a      	ldr	r2, [r7, #20]
 80007a2:	430a      	orrs	r2, r1
 80007a4:	609a      	str	r2, [r3, #8]

	temp = 0;
 80007a6:	2300      	movs	r3, #0
 80007a8:	617b      	str	r3, [r7, #20]
	//3. CONFIGURE THE PUPD REGISTERS
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	79db      	ldrb	r3, [r3, #7]
 80007ae:	461a      	mov	r2, r3
			<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	791b      	ldrb	r3, [r3, #4]
 80007b4:	005b      	lsls	r3, r3, #1
 80007b6:	fa02 f303 	lsl.w	r3, r2, r3
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl
 80007ba:	617b      	str	r3, [r7, #20]
	//clearing reg
	pGPIOHandle->pGPIOx->PUPDR &= ~(0b11
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	68da      	ldr	r2, [r3, #12]
			<< 2 * pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	791b      	ldrb	r3, [r3, #4]
 80007c6:	005b      	lsls	r3, r3, #1
 80007c8:	2103      	movs	r1, #3
 80007ca:	fa01 f303 	lsl.w	r3, r1, r3
	pGPIOHandle->pGPIOx->PUPDR &= ~(0b11
 80007ce:	43db      	mvns	r3, r3
 80007d0:	4619      	mov	r1, r3
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	400a      	ands	r2, r1
 80007d8:	60da      	str	r2, [r3, #12]
	//setting reg
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	68d9      	ldr	r1, [r3, #12]
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	697a      	ldr	r2, [r7, #20]
 80007e6:	430a      	orrs	r2, r1
 80007e8:	60da      	str	r2, [r3, #12]

	temp = 0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]
	//4. CONFIGURE THE OUTPUT TYPE
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	7a1b      	ldrb	r3, [r3, #8]
 80007f2:	461a      	mov	r2, r3
			<< pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	791b      	ldrb	r3, [r3, #4]
 80007f8:	fa02 f303 	lsl.w	r3, r2, r3
	temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType
 80007fc:	617b      	str	r3, [r7, #20]
	//clearing reg
	pGPIOHandle->pGPIOx->OTYPER &= ~(0b1
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	685a      	ldr	r2, [r3, #4]
			<< pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	791b      	ldrb	r3, [r3, #4]
 8000808:	4619      	mov	r1, r3
 800080a:	2301      	movs	r3, #1
 800080c:	408b      	lsls	r3, r1
	pGPIOHandle->pGPIOx->OTYPER &= ~(0b1
 800080e:	43db      	mvns	r3, r3
 8000810:	4619      	mov	r1, r3
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	400a      	ands	r2, r1
 8000818:	605a      	str	r2, [r3, #4]
	//setting reg
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	6859      	ldr	r1, [r3, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	697a      	ldr	r2, [r7, #20]
 8000826:	430a      	orrs	r2, r1
 8000828:	605a      	str	r2, [r3, #4]

	temp = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
	//5. CONFIGURE THE ALTERNATE FUNCTIONALITY
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ALTFN) { //If the mode is alternate function, then only configure the alternate function
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	795b      	ldrb	r3, [r3, #5]
 8000832:	2b02      	cmp	r3, #2
 8000834:	d832      	bhi.n	800089c <GPIO_Init+0x334>

		uint8_t AFR_REG, POS;
		AFR_REG = pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber / 8;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	791b      	ldrb	r3, [r3, #4]
 800083a:	08db      	lsrs	r3, r3, #3
 800083c:	743b      	strb	r3, [r7, #16]
		POS = pGPIOHandle->GPIO_PinConfig.GPIO_Pinumber % 8;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	791b      	ldrb	r3, [r3, #4]
 8000842:	f003 0307 	and.w	r3, r3, #7
 8000846:	73fb      	strb	r3, [r7, #15]
		temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * POS);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	7a5b      	ldrb	r3, [r3, #9]
 800084c:	461a      	mov	r2, r3
 800084e:	7bfb      	ldrb	r3, [r7, #15]
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	fa02 f303 	lsl.w	r3, r2, r3
 8000856:	617b      	str	r3, [r7, #20]

		//clearing reg
		pGPIOHandle->pGPIOx->AFR[AFR_REG] &= ~(0b1111 << 4 * POS);
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	7c3a      	ldrb	r2, [r7, #16]
 800085e:	3208      	adds	r2, #8
 8000860:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000864:	7bfb      	ldrb	r3, [r7, #15]
 8000866:	009b      	lsls	r3, r3, #2
 8000868:	220f      	movs	r2, #15
 800086a:	fa02 f303 	lsl.w	r3, r2, r3
 800086e:	43db      	mvns	r3, r3
 8000870:	4618      	mov	r0, r3
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	7c3a      	ldrb	r2, [r7, #16]
 8000878:	4001      	ands	r1, r0
 800087a:	3208      	adds	r2, #8
 800087c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		//setting reg
		pGPIOHandle->pGPIOx->AFR[AFR_REG] |= temp;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	7c3a      	ldrb	r2, [r7, #16]
 8000886:	3208      	adds	r2, #8
 8000888:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	7c3a      	ldrb	r2, [r7, #16]
 8000892:	6979      	ldr	r1, [r7, #20]
 8000894:	4301      	orrs	r1, r0
 8000896:	3208      	adds	r2, #8
 8000898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}

}
 800089c:	bf00      	nop
 800089e:	371c      	adds	r7, #28
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr
 80008a8:	40023800 	.word	0x40023800
 80008ac:	40013800 	.word	0x40013800
 80008b0:	40013c00 	.word	0x40013c00

080008b4 <GPIO_ReadFromInputPin>:
 * @return 					- 0 or 1
 *
 * @NOte					-
 *
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t pinNumber) {
 80008b4:	b480      	push	{r7}
 80008b6:	b085      	sub	sp, #20
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	460b      	mov	r3, r1
 80008be:	70fb      	strb	r3, [r7, #3]
	uint8_t value = 0;
 80008c0:	2300      	movs	r3, #0
 80008c2:	73fb      	strb	r3, [r7, #15]
	value = (uint8_t) ((pGPIOx->IDR >> pinNumber) & 0x00000001);
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	691a      	ldr	r2, [r3, #16]
 80008c8:	78fb      	ldrb	r3, [r7, #3]
 80008ca:	fa22 f303 	lsr.w	r3, r2, r3
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	f003 0301 	and.w	r3, r3, #1
 80008d4:	73fb      	strb	r3, [r7, #15]
	return value;
 80008d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80008d8:	4618      	mov	r0, r3
 80008da:	3714      	adds	r7, #20
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <GPIO_TogglePin>:
 * @return 					-
 *
 * @NOte					-
 *
 */
void GPIO_TogglePin(GPIO_RegDef_t *pGPIOx, uint8_t pinNumber) {
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	460b      	mov	r3, r1
 80008ee:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= (1 << pinNumber);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	695b      	ldr	r3, [r3, #20]
 80008f4:	78fa      	ldrb	r2, [r7, #3]
 80008f6:	2101      	movs	r1, #1
 80008f8:	fa01 f202 	lsl.w	r2, r1, r2
 80008fc:	405a      	eors	r2, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	615a      	str	r2, [r3, #20]
}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
	...

08000910 <__libc_init_array>:
 8000910:	b570      	push	{r4, r5, r6, lr}
 8000912:	4d0d      	ldr	r5, [pc, #52]	@ (8000948 <__libc_init_array+0x38>)
 8000914:	4c0d      	ldr	r4, [pc, #52]	@ (800094c <__libc_init_array+0x3c>)
 8000916:	1b64      	subs	r4, r4, r5
 8000918:	10a4      	asrs	r4, r4, #2
 800091a:	2600      	movs	r6, #0
 800091c:	42a6      	cmp	r6, r4
 800091e:	d109      	bne.n	8000934 <__libc_init_array+0x24>
 8000920:	4d0b      	ldr	r5, [pc, #44]	@ (8000950 <__libc_init_array+0x40>)
 8000922:	4c0c      	ldr	r4, [pc, #48]	@ (8000954 <__libc_init_array+0x44>)
 8000924:	f000 f818 	bl	8000958 <_init>
 8000928:	1b64      	subs	r4, r4, r5
 800092a:	10a4      	asrs	r4, r4, #2
 800092c:	2600      	movs	r6, #0
 800092e:	42a6      	cmp	r6, r4
 8000930:	d105      	bne.n	800093e <__libc_init_array+0x2e>
 8000932:	bd70      	pop	{r4, r5, r6, pc}
 8000934:	f855 3b04 	ldr.w	r3, [r5], #4
 8000938:	4798      	blx	r3
 800093a:	3601      	adds	r6, #1
 800093c:	e7ee      	b.n	800091c <__libc_init_array+0xc>
 800093e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000942:	4798      	blx	r3
 8000944:	3601      	adds	r6, #1
 8000946:	e7f2      	b.n	800092e <__libc_init_array+0x1e>
 8000948:	08000970 	.word	0x08000970
 800094c:	08000970 	.word	0x08000970
 8000950:	08000970 	.word	0x08000970
 8000954:	08000974 	.word	0x08000974

08000958 <_init>:
 8000958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800095a:	bf00      	nop
 800095c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800095e:	bc08      	pop	{r3}
 8000960:	469e      	mov	lr, r3
 8000962:	4770      	bx	lr

08000964 <_fini>:
 8000964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000966:	bf00      	nop
 8000968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800096a:	bc08      	pop	{r3}
 800096c:	469e      	mov	lr, r3
 800096e:	4770      	bx	lr
