.. 
   Input file: fe/ips/XIP/README.md

Register map
^^^^^^^^^^^^


Overview
""""""""


Refer to :ref:`GAP9 address map<REF_MEMORY_MAP_DETAIL>` for the base address to be used.

.. table:: 
    :align: center
    :widths: 40 12 12 90

    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |                         Name                         |Offset|Width|                        Description                        |
    +======================================================+======+=====+===========================================================+
    |:ref:`CFG_XIP<xip__CFG_XIP>`                          |     0|   32|Main config register for XIP (TLB mode)                    |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_SOFT_RESET<xip__CFG_SOFT_RESET>`            |     4|   32|Flush register for pages                                   |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLUSTER_ERR_PAGE<xip__CLUSTER_ERR_PAGE>`        |     8|   32|Page address for first detected cluster error              |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`ERR_PAGE<xip__ERR_PAGE>`                        |    12|   32|Page address for first detected FC instruction error       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_VIRT_ADDR0<xip__CFG_VIRT_ADDR0>`            |    16|   32|Base virtual address for memory interface 0                |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_VIRT_ADDR1<xip__CFG_VIRT_ADDR1>`            |    20|   32|Base virtual address for memory interface 1                |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_VIRT_ADDR2<xip__CFG_VIRT_ADDR2>`            |    24|   32|Base virtual address for MRAM                              |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_EXT_ADDR0<xip__CFG_EXT_ADDR0>`              |    28|   32|Base external address for memory interface 0               |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_EXT_ADDR1<xip__CFG_EXT_ADDR1>`              |    32|   32|Base external address for memory interface 1               |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_EXT_ADDR2<xip__CFG_EXT_ADDR2>`              |    36|   32|Base external address for MRAM                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_MNT_SIZE0<xip__CFG_MNT_SIZE0>`              |    40|   32|Virtual memory size for memory interface 0 (pages)         |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_MNT_SIZE1<xip__CFG_MNT_SIZE1>`              |    44|   32|Virtual memory size for memory interface 1 (pages)         |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_MNT_SIZE2<xip__CFG_MNT_SIZE2>`              |    48|   32|Virtual memory size for MRAM (pages)                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE_SIZE0<xip__CFG_PAGE_SIZE0>`            |    52|   32|Page size for memory interface 0 (512B--64KB, power of two)|
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE_SIZE1<xip__CFG_PAGE_SIZE1>`            |    56|   32|Page size for memory interface 1 (512B--64KB, power of two)|
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE_SIZE2<xip__CFG_PAGE_SIZE2>`            |    60|   32|Page size for MRAM (512B--64KB, power of two)              |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE0<xip__CFG_PAGE0>`                      |    64|   32|Page 0 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE1<xip__CFG_PAGE1>`                      |    68|   32|Page 1 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE2<xip__CFG_PAGE2>`                      |    72|   32|Page 2 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE3<xip__CFG_PAGE3>`                      |    76|   32|Page 3 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE4<xip__CFG_PAGE4>`                      |    80|   32|Page 4 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE5<xip__CFG_PAGE5>`                      |    84|   32|Page 5 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE6<xip__CFG_PAGE6>`                      |    88|   32|Page 6 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE7<xip__CFG_PAGE7>`                      |    92|   32|Page 7 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE8<xip__CFG_PAGE8>`                      |    96|   32|Page 8 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE9<xip__CFG_PAGE9>`                      |   100|   32|Page 9 configuration                                       |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE10<xip__CFG_PAGE10>`                    |   104|   32|Page 10 configuration                                      |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE11<xip__CFG_PAGE11>`                    |   108|   32|Page 11 configuration                                      |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE12<xip__CFG_PAGE12>`                    |   112|   32|Page 12 configuration                                      |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE13<xip__CFG_PAGE13>`                    |   116|   32|Page 13 configuration                                      |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE14<xip__CFG_PAGE14>`                    |   120|   32|Page 14 configuration                                      |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_PAGE15<xip__CFG_PAGE15>`                    |   124|   32|Page 15 configuration                                      |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_0<xip__CFG_TLB_VIRT_PAGE_0>`  |   128|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_1<xip__CFG_TLB_VIRT_PAGE_1>`  |   132|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_2<xip__CFG_TLB_VIRT_PAGE_2>`  |   136|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_3<xip__CFG_TLB_VIRT_PAGE_3>`  |   140|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_4<xip__CFG_TLB_VIRT_PAGE_4>`  |   144|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_5<xip__CFG_TLB_VIRT_PAGE_5>`  |   148|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_6<xip__CFG_TLB_VIRT_PAGE_6>`  |   152|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_7<xip__CFG_TLB_VIRT_PAGE_7>`  |   156|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_8<xip__CFG_TLB_VIRT_PAGE_8>`  |   160|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_9<xip__CFG_TLB_VIRT_PAGE_9>`  |   164|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_10<xip__CFG_TLB_VIRT_PAGE_10>`|   168|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_11<xip__CFG_TLB_VIRT_PAGE_11>`|   172|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_12<xip__CFG_TLB_VIRT_PAGE_12>`|   176|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_13<xip__CFG_TLB_VIRT_PAGE_13>`|   180|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_14<xip__CFG_TLB_VIRT_PAGE_14>`|   184|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_VIRT_PAGE_15<xip__CFG_TLB_VIRT_PAGE_15>`|   188|   32|TLB virtual page configuration                             |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_0<xip__CFG_TLB_PHYS_PAGE_0>`  |   192|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_1<xip__CFG_TLB_PHYS_PAGE_1>`  |   196|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_2<xip__CFG_TLB_PHYS_PAGE_2>`  |   200|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_3<xip__CFG_TLB_PHYS_PAGE_3>`  |   204|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_4<xip__CFG_TLB_PHYS_PAGE_4>`  |   208|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_5<xip__CFG_TLB_PHYS_PAGE_5>`  |   212|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_6<xip__CFG_TLB_PHYS_PAGE_6>`  |   216|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_7<xip__CFG_TLB_PHYS_PAGE_7>`  |   220|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_8<xip__CFG_TLB_PHYS_PAGE_8>`  |   224|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_9<xip__CFG_TLB_PHYS_PAGE_9>`  |   228|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_10<xip__CFG_TLB_PHYS_PAGE_10>`|   232|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_11<xip__CFG_TLB_PHYS_PAGE_11>`|   236|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_12<xip__CFG_TLB_PHYS_PAGE_12>`|   240|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_13<xip__CFG_TLB_PHYS_PAGE_13>`|   244|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_14<xip__CFG_TLB_PHYS_PAGE_14>`|   248|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_TLB_PHYS_PAGE_15<xip__CFG_TLB_PHYS_PAGE_15>`|   252|   32|TLB physical page configuration                            |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CFG_XIP_LRU<xip__CFG_XIP_LRU>`                  |   256|   32|TLB current LRU entry                                      |
    +------------------------------------------------------+------+-----+-----------------------------------------------------------+

.. _xip__CFG_XIP:

CFG_XIP
"""""""

Main config register for XIP (TLB mode)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+-------------------------------------+
    |Bit #|R/W|  Name   |Reset|             Description             |
    +=====+===+=========+=====+=====================================+
    |    0|R/W|TLB_EN   |0x0  |Enable or Disable TLB mode           |
    +-----+---+---------+-----+-------------------------------------+
    |3:1  |R/W|DEVICE_RO|0x0  |Flag to check whether device is RO   |
    +-----+---+---------+-----+-------------------------------------+
    |   16|R/W|POWER_ON |0x0  |Inform XIP that cluster is powered on|
    +-----+---+---------+-----+-------------------------------------+

.. _xip__CFG_SOFT_RESET:

CFG_SOFT_RESET
""""""""""""""

Flush register for pages

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-----------------------------------------------------------------------------------+
    |Bit #|R/W|Name |Reset|                                    Description                                    |
    +=====+===+=====+=====+===================================================================================+
    |    0|R/W|RESET|0x0  |Flush dirty pages, and reset logic to enable reconfiguration. Falls to 0 when done.|
    +-----+---+-----+-----+-----------------------------------------------------------------------------------+

.. _xip__CLUSTER_ERR_PAGE:

CLUSTER_ERR_PAGE
""""""""""""""""

Page address for first detected cluster error

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+----------+----------------------------------------------------------------+
    |Bit #|R/W|  Name   |  Reset   |                          Description                           |
    +=====+===+=========+==========+================================================================+
    |31:0 |R/W|VIRT_ADDR|0x20000000|Virtual address (must be in the [0x2000_0000-0x2FFF_FFFF] range)|
    +-----+---+---------+----------+----------------------------------------------------------------+

.. _xip__ERR_PAGE:

ERR_PAGE
""""""""

Page address for first detected FC instruction error

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+----------+----------------------------------------------------------------+
    |Bit #|R/W|  Name   |  Reset   |                          Description                           |
    +=====+===+=========+==========+================================================================+
    |31:0 |R/W|VIRT_ADDR|0x20000000|Virtual address (must be in the [0x2000_0000-0x2FFF_FFFF] range)|
    +-----+---+---------+----------+----------------------------------------------------------------+

.. _xip__CFG_VIRT_ADDR0:

CFG_VIRT_ADDR0
""""""""""""""

Base virtual address for memory interface 0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+----------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |  Reset   |                                           Description                                           |
    +=====+===+=========+==========+=================================================================================================+
    |31:0 |R/W|VIRT_ADDR|0x20000000|Start of virtual address for external peripheral (must be in the [0x2000_0000-0x2FFF_FFFF] range)|
    +-----+---+---------+----------+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_VIRT_ADDR1:

CFG_VIRT_ADDR1
""""""""""""""

Base virtual address for memory interface 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+----------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |  Reset   |                                           Description                                           |
    +=====+===+=========+==========+=================================================================================================+
    |31:0 |R/W|VIRT_ADDR|0x20000000|Start of virtual address for external peripheral (must be in the [0x2000_0000-0x2FFF_FFFF] range)|
    +-----+---+---------+----------+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_VIRT_ADDR2:

CFG_VIRT_ADDR2
""""""""""""""

Base virtual address for MRAM

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+----------+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |  Reset   |                                           Description                                           |
    +=====+===+=========+==========+=================================================================================================+
    |31:0 |R/W|VIRT_ADDR|0x20000000|Start of virtual address for external peripheral (must be in the [0x2000_0000-0x2FFF_FFFF] range)|
    +-----+---+---------+----------+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_EXT_ADDR0:

CFG_EXT_ADDR0
"""""""""""""

Base external address for memory interface 0

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                      Description                      |
    +=====+===+========+=====+=======================================================+
    |31:0 |R/W|EXT_ADDR|0x0  |Start of external address space for external peripheral|
    +-----+---+--------+-----+-------------------------------------------------------+

.. _xip__CFG_EXT_ADDR1:

CFG_EXT_ADDR1
"""""""""""""

Base external address for memory interface 1

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                      Description                      |
    +=====+===+========+=====+=======================================================+
    |31:0 |R/W|EXT_ADDR|0x0  |Start of external address space for external peripheral|
    +-----+---+--------+-----+-------------------------------------------------------+

.. _xip__CFG_EXT_ADDR2:

CFG_EXT_ADDR2
"""""""""""""

Base external address for MRAM

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                      Description                      |
    +=====+===+========+=====+=======================================================+
    |31:0 |R/W|EXT_ADDR|0x0  |Start of external address space for external peripheral|
    +-----+---+--------+-----+-------------------------------------------------------+

.. _xip__CFG_MNT_SIZE0:

CFG_MNT_SIZE0
"""""""""""""

Virtual memory size for memory interface 0 (pages)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-----------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                              Description                              |
    +=====+===+========+=====+=======================================================================+
    |15:0 |R/W|MNT_SIZE|0x0  |Size of the mounted region for external peripheral (in number of pages)|
    +-----+---+--------+-----+-----------------------------------------------------------------------+

.. _xip__CFG_MNT_SIZE1:

CFG_MNT_SIZE1
"""""""""""""

Virtual memory size for memory interface 1 (pages)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-----------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                              Description                              |
    +=====+===+========+=====+=======================================================================+
    |15:0 |R/W|MNT_SIZE|0x0  |Size of the mounted region for external peripheral (in number of pages)|
    +-----+---+--------+-----+-----------------------------------------------------------------------+

.. _xip__CFG_MNT_SIZE2:

CFG_MNT_SIZE2
"""""""""""""

Virtual memory size for MRAM (pages)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+--------+-----+-----------------------------------------------------------------------+
    |Bit #|R/W|  Name  |Reset|                              Description                              |
    +=====+===+========+=====+=======================================================================+
    |15:0 |R/W|MNT_SIZE|0x0  |Size of the mounted region for external peripheral (in number of pages)|
    +-----+---+--------+-----+-----------------------------------------------------------------------+

.. _xip__CFG_PAGE_SIZE0:

CFG_PAGE_SIZE0
""""""""""""""

Page size for memory interface 0 (512B--64KB, power of two)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                Description                                                 |
    +=====+===+=========+=====+============================================================================================================+
    |2:0  |R/W|PAGE_SIZE|0x0  |Size of pages for external peripheral: 0: 512 Bytes; 1: 1 KByte; 2: 2 KBytes; 3: 4 KBytes; ...; 7: 64 KBytes|
    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE_SIZE1:

CFG_PAGE_SIZE1
""""""""""""""

Page size for memory interface 1 (512B--64KB, power of two)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                Description                                                 |
    +=====+===+=========+=====+============================================================================================================+
    |2:0  |R/W|PAGE_SIZE|0x0  |Size of pages for external peripheral: 0: 512 Bytes; 1: 1 KByte; 2: 2 KBytes; 3: 4 KBytes; ...; 7: 64 KBytes|
    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE_SIZE2:

CFG_PAGE_SIZE2
""""""""""""""

Page size for MRAM (512B--64KB, power of two)

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                Description                                                 |
    +=====+===+=========+=====+============================================================================================================+
    |2:0  |R/W|PAGE_SIZE|0x0  |Size of pages for external peripheral: 0: 512 Bytes; 1: 1 KByte; 2: 2 KBytes; 3: 4 KBytes; ...; 7: 64 KBytes|
    +-----+---+---------+-----+------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE0:

CFG_PAGE0
"""""""""

Page 0 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE1:

CFG_PAGE1
"""""""""

Page 1 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE2:

CFG_PAGE2
"""""""""

Page 2 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE3:

CFG_PAGE3
"""""""""

Page 3 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE4:

CFG_PAGE4
"""""""""

Page 4 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE5:

CFG_PAGE5
"""""""""

Page 5 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE6:

CFG_PAGE6
"""""""""

Page 6 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE7:

CFG_PAGE7
"""""""""

Page 7 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE8:

CFG_PAGE8
"""""""""

Page 8 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE9:

CFG_PAGE9
"""""""""

Page 9 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE10:

CFG_PAGE10
""""""""""

Page 10 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE11:

CFG_PAGE11
""""""""""

Page 11 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE12:

CFG_PAGE12
""""""""""

Page 12 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE13:

CFG_PAGE13
""""""""""

Page 13 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE14:

CFG_PAGE14
""""""""""

Page 14 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_PAGE15:

CFG_PAGE15
""""""""""

Page 15 configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|  Name   |Reset|                                                                Description                                                                 |
    +=====+===+=========+=====+============================================================================================================================================+
    |20:0 |R/W|INT_ADDR |0x0  |21 LSB of L2 address of the page                                                                                                            |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |28   |R/W|CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_TLB_VIRT_PAGE                                         |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |29   |R/W|ACTIVE   |0x0  |Activate page: b0: page is ignored; b1: page is active                                                                                      |
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+
    |31:30|R/W|PER_ID   |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_TLB_VIRT_PAGE|
    +-----+---+---------+-----+--------------------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_0:

CFG_TLB_VIRT_PAGE_0
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_1:

CFG_TLB_VIRT_PAGE_1
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_2:

CFG_TLB_VIRT_PAGE_2
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_3:

CFG_TLB_VIRT_PAGE_3
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_4:

CFG_TLB_VIRT_PAGE_4
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_5:

CFG_TLB_VIRT_PAGE_5
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_6:

CFG_TLB_VIRT_PAGE_6
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_7:

CFG_TLB_VIRT_PAGE_7
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_8:

CFG_TLB_VIRT_PAGE_8
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_9:

CFG_TLB_VIRT_PAGE_9
"""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_10:

CFG_TLB_VIRT_PAGE_10
""""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_11:

CFG_TLB_VIRT_PAGE_11
""""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_12:

CFG_TLB_VIRT_PAGE_12
""""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_13:

CFG_TLB_VIRT_PAGE_13
""""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_14:

CFG_TLB_VIRT_PAGE_14
""""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_VIRT_PAGE_15:

CFG_TLB_VIRT_PAGE_15
""""""""""""""""""""

TLB virtual page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name       |Reset|                                                            Description                                                            |
    +=====+===+==================+=====+===================================================================================================================================+
    |27:9 |R/W|TLB_VIRT_ADDR     |0x0  |Virtual address tag entry that is compared against the virtual address seeking for access                                          |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |7    |R  |TLB_VALID_DATA    |0x0  |When system boots the data are invalid; when any register is written the data become valid                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |3:2  |R/W|TLB_PER_ID        |0x0  |Peripheral ID: b00: memory interface 0; b01: memory interface 1; b10: MRAM; b11: reserved (field shared with corresponding CFG_PAGE|
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+
    |0    |R/W|TLB_PAGE_CACHEABLE|0x0  |Make I-cache aware (b1) of this page or not (b0) (field shared with corresponding CFG_PAGE                                         |
    +-----+---+------------------+-----+-----------------------------------------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_0:

CFG_TLB_PHYS_PAGE_0
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_1:

CFG_TLB_PHYS_PAGE_1
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_2:

CFG_TLB_PHYS_PAGE_2
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_3:

CFG_TLB_PHYS_PAGE_3
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_4:

CFG_TLB_PHYS_PAGE_4
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_5:

CFG_TLB_PHYS_PAGE_5
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_6:

CFG_TLB_PHYS_PAGE_6
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_7:

CFG_TLB_PHYS_PAGE_7
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_8:

CFG_TLB_PHYS_PAGE_8
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_9:

CFG_TLB_PHYS_PAGE_9
"""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_10:

CFG_TLB_PHYS_PAGE_10
""""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_11:

CFG_TLB_PHYS_PAGE_11
""""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_12:

CFG_TLB_PHYS_PAGE_12
""""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_13:

CFG_TLB_PHYS_PAGE_13
""""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_14:

CFG_TLB_PHYS_PAGE_14
""""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_TLB_PHYS_PAGE_15:

CFG_TLB_PHYS_PAGE_15
""""""""""""""""""""

TLB physical page configuration

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |Reset|                                           Description                                           |
    +=====+===+=============+=====+=================================================================================================+
    |31:0 |R/W|TLB_PHYS_ADDR|0x0  |Physical address used along the virtual address in TLB to form the refill address in case of miss|
    +-----+---+-------------+-----+-------------------------------------------------------------------------------------------------+

.. _xip__CFG_XIP_LRU:

CFG_XIP_LRU
"""""""""""

TLB current LRU entry

.. table:: 
    :align: center
    :widths: 13 12 45 24 85

    +-----+---+-----+-----+-------------------------+
    |Bit #|R/W|Name |Reset|       Description       |
    +=====+===+=====+=====+=========================+
    |3:0  |R  |RESET|0x0  |Least recently used entry|
    +-----+---+-----+-----+-------------------------+
