-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity acc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    simConfig_rowsToSimulate_V_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    simConfig_rowsToSimulate_V_empty_n : IN STD_LOGIC;
    simConfig_rowsToSimulate_V_read : OUT STD_LOGIC;
    simConfig_BLOCK_NUMBERS_V_dout : IN STD_LOGIC_VECTOR (26 downto 0);
    simConfig_BLOCK_NUMBERS_V_empty_n : IN STD_LOGIC;
    simConfig_BLOCK_NUMBERS_V_read : OUT STD_LOGIC;
    simConfig_rowsToSimulate_V_out_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    simConfig_rowsToSimulate_V_out_full_n : IN STD_LOGIC;
    simConfig_rowsToSimulate_V_out_write : OUT STD_LOGIC;
    simConfig_BLOCK_NUMBERS_V_out_din : OUT STD_LOGIC_VECTOR (26 downto 0);
    simConfig_BLOCK_NUMBERS_V_out_full_n : IN STD_LOGIC;
    simConfig_BLOCK_NUMBERS_V_out_write : OUT STD_LOGIC;
    F_V_data_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    F_V_data_0_empty_n : IN STD_LOGIC;
    F_V_data_0_read : OUT STD_LOGIC;
    F_V_data_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    F_V_data_1_empty_n : IN STD_LOGIC;
    F_V_data_1_read : OUT STD_LOGIC;
    F_V_data_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    F_V_data_2_empty_n : IN STD_LOGIC;
    F_V_data_2_read : OUT STD_LOGIC;
    F_V_data_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    F_V_data_3_empty_n : IN STD_LOGIC;
    F_V_data_3_read : OUT STD_LOGIC;
    V_V_data_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    V_V_data_0_empty_n : IN STD_LOGIC;
    V_V_data_0_read : OUT STD_LOGIC;
    V_V_data_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    V_V_data_1_empty_n : IN STD_LOGIC;
    V_V_data_1_read : OUT STD_LOGIC;
    V_V_data_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    V_V_data_2_empty_n : IN STD_LOGIC;
    V_V_data_2_read : OUT STD_LOGIC;
    V_V_data_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    V_V_data_3_empty_n : IN STD_LOGIC;
    V_V_data_3_read : OUT STD_LOGIC;
    C_data_V_data_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_data_V_data_0_empty_n : IN STD_LOGIC;
    C_data_V_data_0_read : OUT STD_LOGIC;
    C_data_V_data_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_data_V_data_1_empty_n : IN STD_LOGIC;
    C_data_V_data_1_read : OUT STD_LOGIC;
    C_data_V_data_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_data_V_data_2_empty_n : IN STD_LOGIC;
    C_data_V_data_2_read : OUT STD_LOGIC;
    C_data_V_data_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    C_data_V_data_3_empty_n : IN STD_LOGIC;
    C_data_V_data_3_read : OUT STD_LOGIC;
    F_acc_V_data_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    F_acc_V_data_0_full_n : IN STD_LOGIC;
    F_acc_V_data_0_write : OUT STD_LOGIC;
    F_acc_V_data_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    F_acc_V_data_1_full_n : IN STD_LOGIC;
    F_acc_V_data_1_write : OUT STD_LOGIC;
    F_acc_V_data_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    F_acc_V_data_2_full_n : IN STD_LOGIC;
    F_acc_V_data_2_write : OUT STD_LOGIC;
    F_acc_V_data_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    F_acc_V_data_3_full_n : IN STD_LOGIC;
    F_acc_V_data_3_write : OUT STD_LOGIC;
    V_acc_V_data_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    V_acc_V_data_0_full_n : IN STD_LOGIC;
    V_acc_V_data_0_write : OUT STD_LOGIC;
    V_acc_V_data_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    V_acc_V_data_1_full_n : IN STD_LOGIC;
    V_acc_V_data_1_write : OUT STD_LOGIC;
    V_acc_V_data_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    V_acc_V_data_2_full_n : IN STD_LOGIC;
    V_acc_V_data_2_write : OUT STD_LOGIC;
    V_acc_V_data_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    V_acc_V_data_3_full_n : IN STD_LOGIC;
    V_acc_V_data_3_write : OUT STD_LOGIC );
end;


architecture behav of acc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv54_1 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal simConfig_rowsToSimulate_V_blk_n : STD_LOGIC;
    signal simConfig_BLOCK_NUMBERS_V_blk_n : STD_LOGIC;
    signal simConfig_rowsToSimulate_V_out_blk_n : STD_LOGIC;
    signal simConfig_BLOCK_NUMBERS_V_out_blk_n : STD_LOGIC;
    signal grp_readCalcData_fu_181_F_V_data_0_blk_n : STD_LOGIC;
    signal F_V_data_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond_flatten_reg_317 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal grp_readCalcData_fu_181_F_V_data_1_blk_n : STD_LOGIC;
    signal F_V_data_1_blk_n : STD_LOGIC;
    signal grp_readCalcData_fu_181_F_V_data_2_blk_n : STD_LOGIC;
    signal F_V_data_2_blk_n : STD_LOGIC;
    signal grp_readCalcData_fu_181_F_V_data_3_blk_n : STD_LOGIC;
    signal F_V_data_3_blk_n : STD_LOGIC;
    signal grp_readCalcData_fu_181_V_V_data_0_blk_n : STD_LOGIC;
    signal V_V_data_0_blk_n : STD_LOGIC;
    signal grp_readCalcData_fu_181_V_V_data_1_blk_n : STD_LOGIC;
    signal V_V_data_1_blk_n : STD_LOGIC;
    signal grp_readCalcData_fu_181_V_V_data_2_blk_n : STD_LOGIC;
    signal V_V_data_2_blk_n : STD_LOGIC;
    signal grp_readCalcData_fu_181_V_V_data_3_blk_n : STD_LOGIC;
    signal V_V_data_3_blk_n : STD_LOGIC;
    signal C_data_V_data_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal C_data_V_data_1_blk_n : STD_LOGIC;
    signal C_data_V_data_2_blk_n : STD_LOGIC;
    signal C_data_V_data_3_blk_n : STD_LOGIC;
    signal F_acc_V_data_0_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal exitcond_flatten_reg_317_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal F_acc_V_data_1_blk_n : STD_LOGIC;
    signal F_acc_V_data_2_blk_n : STD_LOGIC;
    signal F_acc_V_data_3_blk_n : STD_LOGIC;
    signal V_acc_V_data_0_blk_n : STD_LOGIC;
    signal V_acc_V_data_1_blk_n : STD_LOGIC;
    signal V_acc_V_data_2_blk_n : STD_LOGIC;
    signal V_acc_V_data_3_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_170 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_fu_285_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal bound_reg_312 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal exitcond_flatten_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state8_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond_flatten_reg_317_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_317_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_296_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal indvar_flatten_next_reg_321 : STD_LOGIC_VECTOR (53 downto 0);
    signal F_vector_data_0_reg_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal C_data_V_data_00_status : STD_LOGIC;
    signal ap_block_state9_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state25_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state33_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal F_vector_data_1_reg_331 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_2_reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_3_reg_341 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_0_reg_346 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_1_reg_351 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_2_reg_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_3_reg_361 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_5_reg_366 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_1_5_reg_371 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_2_5_reg_376 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_3_5_reg_381 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_0_1_reg_386 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state10_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state26_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state34_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal F_vector_data_1_1_reg_391 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_2_1_reg_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_3_1_reg_401 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_0_1_reg_406 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_1_1_reg_411 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_2_1_reg_416 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_3_1_reg_421 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_6_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state11_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state27_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state35_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal tmp_data_1_6_reg_431 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_2_6_reg_436 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_3_6_reg_441 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_0_2_reg_446 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_1_2_reg_451 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_2_2_reg_456 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_3_2_reg_461 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_0_2_reg_466 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_1_2_reg_471 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_2_2_reg_476 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_3_2_reg_481 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_0_3_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state12_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state28_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state36_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal F_vector_data_1_3_reg_491 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_2_3_reg_496 : STD_LOGIC_VECTOR (31 downto 0);
    signal F_vector_data_3_3_reg_501 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_0_3_reg_506 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_1_3_reg_511 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_2_3_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal V_vector_data_3_3_reg_521 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_i_reg_526 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state13_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state29_pp0_stage5_iter2 : BOOLEAN;
    signal F_acc_V_data_01_status : STD_LOGIC;
    signal V_acc_V_data_01_status : STD_LOGIC;
    signal ap_block_state37_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal grp_fu_217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i_i_reg_531 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_221_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i_i_reg_536 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_225_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i_i_i_reg_541 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_7_reg_546 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_1_7_reg_551 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_2_7_reg_556 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_3_7_reg_561 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i204_i_i_reg_566 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state14_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state30_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal tmp_1_i205_i_i_reg_571 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i206_i_i_reg_576 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i207_i_i_reg_581 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i223_i_i_reg_586 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state15_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state31_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal tmp_1_i224_i_i_reg_591 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i225_i_i_reg_596 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i226_i_i_reg_601 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_8_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_1_8_reg_611 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_2_8_reg_616 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_3_8_reg_621 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i230_i_i_reg_626 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal tmp_1_i231_i_i_reg_631 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i232_i_i_reg_636 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i233_i_i_reg_641 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i249_i_i_reg_646 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i250_i_i_reg_651 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i251_i_i_reg_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i252_i_i_reg_661 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i256_i_i_reg_666 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i257_i_i_reg_671 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i258_i_i_reg_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i259_i_i_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i275_i_i_reg_686 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i276_i_i_reg_691 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i277_i_i_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i278_i_i_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i282_i_i_reg_706 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i283_i_i_reg_711 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i284_i_i_reg_716 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i285_i_i_reg_721 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp1_reg_726 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp2_reg_731 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp1_1_reg_736 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp2_1_reg_741 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp1_2_reg_746 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp2_2_reg_751 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp1_3_reg_756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal dataTemp2_3_reg_761 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp1_4_reg_766 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp2_4_reg_771 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp1_5_reg_776 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp2_5_reg_781 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp1_6_reg_786 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp2_6_reg_791 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp1_7_reg_796 : STD_LOGIC_VECTOR (31 downto 0);
    signal dataTemp2_7_reg_801 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_209_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_reg_806 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_0_4_reg_811 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_1_reg_816 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_1_4_reg_821 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_2_reg_826 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_2_4_reg_831 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_3_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_data_3_4_reg_841 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state8 : STD_LOGIC;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal grp_readCalcData_fu_181_ap_start : STD_LOGIC;
    signal grp_readCalcData_fu_181_ap_done : STD_LOGIC;
    signal grp_readCalcData_fu_181_ap_idle : STD_LOGIC;
    signal grp_readCalcData_fu_181_ap_ready : STD_LOGIC;
    signal grp_readCalcData_fu_181_F_V_data_0_read : STD_LOGIC;
    signal grp_readCalcData_fu_181_F_V_data_1_read : STD_LOGIC;
    signal grp_readCalcData_fu_181_F_V_data_2_read : STD_LOGIC;
    signal grp_readCalcData_fu_181_F_V_data_3_read : STD_LOGIC;
    signal grp_readCalcData_fu_181_V_V_data_0_read : STD_LOGIC;
    signal grp_readCalcData_fu_181_V_V_data_1_read : STD_LOGIC;
    signal grp_readCalcData_fu_181_V_V_data_2_read : STD_LOGIC;
    signal grp_readCalcData_fu_181_V_V_data_3_read : STD_LOGIC;
    signal grp_readCalcData_fu_181_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_readCalcData_fu_181_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_readCalcData_fu_181_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_readCalcData_fu_181_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_readCalcData_fu_181_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_readCalcData_fu_181_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_readCalcData_fu_181_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_readCalcData_fu_181_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_readCalcData_fu_181_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp0_stage1_iter0_ignore_call3 : BOOLEAN;
    signal ap_block_state17_pp0_stage1_iter1_ignore_call3 : BOOLEAN;
    signal ap_block_state25_pp0_stage1_iter2_ignore_call3 : BOOLEAN;
    signal ap_block_state33_pp0_stage1_iter3_ignore_call3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp101 : BOOLEAN;
    signal ap_block_state10_pp0_stage2_iter0_ignore_call31 : BOOLEAN;
    signal ap_block_state18_pp0_stage2_iter1_ignore_call31 : BOOLEAN;
    signal ap_block_state26_pp0_stage2_iter2_ignore_call31 : BOOLEAN;
    signal ap_block_state34_pp0_stage2_iter3_ignore_call31 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp119 : BOOLEAN;
    signal ap_block_state11_pp0_stage3_iter0_ignore_call59 : BOOLEAN;
    signal ap_block_state19_pp0_stage3_iter1_ignore_call59 : BOOLEAN;
    signal ap_block_state27_pp0_stage3_iter2_ignore_call59 : BOOLEAN;
    signal ap_block_state35_pp0_stage3_iter3_ignore_call59 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp141 : BOOLEAN;
    signal ap_block_state12_pp0_stage4_iter0_ignore_call87 : BOOLEAN;
    signal ap_block_state20_pp0_stage4_iter1_ignore_call87 : BOOLEAN;
    signal ap_block_state28_pp0_stage4_iter2_ignore_call87 : BOOLEAN;
    signal ap_block_state36_pp0_stage4_iter3_ignore_call87 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp162 : BOOLEAN;
    signal ap_phi_mux_indvar_flatten_phi_fu_174_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_readCalcData_fu_181_ap_start_reg : STD_LOGIC := '0';
    signal C_data_V_data_00_update : STD_LOGIC;
    signal F_acc_V_data_01_update : STD_LOGIC;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal V_acc_V_data_01_update : STD_LOGIC;
    signal grp_fu_201_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal grp_fu_205_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_205_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_209_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_209_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_221_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_225_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_225_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_285_p0 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_285_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal grp_fu_201_ce : STD_LOGIC;
    signal grp_fu_205_ce : STD_LOGIC;
    signal grp_fu_209_ce : STD_LOGIC;
    signal grp_fu_213_ce : STD_LOGIC;
    signal grp_fu_217_ce : STD_LOGIC;
    signal grp_fu_221_ce : STD_LOGIC;
    signal grp_fu_225_ce : STD_LOGIC;
    signal grp_fu_285_ce : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_285_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal grp_fu_285_p10 : STD_LOGIC_VECTOR (53 downto 0);

    component readCalcData IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        F_V_data_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        F_V_data_0_empty_n : IN STD_LOGIC;
        F_V_data_0_read : OUT STD_LOGIC;
        F_V_data_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        F_V_data_1_empty_n : IN STD_LOGIC;
        F_V_data_1_read : OUT STD_LOGIC;
        F_V_data_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        F_V_data_2_empty_n : IN STD_LOGIC;
        F_V_data_2_read : OUT STD_LOGIC;
        F_V_data_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        F_V_data_3_empty_n : IN STD_LOGIC;
        F_V_data_3_read : OUT STD_LOGIC;
        V_V_data_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        V_V_data_0_empty_n : IN STD_LOGIC;
        V_V_data_0_read : OUT STD_LOGIC;
        V_V_data_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        V_V_data_1_empty_n : IN STD_LOGIC;
        V_V_data_1_read : OUT STD_LOGIC;
        V_V_data_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        V_V_data_2_empty_n : IN STD_LOGIC;
        V_V_data_2_read : OUT STD_LOGIC;
        V_V_data_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        V_V_data_3_empty_n : IN STD_LOGIC;
        V_V_data_3_read : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        F_V_data_0_blk_n : OUT STD_LOGIC;
        F_V_data_1_blk_n : OUT STD_LOGIC;
        F_V_data_2_blk_n : OUT STD_LOGIC;
        F_V_data_3_blk_n : OUT STD_LOGIC;
        V_V_data_0_blk_n : OUT STD_LOGIC;
        V_V_data_1_blk_n : OUT STD_LOGIC;
        V_V_data_2_blk_n : OUT STD_LOGIC;
        V_V_data_3_blk_n : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC );
    end component;


    component GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GapJunctionIP_mul_27ns_27ns_54_7_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (26 downto 0);
        din1 : IN STD_LOGIC_VECTOR (26 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;



begin
    grp_readCalcData_fu_181 : component readCalcData
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_readCalcData_fu_181_ap_start,
        ap_done => grp_readCalcData_fu_181_ap_done,
        ap_idle => grp_readCalcData_fu_181_ap_idle,
        ap_ready => grp_readCalcData_fu_181_ap_ready,
        F_V_data_0_dout => F_V_data_0_dout,
        F_V_data_0_empty_n => F_V_data_0_empty_n,
        F_V_data_0_read => grp_readCalcData_fu_181_F_V_data_0_read,
        F_V_data_1_dout => F_V_data_1_dout,
        F_V_data_1_empty_n => F_V_data_1_empty_n,
        F_V_data_1_read => grp_readCalcData_fu_181_F_V_data_1_read,
        F_V_data_2_dout => F_V_data_2_dout,
        F_V_data_2_empty_n => F_V_data_2_empty_n,
        F_V_data_2_read => grp_readCalcData_fu_181_F_V_data_2_read,
        F_V_data_3_dout => F_V_data_3_dout,
        F_V_data_3_empty_n => F_V_data_3_empty_n,
        F_V_data_3_read => grp_readCalcData_fu_181_F_V_data_3_read,
        V_V_data_0_dout => V_V_data_0_dout,
        V_V_data_0_empty_n => V_V_data_0_empty_n,
        V_V_data_0_read => grp_readCalcData_fu_181_V_V_data_0_read,
        V_V_data_1_dout => V_V_data_1_dout,
        V_V_data_1_empty_n => V_V_data_1_empty_n,
        V_V_data_1_read => grp_readCalcData_fu_181_V_V_data_1_read,
        V_V_data_2_dout => V_V_data_2_dout,
        V_V_data_2_empty_n => V_V_data_2_empty_n,
        V_V_data_2_read => grp_readCalcData_fu_181_V_V_data_2_read,
        V_V_data_3_dout => V_V_data_3_dout,
        V_V_data_3_empty_n => V_V_data_3_empty_n,
        V_V_data_3_read => grp_readCalcData_fu_181_V_V_data_3_read,
        ap_return_0 => grp_readCalcData_fu_181_ap_return_0,
        ap_return_1 => grp_readCalcData_fu_181_ap_return_1,
        ap_return_2 => grp_readCalcData_fu_181_ap_return_2,
        ap_return_3 => grp_readCalcData_fu_181_ap_return_3,
        ap_return_4 => grp_readCalcData_fu_181_ap_return_4,
        ap_return_5 => grp_readCalcData_fu_181_ap_return_5,
        ap_return_6 => grp_readCalcData_fu_181_ap_return_6,
        ap_return_7 => grp_readCalcData_fu_181_ap_return_7,
        F_V_data_0_blk_n => grp_readCalcData_fu_181_F_V_data_0_blk_n,
        F_V_data_1_blk_n => grp_readCalcData_fu_181_F_V_data_1_blk_n,
        F_V_data_2_blk_n => grp_readCalcData_fu_181_F_V_data_2_blk_n,
        F_V_data_3_blk_n => grp_readCalcData_fu_181_F_V_data_3_blk_n,
        V_V_data_0_blk_n => grp_readCalcData_fu_181_V_V_data_0_blk_n,
        V_V_data_1_blk_n => grp_readCalcData_fu_181_V_V_data_1_blk_n,
        V_V_data_2_blk_n => grp_readCalcData_fu_181_V_V_data_2_blk_n,
        V_V_data_3_blk_n => grp_readCalcData_fu_181_V_V_data_3_blk_n,
        ap_ce => grp_readCalcData_fu_181_ap_ce);

    GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U161 : component GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_201_p0,
        din1 => grp_fu_201_p1,
        ce => grp_fu_201_ce,
        dout => grp_fu_201_p2);

    GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U162 : component GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_205_p0,
        din1 => grp_fu_205_p1,
        ce => grp_fu_205_ce,
        dout => grp_fu_205_p2);

    GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1_U163 : component GapJunctionIP_fadd_32ns_32ns_32_8_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_209_p0,
        din1 => grp_fu_209_p1,
        ce => grp_fu_209_ce,
        dout => grp_fu_209_p2);

    GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U164 : component GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_213_p0,
        din1 => grp_fu_213_p1,
        ce => grp_fu_213_ce,
        dout => grp_fu_213_p2);

    GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U165 : component GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_217_p0,
        din1 => grp_fu_217_p1,
        ce => grp_fu_217_ce,
        dout => grp_fu_217_p2);

    GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U166 : component GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_221_p0,
        din1 => grp_fu_221_p1,
        ce => grp_fu_221_ce,
        dout => grp_fu_221_p2);

    GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1_U167 : component GapJunctionIP_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_225_p0,
        din1 => grp_fu_225_p1,
        ce => grp_fu_225_ce,
        dout => grp_fu_225_p2);

    GapJunctionIP_mul_27ns_27ns_54_7_1_U168 : component GapJunctionIP_mul_27ns_27ns_54_7_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        dout_WIDTH => 54)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_285_p0,
        din1 => grp_fu_285_p1,
        ce => grp_fu_285_ce,
        dout => grp_fu_285_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_readCalcData_fu_181_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_readCalcData_fu_181_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_fu_291_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)))) then 
                    grp_readCalcData_fu_181_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_readCalcData_fu_181_ap_ready = ap_const_logic_1)) then 
                    grp_readCalcData_fu_181_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then 
                indvar_flatten_reg_170 <= indvar_flatten_next_reg_321;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                indvar_flatten_reg_170 <= ap_const_lv54_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then
                F_vector_data_0_1_reg_386 <= grp_readCalcData_fu_181_ap_return_0;
                F_vector_data_1_1_reg_391 <= grp_readCalcData_fu_181_ap_return_1;
                F_vector_data_2_1_reg_396 <= grp_readCalcData_fu_181_ap_return_2;
                F_vector_data_3_1_reg_401 <= grp_readCalcData_fu_181_ap_return_3;
                V_vector_data_0_1_reg_406 <= grp_readCalcData_fu_181_ap_return_4;
                V_vector_data_1_1_reg_411 <= grp_readCalcData_fu_181_ap_return_5;
                V_vector_data_2_1_reg_416 <= grp_readCalcData_fu_181_ap_return_6;
                V_vector_data_3_1_reg_421 <= grp_readCalcData_fu_181_ap_return_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then
                F_vector_data_0_2_reg_446 <= grp_readCalcData_fu_181_ap_return_0;
                F_vector_data_1_2_reg_451 <= grp_readCalcData_fu_181_ap_return_1;
                F_vector_data_2_2_reg_456 <= grp_readCalcData_fu_181_ap_return_2;
                F_vector_data_3_2_reg_461 <= grp_readCalcData_fu_181_ap_return_3;
                V_vector_data_0_2_reg_466 <= grp_readCalcData_fu_181_ap_return_4;
                V_vector_data_1_2_reg_471 <= grp_readCalcData_fu_181_ap_return_5;
                V_vector_data_2_2_reg_476 <= grp_readCalcData_fu_181_ap_return_6;
                V_vector_data_3_2_reg_481 <= grp_readCalcData_fu_181_ap_return_7;
                tmp_data_0_6_reg_426 <= C_data_V_data_0_dout;
                tmp_data_1_6_reg_431 <= C_data_V_data_1_dout;
                tmp_data_2_6_reg_436 <= C_data_V_data_2_dout;
                tmp_data_3_6_reg_441 <= C_data_V_data_3_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then
                F_vector_data_0_3_reg_486 <= grp_readCalcData_fu_181_ap_return_0;
                F_vector_data_1_3_reg_491 <= grp_readCalcData_fu_181_ap_return_1;
                F_vector_data_2_3_reg_496 <= grp_readCalcData_fu_181_ap_return_2;
                F_vector_data_3_3_reg_501 <= grp_readCalcData_fu_181_ap_return_3;
                V_vector_data_0_3_reg_506 <= grp_readCalcData_fu_181_ap_return_4;
                V_vector_data_1_3_reg_511 <= grp_readCalcData_fu_181_ap_return_5;
                V_vector_data_2_3_reg_516 <= grp_readCalcData_fu_181_ap_return_6;
                V_vector_data_3_3_reg_521 <= grp_readCalcData_fu_181_ap_return_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then
                F_vector_data_0_reg_326 <= grp_readCalcData_fu_181_ap_return_0;
                F_vector_data_1_reg_331 <= grp_readCalcData_fu_181_ap_return_1;
                F_vector_data_2_reg_336 <= grp_readCalcData_fu_181_ap_return_2;
                F_vector_data_3_reg_341 <= grp_readCalcData_fu_181_ap_return_3;
                V_vector_data_0_reg_346 <= grp_readCalcData_fu_181_ap_return_4;
                V_vector_data_1_reg_351 <= grp_readCalcData_fu_181_ap_return_5;
                V_vector_data_2_reg_356 <= grp_readCalcData_fu_181_ap_return_6;
                V_vector_data_3_reg_361 <= grp_readCalcData_fu_181_ap_return_7;
                tmp_data_0_5_reg_366 <= C_data_V_data_0_dout;
                tmp_data_1_5_reg_371 <= C_data_V_data_1_dout;
                tmp_data_2_5_reg_376 <= C_data_V_data_2_dout;
                tmp_data_3_5_reg_381 <= C_data_V_data_3_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                bound_reg_312 <= grp_fu_285_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (exitcond_flatten_reg_317_pp0_iter1_reg = ap_const_lv1_0))) then
                dataTemp1_1_reg_736 <= grp_fu_201_p2;
                dataTemp2_1_reg_741 <= grp_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (exitcond_flatten_reg_317_pp0_iter1_reg = ap_const_lv1_0))) then
                dataTemp1_2_reg_746 <= grp_fu_201_p2;
                dataTemp2_2_reg_751 <= grp_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_317_pp0_iter1_reg = ap_const_lv1_0))) then
                dataTemp1_3_reg_756 <= grp_fu_201_p2;
                dataTemp2_3_reg_761 <= grp_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317_pp0_iter2_reg = ap_const_lv1_0))) then
                dataTemp1_4_reg_766 <= grp_fu_201_p2;
                dataTemp2_4_reg_771 <= grp_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_317_pp0_iter2_reg = ap_const_lv1_0))) then
                dataTemp1_5_reg_776 <= grp_fu_201_p2;
                dataTemp2_5_reg_781 <= grp_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (exitcond_flatten_reg_317_pp0_iter2_reg = ap_const_lv1_0))) then
                dataTemp1_6_reg_786 <= grp_fu_201_p2;
                dataTemp2_6_reg_791 <= grp_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (exitcond_flatten_reg_317_pp0_iter2_reg = ap_const_lv1_0))) then
                dataTemp1_7_reg_796 <= grp_fu_201_p2;
                dataTemp2_7_reg_801 <= grp_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter1_reg = ap_const_lv1_0))) then
                dataTemp1_reg_726 <= grp_fu_201_p2;
                dataTemp2_reg_731 <= grp_fu_205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_317 <= exitcond_flatten_fu_291_p2;
                exitcond_flatten_reg_317_pp0_iter1_reg <= exitcond_flatten_reg_317;
                exitcond_flatten_reg_317_pp0_iter2_reg <= exitcond_flatten_reg_317_pp0_iter1_reg;
                exitcond_flatten_reg_317_pp0_iter3_reg <= exitcond_flatten_reg_317_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                indvar_flatten_next_reg_321 <= indvar_flatten_next_fu_296_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then
                tmp_1_i205_i_i_reg_571 <= grp_fu_217_p2;
                tmp_2_i206_i_i_reg_576 <= grp_fu_221_p2;
                tmp_3_i207_i_i_reg_581 <= grp_fu_225_p2;
                tmp_i204_i_i_reg_566 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then
                tmp_1_i224_i_i_reg_591 <= grp_fu_217_p2;
                tmp_2_i225_i_i_reg_596 <= grp_fu_221_p2;
                tmp_3_i226_i_i_reg_601 <= grp_fu_225_p2;
                tmp_data_0_8_reg_606 <= C_data_V_data_0_dout;
                tmp_data_1_8_reg_611 <= C_data_V_data_1_dout;
                tmp_data_2_8_reg_616 <= C_data_V_data_2_dout;
                tmp_data_3_8_reg_621 <= C_data_V_data_3_dout;
                tmp_i223_i_i_reg_586 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then
                tmp_1_i231_i_i_reg_631 <= grp_fu_217_p2;
                tmp_2_i232_i_i_reg_636 <= grp_fu_221_p2;
                tmp_3_i233_i_i_reg_641 <= grp_fu_225_p2;
                tmp_i230_i_i_reg_626 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_1_i250_i_i_reg_651 <= grp_fu_217_p2;
                tmp_2_i251_i_i_reg_656 <= grp_fu_221_p2;
                tmp_3_i252_i_i_reg_661 <= grp_fu_225_p2;
                tmp_i249_i_i_reg_646 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_317_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_1_i257_i_i_reg_671 <= grp_fu_217_p2;
                tmp_2_i258_i_i_reg_676 <= grp_fu_221_p2;
                tmp_3_i259_i_i_reg_681 <= grp_fu_225_p2;
                tmp_i256_i_i_reg_666 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (exitcond_flatten_reg_317_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_1_i276_i_i_reg_691 <= grp_fu_217_p2;
                tmp_2_i277_i_i_reg_696 <= grp_fu_221_p2;
                tmp_3_i278_i_i_reg_701 <= grp_fu_225_p2;
                tmp_i275_i_i_reg_686 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (exitcond_flatten_reg_317_pp0_iter1_reg = ap_const_lv1_0))) then
                tmp_1_i283_i_i_reg_711 <= grp_fu_217_p2;
                tmp_2_i284_i_i_reg_716 <= grp_fu_221_p2;
                tmp_3_i285_i_i_reg_721 <= grp_fu_225_p2;
                tmp_i282_i_i_reg_706 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then
                tmp_1_i_i_i_reg_531 <= grp_fu_217_p2;
                tmp_2_i_i_i_reg_536 <= grp_fu_221_p2;
                tmp_3_i_i_i_reg_541 <= grp_fu_225_p2;
                tmp_data_0_7_reg_546 <= C_data_V_data_0_dout;
                tmp_data_1_7_reg_551 <= C_data_V_data_1_dout;
                tmp_data_2_7_reg_556 <= C_data_V_data_2_dout;
                tmp_data_3_7_reg_561 <= C_data_V_data_3_dout;
                tmp_i_i_i_reg_526 <= grp_fu_213_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (exitcond_flatten_reg_317_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_data_0_4_reg_811 <= grp_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_data_0_reg_806 <= grp_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (exitcond_flatten_reg_317_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_data_1_4_reg_821 <= grp_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (exitcond_flatten_reg_317_pp0_iter2_reg = ap_const_lv1_0))) then
                tmp_data_1_reg_816 <= grp_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then
                tmp_data_2_4_reg_831 <= grp_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then
                tmp_data_2_reg_826 <= grp_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then
                tmp_data_3_4_reg_841 <= grp_fu_209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then
                tmp_data_3_reg_836 <= grp_fu_209_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, simConfig_rowsToSimulate_V_empty_n, simConfig_BLOCK_NUMBERS_V_empty_n, simConfig_rowsToSimulate_V_out_full_n, simConfig_BLOCK_NUMBERS_V_out_full_n, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_fu_291_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage6_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (simConfig_BLOCK_NUMBERS_V_out_full_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_out_full_n = ap_const_logic_0) or (simConfig_BLOCK_NUMBERS_V_empty_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_291_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (exitcond_flatten_fu_291_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
    C_data_V_data_00_status <= (C_data_V_data_3_empty_n and C_data_V_data_2_empty_n and C_data_V_data_1_empty_n and C_data_V_data_0_empty_n);

    C_data_V_data_00_update_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage1_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)))) then 
            C_data_V_data_00_update <= ap_const_logic_1;
        else 
            C_data_V_data_00_update <= ap_const_logic_0;
        end if; 
    end process;


    C_data_V_data_0_blk_n_assign_proc : process(C_data_V_data_0_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            C_data_V_data_0_blk_n <= C_data_V_data_0_empty_n;
        else 
            C_data_V_data_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    C_data_V_data_0_read <= C_data_V_data_00_update;

    C_data_V_data_1_blk_n_assign_proc : process(C_data_V_data_1_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            C_data_V_data_1_blk_n <= C_data_V_data_1_empty_n;
        else 
            C_data_V_data_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    C_data_V_data_1_read <= C_data_V_data_00_update;

    C_data_V_data_2_blk_n_assign_proc : process(C_data_V_data_2_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            C_data_V_data_2_blk_n <= C_data_V_data_2_empty_n;
        else 
            C_data_V_data_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    C_data_V_data_2_read <= C_data_V_data_00_update;

    C_data_V_data_3_blk_n_assign_proc : process(C_data_V_data_3_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            C_data_V_data_3_blk_n <= C_data_V_data_3_empty_n;
        else 
            C_data_V_data_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    C_data_V_data_3_read <= C_data_V_data_00_update;

    F_V_data_0_blk_n_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            F_V_data_0_blk_n <= grp_readCalcData_fu_181_F_V_data_0_blk_n;
        else 
            F_V_data_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    F_V_data_0_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_F_V_data_0_read)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            F_V_data_0_read <= grp_readCalcData_fu_181_F_V_data_0_read;
        else 
            F_V_data_0_read <= ap_const_logic_0;
        end if; 
    end process;


    F_V_data_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_F_V_data_1_blk_n)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            F_V_data_1_blk_n <= grp_readCalcData_fu_181_F_V_data_1_blk_n;
        else 
            F_V_data_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    F_V_data_1_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_F_V_data_1_read)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            F_V_data_1_read <= grp_readCalcData_fu_181_F_V_data_1_read;
        else 
            F_V_data_1_read <= ap_const_logic_0;
        end if; 
    end process;


    F_V_data_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_F_V_data_2_blk_n)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            F_V_data_2_blk_n <= grp_readCalcData_fu_181_F_V_data_2_blk_n;
        else 
            F_V_data_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    F_V_data_2_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_F_V_data_2_read)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            F_V_data_2_read <= grp_readCalcData_fu_181_F_V_data_2_read;
        else 
            F_V_data_2_read <= ap_const_logic_0;
        end if; 
    end process;


    F_V_data_3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_F_V_data_3_blk_n)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            F_V_data_3_blk_n <= grp_readCalcData_fu_181_F_V_data_3_blk_n;
        else 
            F_V_data_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    F_V_data_3_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_F_V_data_3_read)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            F_V_data_3_read <= grp_readCalcData_fu_181_F_V_data_3_read;
        else 
            F_V_data_3_read <= ap_const_logic_0;
        end if; 
    end process;

    F_acc_V_data_01_status <= (F_acc_V_data_3_full_n and F_acc_V_data_2_full_n and F_acc_V_data_1_full_n and F_acc_V_data_0_full_n);

    F_acc_V_data_01_update_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            F_acc_V_data_01_update <= ap_const_logic_1;
        else 
            F_acc_V_data_01_update <= ap_const_logic_0;
        end if; 
    end process;


    F_acc_V_data_0_blk_n_assign_proc : process(F_acc_V_data_0_full_n, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            F_acc_V_data_0_blk_n <= F_acc_V_data_0_full_n;
        else 
            F_acc_V_data_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    F_acc_V_data_0_din <= tmp_data_0_reg_806;
    F_acc_V_data_0_write <= F_acc_V_data_01_update;

    F_acc_V_data_1_blk_n_assign_proc : process(F_acc_V_data_1_full_n, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            F_acc_V_data_1_blk_n <= F_acc_V_data_1_full_n;
        else 
            F_acc_V_data_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    F_acc_V_data_1_din <= tmp_data_1_reg_816;
    F_acc_V_data_1_write <= F_acc_V_data_01_update;

    F_acc_V_data_2_blk_n_assign_proc : process(F_acc_V_data_2_full_n, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            F_acc_V_data_2_blk_n <= F_acc_V_data_2_full_n;
        else 
            F_acc_V_data_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    F_acc_V_data_2_din <= tmp_data_2_reg_826;
    F_acc_V_data_2_write <= F_acc_V_data_01_update;

    F_acc_V_data_3_blk_n_assign_proc : process(F_acc_V_data_3_full_n, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            F_acc_V_data_3_blk_n <= F_acc_V_data_3_full_n;
        else 
            F_acc_V_data_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    F_acc_V_data_3_din <= tmp_data_3_reg_836;
    F_acc_V_data_3_write <= F_acc_V_data_01_update;

    V_V_data_0_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_V_V_data_0_blk_n)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            V_V_data_0_blk_n <= grp_readCalcData_fu_181_V_V_data_0_blk_n;
        else 
            V_V_data_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    V_V_data_0_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_V_V_data_0_read)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            V_V_data_0_read <= grp_readCalcData_fu_181_V_V_data_0_read;
        else 
            V_V_data_0_read <= ap_const_logic_0;
        end if; 
    end process;


    V_V_data_1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_V_V_data_1_blk_n)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            V_V_data_1_blk_n <= grp_readCalcData_fu_181_V_V_data_1_blk_n;
        else 
            V_V_data_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    V_V_data_1_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_V_V_data_1_read)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            V_V_data_1_read <= grp_readCalcData_fu_181_V_V_data_1_read;
        else 
            V_V_data_1_read <= ap_const_logic_0;
        end if; 
    end process;


    V_V_data_2_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_V_V_data_2_blk_n)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            V_V_data_2_blk_n <= grp_readCalcData_fu_181_V_V_data_2_blk_n;
        else 
            V_V_data_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    V_V_data_2_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_V_V_data_2_read)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            V_V_data_2_read <= grp_readCalcData_fu_181_V_V_data_2_read;
        else 
            V_V_data_2_read <= ap_const_logic_0;
        end if; 
    end process;


    V_V_data_3_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_V_V_data_3_blk_n)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            V_V_data_3_blk_n <= grp_readCalcData_fu_181_V_V_data_3_blk_n;
        else 
            V_V_data_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    V_V_data_3_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_flatten_reg_317, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, grp_readCalcData_fu_181_V_V_data_3_read)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            V_V_data_3_read <= grp_readCalcData_fu_181_V_V_data_3_read;
        else 
            V_V_data_3_read <= ap_const_logic_0;
        end if; 
    end process;

    V_acc_V_data_01_status <= (V_acc_V_data_3_full_n and V_acc_V_data_2_full_n and V_acc_V_data_1_full_n and V_acc_V_data_0_full_n);

    V_acc_V_data_01_update_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            V_acc_V_data_01_update <= ap_const_logic_1;
        else 
            V_acc_V_data_01_update <= ap_const_logic_0;
        end if; 
    end process;


    V_acc_V_data_0_blk_n_assign_proc : process(V_acc_V_data_0_full_n, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            V_acc_V_data_0_blk_n <= V_acc_V_data_0_full_n;
        else 
            V_acc_V_data_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    V_acc_V_data_0_din <= tmp_data_0_4_reg_811;
    V_acc_V_data_0_write <= V_acc_V_data_01_update;

    V_acc_V_data_1_blk_n_assign_proc : process(V_acc_V_data_1_full_n, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            V_acc_V_data_1_blk_n <= V_acc_V_data_1_full_n;
        else 
            V_acc_V_data_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    V_acc_V_data_1_din <= tmp_data_1_4_reg_821;
    V_acc_V_data_1_write <= V_acc_V_data_01_update;

    V_acc_V_data_2_blk_n_assign_proc : process(V_acc_V_data_2_full_n, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            V_acc_V_data_2_blk_n <= V_acc_V_data_2_full_n;
        else 
            V_acc_V_data_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    V_acc_V_data_2_din <= tmp_data_2_4_reg_831;
    V_acc_V_data_2_write <= V_acc_V_data_01_update;

    V_acc_V_data_3_blk_n_assign_proc : process(V_acc_V_data_3_full_n, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0))) then 
            V_acc_V_data_3_blk_n <= V_acc_V_data_3_full_n;
        else 
            V_acc_V_data_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    V_acc_V_data_3_din <= tmp_data_3_4_reg_841;
    V_acc_V_data_3_write <= V_acc_V_data_01_update;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(14);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state38 <= ap_CS_fsm(15);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n, C_data_V_data_00_status)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp101_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, C_data_V_data_00_status)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp101 <= ((ap_const_logic_0 = C_data_V_data_00_status) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n, C_data_V_data_00_status)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage2_11001_ignoreCallOp119 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n, C_data_V_data_00_status)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp141_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, C_data_V_data_00_status)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp141 <= ((ap_const_logic_0 = C_data_V_data_00_status) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n, C_data_V_data_00_status)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)))));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage4_11001_ignoreCallOp162 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg, C_data_V_data_00_status, F_acc_V_data_01_status, V_acc_V_data_01_status)
    begin
                ap_block_pp0_stage5_01001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_const_logic_0 = V_acc_V_data_01_status) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_logic_0 = F_acc_V_data_01_status) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_logic_0 = C_data_V_data_00_status) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg, C_data_V_data_00_status, F_acc_V_data_01_status, V_acc_V_data_01_status)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_const_logic_0 = V_acc_V_data_01_status) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_logic_0 = F_acc_V_data_01_status) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_logic_0 = C_data_V_data_00_status) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, ap_enable_reg_pp0_iter3, exitcond_flatten_reg_317_pp0_iter3_reg, C_data_V_data_00_status, F_acc_V_data_01_status, V_acc_V_data_01_status)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_const_logic_0 = V_acc_V_data_01_status) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_logic_0 = F_acc_V_data_01_status) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0)))) or ((ap_const_logic_0 = C_data_V_data_00_status) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, C_data_V_data_00_status)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_const_logic_0 = C_data_V_data_00_status) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, exitcond_flatten_reg_317, C_data_V_data_00_status)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_const_logic_0 = C_data_V_data_00_status) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_flatten_reg_317 = ap_const_lv1_0));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, simConfig_rowsToSimulate_V_empty_n, simConfig_BLOCK_NUMBERS_V_empty_n, simConfig_rowsToSimulate_V_out_full_n, simConfig_BLOCK_NUMBERS_V_out_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (simConfig_BLOCK_NUMBERS_V_out_full_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_out_full_n = ap_const_logic_0) or (simConfig_BLOCK_NUMBERS_V_empty_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state10_pp0_stage2_iter0_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n)
    begin
                ap_block_state10_pp0_stage2_iter0 <= ((exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage2_iter0_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage3_iter0_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n, C_data_V_data_00_status)
    begin
                ap_block_state11_pp0_stage3_iter0 <= (((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0))));
    end process;


    ap_block_state11_pp0_stage3_iter0_ignore_call59_assign_proc : process(exitcond_flatten_reg_317, C_data_V_data_00_status)
    begin
                ap_block_state11_pp0_stage3_iter0_ignore_call59 <= ((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0));
    end process;


    ap_block_state12_pp0_stage4_iter0_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n)
    begin
                ap_block_state12_pp0_stage4_iter0 <= ((exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0)));
    end process;

        ap_block_state12_pp0_stage4_iter0_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage5_iter0_assign_proc : process(exitcond_flatten_reg_317, C_data_V_data_00_status)
    begin
                ap_block_state13_pp0_stage5_iter0 <= ((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0));
    end process;

        ap_block_state14_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp0_stage7_iter0_assign_proc : process(exitcond_flatten_reg_317, C_data_V_data_00_status)
    begin
                ap_block_state15_pp0_stage7_iter0 <= ((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0));
    end process;

        ap_block_state16_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage1_iter1_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage2_iter1_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage3_iter1_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage4_iter1_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage1_iter2_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage2_iter2_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage3_iter2_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage4_iter2_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage1_iter3_ignore_call3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage2_iter3_ignore_call31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage3_iter3_ignore_call59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage4_iter3_ignore_call87 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state37_pp0_stage5_iter3_assign_proc : process(exitcond_flatten_reg_317_pp0_iter3_reg, F_acc_V_data_01_status, V_acc_V_data_01_status)
    begin
                ap_block_state37_pp0_stage5_iter3 <= (((ap_const_logic_0 = V_acc_V_data_01_status) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0)) or ((ap_const_logic_0 = F_acc_V_data_01_status) and (exitcond_flatten_reg_317_pp0_iter3_reg = ap_const_lv1_0)));
    end process;

        ap_block_state8_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage1_iter0_assign_proc : process(grp_readCalcData_fu_181_F_V_data_0_blk_n, exitcond_flatten_reg_317, grp_readCalcData_fu_181_F_V_data_1_blk_n, grp_readCalcData_fu_181_F_V_data_2_blk_n, grp_readCalcData_fu_181_F_V_data_3_blk_n, grp_readCalcData_fu_181_V_V_data_0_blk_n, grp_readCalcData_fu_181_V_V_data_1_blk_n, grp_readCalcData_fu_181_V_V_data_2_blk_n, grp_readCalcData_fu_181_V_V_data_3_blk_n, C_data_V_data_00_status)
    begin
                ap_block_state9_pp0_stage1_iter0 <= (((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0)) or ((exitcond_flatten_reg_317 = ap_const_lv1_0) and ((grp_readCalcData_fu_181_V_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_V_V_data_0_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_3_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_2_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_1_blk_n = ap_const_logic_0) or (grp_readCalcData_fu_181_F_V_data_0_blk_n = ap_const_logic_0))));
    end process;


    ap_block_state9_pp0_stage1_iter0_ignore_call3_assign_proc : process(exitcond_flatten_reg_317, C_data_V_data_00_status)
    begin
                ap_block_state9_pp0_stage1_iter0_ignore_call3 <= ((ap_const_logic_0 = C_data_V_data_00_status) and (exitcond_flatten_reg_317 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state8_assign_proc : process(exitcond_flatten_fu_291_p2)
    begin
        if ((exitcond_flatten_fu_291_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_174_p4_assign_proc : process(exitcond_flatten_reg_317, indvar_flatten_reg_170, ap_CS_fsm_pp0_stage0, indvar_flatten_next_reg_321, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_flatten_reg_317 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_174_p4 <= indvar_flatten_next_reg_321;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_174_p4 <= indvar_flatten_reg_170;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    exitcond_flatten_fu_291_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_174_p4 = bound_reg_312) else "0";

    grp_fu_201_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_201_ce <= ap_const_logic_1;
        else 
            grp_fu_201_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_201_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, tmp_i_i_i_reg_526, tmp_i204_i_i_reg_566, ap_CS_fsm_pp0_stage6, tmp_i223_i_i_reg_586, tmp_i230_i_i_reg_626, ap_enable_reg_pp0_iter1, tmp_i249_i_i_reg_646, tmp_i256_i_i_reg_666, tmp_i275_i_i_reg_686, tmp_i282_i_i_reg_706, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_201_p0 <= tmp_i282_i_i_reg_706;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_201_p0 <= tmp_i275_i_i_reg_686;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_201_p0 <= tmp_i256_i_i_reg_666;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_201_p0 <= tmp_i249_i_i_reg_646;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_201_p0 <= tmp_i230_i_i_reg_626;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_201_p0 <= tmp_i223_i_i_reg_586;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_201_p0 <= tmp_i204_i_i_reg_566;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_201_p0 <= tmp_i_i_i_reg_526;
        else 
            grp_fu_201_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_201_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, tmp_1_i_i_i_reg_531, ap_CS_fsm_pp0_stage6, tmp_1_i205_i_i_reg_571, tmp_1_i224_i_i_reg_591, ap_enable_reg_pp0_iter1, tmp_1_i231_i_i_reg_631, tmp_1_i250_i_i_reg_651, tmp_1_i257_i_i_reg_671, tmp_1_i276_i_i_reg_691, tmp_1_i283_i_i_reg_711, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_201_p1 <= tmp_1_i283_i_i_reg_711;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_201_p1 <= tmp_1_i276_i_i_reg_691;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_201_p1 <= tmp_1_i257_i_i_reg_671;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_201_p1 <= tmp_1_i250_i_i_reg_651;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_201_p1 <= tmp_1_i231_i_i_reg_631;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_201_p1 <= tmp_1_i224_i_i_reg_591;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_201_p1 <= tmp_1_i205_i_i_reg_571;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_201_p1 <= tmp_1_i_i_i_reg_531;
        else 
            grp_fu_201_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_205_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_205_ce <= ap_const_logic_1;
        else 
            grp_fu_205_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_205_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, tmp_2_i_i_i_reg_536, ap_CS_fsm_pp0_stage6, tmp_2_i206_i_i_reg_576, tmp_2_i225_i_i_reg_596, ap_enable_reg_pp0_iter1, tmp_2_i232_i_i_reg_636, tmp_2_i251_i_i_reg_656, tmp_2_i258_i_i_reg_676, tmp_2_i277_i_i_reg_696, tmp_2_i284_i_i_reg_716, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_205_p0 <= tmp_2_i284_i_i_reg_716;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_205_p0 <= tmp_2_i277_i_i_reg_696;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_205_p0 <= tmp_2_i258_i_i_reg_676;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_205_p0 <= tmp_2_i251_i_i_reg_656;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_205_p0 <= tmp_2_i232_i_i_reg_636;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_205_p0 <= tmp_2_i225_i_i_reg_596;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_205_p0 <= tmp_2_i206_i_i_reg_576;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_205_p0 <= tmp_2_i_i_i_reg_536;
        else 
            grp_fu_205_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_205_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, tmp_3_i_i_i_reg_541, ap_CS_fsm_pp0_stage6, tmp_3_i207_i_i_reg_581, tmp_3_i226_i_i_reg_601, ap_enable_reg_pp0_iter1, tmp_3_i233_i_i_reg_641, tmp_3_i252_i_i_reg_661, tmp_3_i259_i_i_reg_681, tmp_3_i278_i_i_reg_701, tmp_3_i285_i_i_reg_721, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_205_p1 <= tmp_3_i285_i_i_reg_721;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_205_p1 <= tmp_3_i278_i_i_reg_701;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_205_p1 <= tmp_3_i259_i_i_reg_681;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_205_p1 <= tmp_3_i252_i_i_reg_661;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_205_p1 <= tmp_3_i233_i_i_reg_641;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_205_p1 <= tmp_3_i226_i_i_reg_601;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_205_p1 <= tmp_3_i207_i_i_reg_581;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_205_p1 <= tmp_3_i_i_i_reg_541;
        else 
            grp_fu_205_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_209_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_209_ce <= ap_const_logic_1;
        else 
            grp_fu_209_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_209_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter1, dataTemp1_reg_726, dataTemp1_1_reg_736, dataTemp1_2_reg_746, dataTemp1_3_reg_756, ap_enable_reg_pp0_iter2, dataTemp1_4_reg_766, dataTemp1_5_reg_776, dataTemp1_6_reg_786, dataTemp1_7_reg_796, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_209_p0 <= dataTemp1_7_reg_796;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_209_p0 <= dataTemp1_6_reg_786;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_209_p0 <= dataTemp1_5_reg_776;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_209_p0 <= dataTemp1_4_reg_766;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_209_p0 <= dataTemp1_3_reg_756;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_209_p0 <= dataTemp1_2_reg_746;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_209_p0 <= dataTemp1_1_reg_736;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_209_p0 <= dataTemp1_reg_726;
        else 
            grp_fu_209_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_209_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter1, dataTemp2_reg_731, dataTemp2_1_reg_741, dataTemp2_2_reg_751, ap_enable_reg_pp0_iter2, dataTemp2_3_reg_761, dataTemp2_4_reg_771, dataTemp2_5_reg_781, dataTemp2_6_reg_791, dataTemp2_7_reg_801, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_209_p1 <= dataTemp2_7_reg_801;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_209_p1 <= dataTemp2_6_reg_791;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_209_p1 <= dataTemp2_5_reg_781;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_209_p1 <= dataTemp2_4_reg_771;
        elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_209_p1 <= dataTemp2_3_reg_761;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_209_p1 <= dataTemp2_2_reg_751;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_209_p1 <= dataTemp2_1_reg_741;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_209_p1 <= dataTemp2_reg_731;
        else 
            grp_fu_209_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_213_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_213_ce <= ap_const_logic_1;
        else 
            grp_fu_213_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_213_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, F_vector_data_0_reg_326, V_vector_data_0_reg_346, F_vector_data_0_1_reg_386, V_vector_data_0_1_reg_406, F_vector_data_0_2_reg_446, V_vector_data_0_2_reg_466, F_vector_data_0_3_reg_486, V_vector_data_0_3_reg_506, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_213_p0 <= V_vector_data_0_3_reg_506;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_213_p0 <= F_vector_data_0_3_reg_486;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_213_p0 <= V_vector_data_0_2_reg_466;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_213_p0 <= F_vector_data_0_2_reg_446;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_213_p0 <= V_vector_data_0_1_reg_406;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_213_p0 <= F_vector_data_0_1_reg_386;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_213_p0 <= V_vector_data_0_reg_346;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_213_p0 <= F_vector_data_0_reg_326;
        else 
            grp_fu_213_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_213_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, tmp_data_0_5_reg_366, tmp_data_0_6_reg_426, tmp_data_0_7_reg_546, ap_CS_fsm_pp0_stage6, tmp_data_0_8_reg_606, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_213_p1 <= tmp_data_0_8_reg_606;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_213_p1 <= tmp_data_0_7_reg_546;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_213_p1 <= tmp_data_0_6_reg_426;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            grp_fu_213_p1 <= tmp_data_0_5_reg_366;
        else 
            grp_fu_213_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_217_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_217_ce <= ap_const_logic_1;
        else 
            grp_fu_217_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_217_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, F_vector_data_1_reg_331, V_vector_data_1_reg_351, F_vector_data_1_1_reg_391, V_vector_data_1_1_reg_411, F_vector_data_1_2_reg_451, V_vector_data_1_2_reg_471, F_vector_data_1_3_reg_491, V_vector_data_1_3_reg_511, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_217_p0 <= V_vector_data_1_3_reg_511;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_217_p0 <= F_vector_data_1_3_reg_491;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_217_p0 <= V_vector_data_1_2_reg_471;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_217_p0 <= F_vector_data_1_2_reg_451;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_217_p0 <= V_vector_data_1_1_reg_411;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_217_p0 <= F_vector_data_1_1_reg_391;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_217_p0 <= V_vector_data_1_reg_351;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_217_p0 <= F_vector_data_1_reg_331;
        else 
            grp_fu_217_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_217_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, tmp_data_1_5_reg_371, tmp_data_1_6_reg_431, tmp_data_1_7_reg_551, ap_CS_fsm_pp0_stage6, tmp_data_1_8_reg_611, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_217_p1 <= tmp_data_1_8_reg_611;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_217_p1 <= tmp_data_1_7_reg_551;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_217_p1 <= tmp_data_1_6_reg_431;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            grp_fu_217_p1 <= tmp_data_1_5_reg_371;
        else 
            grp_fu_217_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_221_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_221_ce <= ap_const_logic_1;
        else 
            grp_fu_221_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_221_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, F_vector_data_2_reg_336, V_vector_data_2_reg_356, F_vector_data_2_1_reg_396, V_vector_data_2_1_reg_416, F_vector_data_2_2_reg_456, V_vector_data_2_2_reg_476, F_vector_data_2_3_reg_496, V_vector_data_2_3_reg_516, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_221_p0 <= V_vector_data_2_3_reg_516;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_221_p0 <= F_vector_data_2_3_reg_496;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_221_p0 <= V_vector_data_2_2_reg_476;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_221_p0 <= F_vector_data_2_2_reg_456;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_221_p0 <= V_vector_data_2_1_reg_416;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_221_p0 <= F_vector_data_2_1_reg_396;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_221_p0 <= V_vector_data_2_reg_356;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_221_p0 <= F_vector_data_2_reg_336;
        else 
            grp_fu_221_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_221_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, tmp_data_2_5_reg_376, tmp_data_2_6_reg_436, tmp_data_2_7_reg_556, ap_CS_fsm_pp0_stage6, tmp_data_2_8_reg_616, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_221_p1 <= tmp_data_2_8_reg_616;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_221_p1 <= tmp_data_2_7_reg_556;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_221_p1 <= tmp_data_2_6_reg_436;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            grp_fu_221_p1 <= tmp_data_2_5_reg_376;
        else 
            grp_fu_221_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_225_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_225_ce <= ap_const_logic_1;
        else 
            grp_fu_225_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_225_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, F_vector_data_3_reg_341, V_vector_data_3_reg_361, F_vector_data_3_1_reg_401, V_vector_data_3_1_reg_421, F_vector_data_3_2_reg_461, V_vector_data_3_2_reg_481, F_vector_data_3_3_reg_501, V_vector_data_3_3_reg_521, ap_CS_fsm_pp0_stage6, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_225_p0 <= V_vector_data_3_3_reg_521;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_225_p0 <= F_vector_data_3_3_reg_501;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_225_p0 <= V_vector_data_3_2_reg_481;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_225_p0 <= F_vector_data_3_2_reg_461;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_225_p0 <= V_vector_data_3_1_reg_421;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_225_p0 <= F_vector_data_3_1_reg_401;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_225_p0 <= V_vector_data_3_reg_361;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            grp_fu_225_p0 <= F_vector_data_3_reg_341;
        else 
            grp_fu_225_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_225_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage0, tmp_data_3_5_reg_381, tmp_data_3_6_reg_441, tmp_data_3_7_reg_561, ap_CS_fsm_pp0_stage6, tmp_data_3_8_reg_621, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage6)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_225_p1 <= tmp_data_3_8_reg_621;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_225_p1 <= tmp_data_3_7_reg_561;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            grp_fu_225_p1 <= tmp_data_3_6_reg_441;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2)))) then 
            grp_fu_225_p1 <= tmp_data_3_5_reg_381;
        else 
            grp_fu_225_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_285_ce_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowsToSimulate_V_empty_n, simConfig_BLOCK_NUMBERS_V_empty_n, simConfig_rowsToSimulate_V_out_full_n, simConfig_BLOCK_NUMBERS_V_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state7) or (not(((ap_done_reg = ap_const_logic_1) or (simConfig_BLOCK_NUMBERS_V_out_full_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_out_full_n = ap_const_logic_0) or (simConfig_BLOCK_NUMBERS_V_empty_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_285_ce <= ap_const_logic_1;
        else 
            grp_fu_285_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_285_p0 <= grp_fu_285_p00(27 - 1 downto 0);
    grp_fu_285_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(simConfig_BLOCK_NUMBERS_V_dout),54));
    grp_fu_285_p1 <= grp_fu_285_p10(27 - 1 downto 0);
    grp_fu_285_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(simConfig_rowsToSimulate_V_dout),54));

    grp_readCalcData_fu_181_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage1_11001_ignoreCallOp101, ap_block_pp0_stage2_11001_ignoreCallOp119, ap_block_pp0_stage3_11001_ignoreCallOp141, ap_block_pp0_stage4_11001_ignoreCallOp162)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp162) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp141) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp119) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp101) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_readCalcData_fu_181_ap_ce <= ap_const_logic_1;
        else 
            grp_readCalcData_fu_181_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_readCalcData_fu_181_ap_start <= grp_readCalcData_fu_181_ap_start_reg;
    indvar_flatten_next_fu_296_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_174_p4) + unsigned(ap_const_lv54_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    simConfig_BLOCK_NUMBERS_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, simConfig_BLOCK_NUMBERS_V_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            simConfig_BLOCK_NUMBERS_V_blk_n <= simConfig_BLOCK_NUMBERS_V_empty_n;
        else 
            simConfig_BLOCK_NUMBERS_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    simConfig_BLOCK_NUMBERS_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, simConfig_BLOCK_NUMBERS_V_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            simConfig_BLOCK_NUMBERS_V_out_blk_n <= simConfig_BLOCK_NUMBERS_V_out_full_n;
        else 
            simConfig_BLOCK_NUMBERS_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    simConfig_BLOCK_NUMBERS_V_out_din <= simConfig_BLOCK_NUMBERS_V_dout;

    simConfig_BLOCK_NUMBERS_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowsToSimulate_V_empty_n, simConfig_BLOCK_NUMBERS_V_empty_n, simConfig_rowsToSimulate_V_out_full_n, simConfig_BLOCK_NUMBERS_V_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (simConfig_BLOCK_NUMBERS_V_out_full_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_out_full_n = ap_const_logic_0) or (simConfig_BLOCK_NUMBERS_V_empty_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            simConfig_BLOCK_NUMBERS_V_out_write <= ap_const_logic_1;
        else 
            simConfig_BLOCK_NUMBERS_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    simConfig_BLOCK_NUMBERS_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowsToSimulate_V_empty_n, simConfig_BLOCK_NUMBERS_V_empty_n, simConfig_rowsToSimulate_V_out_full_n, simConfig_BLOCK_NUMBERS_V_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (simConfig_BLOCK_NUMBERS_V_out_full_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_out_full_n = ap_const_logic_0) or (simConfig_BLOCK_NUMBERS_V_empty_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            simConfig_BLOCK_NUMBERS_V_read <= ap_const_logic_1;
        else 
            simConfig_BLOCK_NUMBERS_V_read <= ap_const_logic_0;
        end if; 
    end process;


    simConfig_rowsToSimulate_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowsToSimulate_V_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            simConfig_rowsToSimulate_V_blk_n <= simConfig_rowsToSimulate_V_empty_n;
        else 
            simConfig_rowsToSimulate_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    simConfig_rowsToSimulate_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowsToSimulate_V_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            simConfig_rowsToSimulate_V_out_blk_n <= simConfig_rowsToSimulate_V_out_full_n;
        else 
            simConfig_rowsToSimulate_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    simConfig_rowsToSimulate_V_out_din <= simConfig_rowsToSimulate_V_dout;

    simConfig_rowsToSimulate_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowsToSimulate_V_empty_n, simConfig_BLOCK_NUMBERS_V_empty_n, simConfig_rowsToSimulate_V_out_full_n, simConfig_BLOCK_NUMBERS_V_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (simConfig_BLOCK_NUMBERS_V_out_full_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_out_full_n = ap_const_logic_0) or (simConfig_BLOCK_NUMBERS_V_empty_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            simConfig_rowsToSimulate_V_out_write <= ap_const_logic_1;
        else 
            simConfig_rowsToSimulate_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    simConfig_rowsToSimulate_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, simConfig_rowsToSimulate_V_empty_n, simConfig_BLOCK_NUMBERS_V_empty_n, simConfig_rowsToSimulate_V_out_full_n, simConfig_BLOCK_NUMBERS_V_out_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (simConfig_BLOCK_NUMBERS_V_out_full_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_out_full_n = ap_const_logic_0) or (simConfig_BLOCK_NUMBERS_V_empty_n = ap_const_logic_0) or (simConfig_rowsToSimulate_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            simConfig_rowsToSimulate_V_read <= ap_const_logic_1;
        else 
            simConfig_rowsToSimulate_V_read <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
