// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "tanh_LUT.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic tanh_LUT::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic tanh_LUT::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<1> tanh_LUT::ap_ST_fsm_pp0_stage0 = "1";
const sc_lv<32> tanh_LUT::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> tanh_LUT::ap_const_lv1_1 = "1";
const sc_lv<1> tanh_LUT::ap_const_lv1_0 = "0";
const sc_lv<32> tanh_LUT::ap_const_lv32_D = "1101";
const sc_lv<32> tanh_LUT::ap_const_lv32_10 = "10000";
const sc_lv<32> tanh_LUT::ap_const_lv32_1D = "11101";
const sc_lv<29> tanh_LUT::ap_const_lv29_0 = "00000000000000000000000000000";
const sc_lv<32> tanh_LUT::ap_const_lv32_1C = "11100";
const sc_lv<13> tanh_LUT::ap_const_lv13_0 = "0000000000000";
const sc_lv<13> tanh_LUT::ap_const_lv13_400 = "10000000000";
const sc_lv<32> tanh_LUT::ap_const_lv32_C = "1100";
const sc_lv<32> tanh_LUT::ap_const_lv32_A = "1010";
const sc_lv<3> tanh_LUT::ap_const_lv3_0 = "000";
const sc_lv<10> tanh_LUT::ap_const_lv10_0 = "0000000000";
const sc_lv<10> tanh_LUT::ap_const_lv10_3FA = "1111111010";
const sc_lv<30> tanh_LUT::ap_const_lv30_5556 = "101010101010110";

tanh_LUT::tanh_LUT(sc_module_name name) : sc_module(name), mVcdFile(0) {
    tanh_table1_U = new tanh_LUT_tanh_tabbkb("tanh_table1_U");
    tanh_table1_U->clk(ap_clk);
    tanh_table1_U->reset(ap_rst);
    tanh_table1_U->address0(tanh_table1_address0);
    tanh_table1_U->ce0(tanh_table1_ce0);
    tanh_table1_U->q0(tanh_table1_q0);
    tanh_LUT_mul_mul_cud_U1 = new tanh_LUT_mul_mul_cud<1,3,16,14,30>("tanh_LUT_mul_mul_cud_U1");
    tanh_LUT_mul_mul_cud_U1->clk(ap_clk);
    tanh_LUT_mul_mul_cud_U1->reset(ap_rst);
    tanh_LUT_mul_mul_cud_U1->din0(grp_fu_247_p0);
    tanh_LUT_mul_mul_cud_U1->din1(data_V);
    tanh_LUT_mul_mul_cud_U1->ce(ap_var_for_const0);
    tanh_LUT_mul_mul_cud_U1->dout(grp_fu_247_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_ap_pipeline_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_grp_fu_247_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_fu_201_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( tmp_13_reg_292 );

    SC_METHOD(thread_index_fu_197_p1);
    sensitive << ( tmp_2_fu_190_p3 );

    SC_METHOD(thread_neg_mul_fu_117_p2);
    sensitive << ( tmp_1_reg_266 );

    SC_METHOD(thread_neg_ti_fu_149_p2);
    sensitive << ( tmp_10_fu_145_p1 );

    SC_METHOD(thread_p_v_fu_138_p3);
    sensitive << ( ap_pipeline_reg_pp0_iter3_tmp_6_reg_260 );
    sensitive << ( tmp_fu_132_p1 );
    sensitive << ( tmp_5_fu_135_p1 );

    SC_METHOD(thread_r_V_fu_166_p2);
    sensitive << ( tmp_9_fu_159_p3 );

    SC_METHOD(thread_res_V);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( storemerge1_fu_234_p3 );

    SC_METHOD(thread_res_V_ap_vld);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter6 );

    SC_METHOD(thread_sel_tmp1_fu_211_p2);
    sensitive << ( ap_pipeline_reg_pp0_iter5_tmp_12_reg_286 );

    SC_METHOD(thread_sel_tmp2_fu_216_p2);
    sensitive << ( icmp_reg_297 );
    sensitive << ( sel_tmp1_fu_211_p2 );

    SC_METHOD(thread_sel_tmp_cast_fu_221_p3);
    sensitive << ( sel_tmp2_fu_216_p2 );

    SC_METHOD(thread_storemerge1_fu_234_p3);
    sensitive << ( tanh_table1_q0 );
    sensitive << ( tmp_4_fu_229_p2 );
    sensitive << ( sel_tmp_cast_fu_221_p3 );

    SC_METHOD(thread_tanh_table1_address0);
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( tmp_3_fu_206_p1 );

    SC_METHOD(thread_tanh_table1_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter5 );

    SC_METHOD(thread_tmp_10_fu_145_p1);
    sensitive << ( p_v_fu_138_p3 );

    SC_METHOD(thread_tmp_11_fu_155_p1);
    sensitive << ( p_v_fu_138_p3 );

    SC_METHOD(thread_tmp_1_fu_105_p1);
    sensitive << ( grp_fu_247_p2 );

    SC_METHOD(thread_tmp_2_fu_190_p3);
    sensitive << ( r_V_reg_281 );

    SC_METHOD(thread_tmp_3_fu_206_p1);
    sensitive << ( index_fu_197_p1 );

    SC_METHOD(thread_tmp_4_fu_229_p2);
    sensitive << ( ap_pipeline_reg_pp0_iter5_tmp_12_reg_286 );
    sensitive << ( sel_tmp2_fu_216_p2 );

    SC_METHOD(thread_tmp_5_fu_135_p1);
    sensitive << ( ap_pipeline_reg_pp0_iter3_tmp_8_reg_271 );

    SC_METHOD(thread_tmp_9_fu_159_p3);
    sensitive << ( ap_pipeline_reg_pp0_iter3_tmp_6_reg_260 );
    sensitive << ( neg_ti_fu_149_p2 );
    sensitive << ( tmp_11_fu_155_p1 );

    SC_METHOD(thread_tmp_fu_132_p1);
    sensitive << ( tmp_7_reg_276 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_pipeline_idle_pp0 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "1";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "tanh_LUT_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, data_V, "(port)data_V");
    sc_trace(mVcdFile, res_V, "(port)res_V");
    sc_trace(mVcdFile, res_V_ap_vld, "(port)res_V_ap_vld");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, tanh_table1_address0, "tanh_table1_address0");
    sc_trace(mVcdFile, tanh_table1_ce0, "tanh_table1_ce0");
    sc_trace(mVcdFile, tanh_table1_q0, "tanh_table1_q0");
    sc_trace(mVcdFile, tmp_6_reg_260, "tmp_6_reg_260");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_6_reg_260, "ap_pipeline_reg_pp0_iter1_tmp_6_reg_260");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_6_reg_260, "ap_pipeline_reg_pp0_iter2_tmp_6_reg_260");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_6_reg_260, "ap_pipeline_reg_pp0_iter3_tmp_6_reg_260");
    sc_trace(mVcdFile, tmp_1_fu_105_p1, "tmp_1_fu_105_p1");
    sc_trace(mVcdFile, tmp_1_reg_266, "tmp_1_reg_266");
    sc_trace(mVcdFile, tmp_8_reg_271, "tmp_8_reg_271");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_8_reg_271, "ap_pipeline_reg_pp0_iter3_tmp_8_reg_271");
    sc_trace(mVcdFile, tmp_7_reg_276, "tmp_7_reg_276");
    sc_trace(mVcdFile, r_V_fu_166_p2, "r_V_fu_166_p2");
    sc_trace(mVcdFile, r_V_reg_281, "r_V_reg_281");
    sc_trace(mVcdFile, tmp_12_reg_286, "tmp_12_reg_286");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_12_reg_286, "ap_pipeline_reg_pp0_iter5_tmp_12_reg_286");
    sc_trace(mVcdFile, tmp_13_reg_292, "tmp_13_reg_292");
    sc_trace(mVcdFile, icmp_fu_201_p2, "icmp_fu_201_p2");
    sc_trace(mVcdFile, icmp_reg_297, "icmp_reg_297");
    sc_trace(mVcdFile, tmp_3_fu_206_p1, "tmp_3_fu_206_p1");
    sc_trace(mVcdFile, grp_fu_247_p2, "grp_fu_247_p2");
    sc_trace(mVcdFile, neg_mul_fu_117_p2, "neg_mul_fu_117_p2");
    sc_trace(mVcdFile, tmp_fu_132_p1, "tmp_fu_132_p1");
    sc_trace(mVcdFile, tmp_5_fu_135_p1, "tmp_5_fu_135_p1");
    sc_trace(mVcdFile, p_v_fu_138_p3, "p_v_fu_138_p3");
    sc_trace(mVcdFile, tmp_10_fu_145_p1, "tmp_10_fu_145_p1");
    sc_trace(mVcdFile, neg_ti_fu_149_p2, "neg_ti_fu_149_p2");
    sc_trace(mVcdFile, tmp_11_fu_155_p1, "tmp_11_fu_155_p1");
    sc_trace(mVcdFile, tmp_9_fu_159_p3, "tmp_9_fu_159_p3");
    sc_trace(mVcdFile, tmp_2_fu_190_p3, "tmp_2_fu_190_p3");
    sc_trace(mVcdFile, index_fu_197_p1, "index_fu_197_p1");
    sc_trace(mVcdFile, sel_tmp1_fu_211_p2, "sel_tmp1_fu_211_p2");
    sc_trace(mVcdFile, sel_tmp2_fu_216_p2, "sel_tmp2_fu_216_p2");
    sc_trace(mVcdFile, tmp_4_fu_229_p2, "tmp_4_fu_229_p2");
    sc_trace(mVcdFile, sel_tmp_cast_fu_221_p3, "sel_tmp_cast_fu_221_p3");
    sc_trace(mVcdFile, storemerge1_fu_234_p3, "storemerge1_fu_234_p3");
    sc_trace(mVcdFile, grp_fu_247_p0, "grp_fu_247_p0");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_pipeline_idle_pp0, "ap_pipeline_idle_pp0");
#endif

    }
    mHdltvinHandle.open("tanh_LUT.hdltvin.dat");
    mHdltvoutHandle.open("tanh_LUT.hdltvout.dat");
}

tanh_LUT::~tanh_LUT() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete tanh_table1_U;
    delete tanh_LUT_mul_mul_cud_U1;
}

void tanh_LUT::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void tanh_LUT::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_pp0_stage0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
             !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)))) {
            ap_enable_reg_pp0_iter1 = ap_start.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)))) {
        ap_pipeline_reg_pp0_iter1_tmp_6_reg_260 = tmp_6_reg_260.read();
        tmp_6_reg_260 = data_V.read().range(13, 13);
    }
    if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        ap_pipeline_reg_pp0_iter2_tmp_6_reg_260 = ap_pipeline_reg_pp0_iter1_tmp_6_reg_260.read();
        ap_pipeline_reg_pp0_iter3_tmp_6_reg_260 = ap_pipeline_reg_pp0_iter2_tmp_6_reg_260.read();
        ap_pipeline_reg_pp0_iter3_tmp_8_reg_271 = tmp_8_reg_271.read();
        ap_pipeline_reg_pp0_iter5_tmp_12_reg_286 = tmp_12_reg_286.read();
        icmp_reg_297 = icmp_fu_201_p2.read();
        r_V_reg_281 = r_V_fu_166_p2.read();
        tmp_12_reg_286 = r_V_fu_166_p2.read().range(12, 12);
        tmp_13_reg_292 = r_V_fu_166_p2.read().range(12, 10);
    }
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && !esl_seteq<1,1,1>(ap_pipeline_reg_pp0_iter1_tmp_6_reg_260.read(), ap_const_lv1_0))) {
        tmp_1_reg_266 = tmp_1_fu_105_p1.read();
    }
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && !esl_seteq<1,1,1>(ap_pipeline_reg_pp0_iter2_tmp_6_reg_260.read(), ap_const_lv1_0))) {
        tmp_7_reg_276 = neg_mul_fu_117_p2.read().range(28, 16);
    }
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && esl_seteq<1,1,1>(ap_pipeline_reg_pp0_iter1_tmp_6_reg_260.read(), ap_const_lv1_0))) {
        tmp_8_reg_271 = grp_fu_247_p2.read().range(29, 16);
    }
}

void tanh_LUT::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read().range(0, 0);
}

void tanh_LUT::thread_ap_done() {
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void tanh_LUT::thread_ap_enable_reg_pp0_iter0() {
    ap_enable_reg_pp0_iter0 = ap_start.read();
}

void tanh_LUT::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void tanh_LUT::thread_ap_pipeline_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()))) {
        ap_pipeline_idle_pp0 = ap_const_logic_1;
    } else {
        ap_pipeline_idle_pp0 = ap_const_logic_0;
    }
}

void tanh_LUT::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void tanh_LUT::thread_grp_fu_247_p0() {
    grp_fu_247_p0 =  (sc_lv<16>) (ap_const_lv30_5556);
}

void tanh_LUT::thread_icmp_fu_201_p2() {
    icmp_fu_201_p2 = (!tmp_13_reg_292.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): (sc_bigint<3>(tmp_13_reg_292.read()) > sc_bigint<3>(ap_const_lv3_0));
}

void tanh_LUT::thread_index_fu_197_p1() {
    index_fu_197_p1 = esl_sext<32,16>(tmp_2_fu_190_p3.read());
}

void tanh_LUT::thread_neg_mul_fu_117_p2() {
    neg_mul_fu_117_p2 = (!ap_const_lv29_0.is_01() || !tmp_1_reg_266.read().is_01())? sc_lv<29>(): (sc_biguint<29>(ap_const_lv29_0) - sc_biguint<29>(tmp_1_reg_266.read()));
}

void tanh_LUT::thread_neg_ti_fu_149_p2() {
    neg_ti_fu_149_p2 = (!ap_const_lv13_0.is_01() || !tmp_10_fu_145_p1.read().is_01())? sc_lv<13>(): (sc_biguint<13>(ap_const_lv13_0) - sc_biguint<13>(tmp_10_fu_145_p1.read()));
}

void tanh_LUT::thread_p_v_fu_138_p3() {
    p_v_fu_138_p3 = (!ap_pipeline_reg_pp0_iter3_tmp_6_reg_260.read()[0].is_01())? sc_lv<15>(): ((ap_pipeline_reg_pp0_iter3_tmp_6_reg_260.read()[0].to_bool())? tmp_fu_132_p1.read(): tmp_5_fu_135_p1.read());
}

void tanh_LUT::thread_r_V_fu_166_p2() {
    r_V_fu_166_p2 = (!ap_const_lv13_400.is_01() || !tmp_9_fu_159_p3.read().is_01())? sc_lv<13>(): (sc_biguint<13>(ap_const_lv13_400) - sc_biguint<13>(tmp_9_fu_159_p3.read()));
}

void tanh_LUT::thread_res_V() {
    res_V = esl_zext<14,10>(storemerge1_fu_234_p3.read());
}

void tanh_LUT::thread_res_V_ap_vld() {
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter6.read()))) {
        res_V_ap_vld = ap_const_logic_1;
    } else {
        res_V_ap_vld = ap_const_logic_0;
    }
}

void tanh_LUT::thread_sel_tmp1_fu_211_p2() {
    sel_tmp1_fu_211_p2 = (ap_pipeline_reg_pp0_iter5_tmp_12_reg_286.read() ^ ap_const_lv1_1);
}

void tanh_LUT::thread_sel_tmp2_fu_216_p2() {
    sel_tmp2_fu_216_p2 = (icmp_reg_297.read() & sel_tmp1_fu_211_p2.read());
}

void tanh_LUT::thread_sel_tmp_cast_fu_221_p3() {
    sel_tmp_cast_fu_221_p3 = (!sel_tmp2_fu_216_p2.read()[0].is_01())? sc_lv<10>(): ((sel_tmp2_fu_216_p2.read()[0].to_bool())? ap_const_lv10_0: ap_const_lv10_3FA);
}

void tanh_LUT::thread_storemerge1_fu_234_p3() {
    storemerge1_fu_234_p3 = (!tmp_4_fu_229_p2.read()[0].is_01())? sc_lv<10>(): ((tmp_4_fu_229_p2.read()[0].to_bool())? sel_tmp_cast_fu_221_p3.read(): tanh_table1_q0.read());
}

void tanh_LUT::thread_tanh_table1_address0() {
    tanh_table1_address0 =  (sc_lv<13>) (tmp_3_fu_206_p1.read());
}

void tanh_LUT::thread_tanh_table1_ce0() {
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter5.read()))) {
        tanh_table1_ce0 = ap_const_logic_1;
    } else {
        tanh_table1_ce0 = ap_const_logic_0;
    }
}

void tanh_LUT::thread_tmp_10_fu_145_p1() {
    tmp_10_fu_145_p1 = p_v_fu_138_p3.read().range(13-1, 0);
}

void tanh_LUT::thread_tmp_11_fu_155_p1() {
    tmp_11_fu_155_p1 = p_v_fu_138_p3.read().range(13-1, 0);
}

void tanh_LUT::thread_tmp_1_fu_105_p1() {
    tmp_1_fu_105_p1 = grp_fu_247_p2.read().range(29-1, 0);
}

void tanh_LUT::thread_tmp_2_fu_190_p3() {
    tmp_2_fu_190_p3 = esl_concat<13,3>(r_V_reg_281.read(), ap_const_lv3_0);
}

void tanh_LUT::thread_tmp_3_fu_206_p1() {
    tmp_3_fu_206_p1 = esl_zext<64,32>(index_fu_197_p1.read());
}

void tanh_LUT::thread_tmp_4_fu_229_p2() {
    tmp_4_fu_229_p2 = (sel_tmp2_fu_216_p2.read() | ap_pipeline_reg_pp0_iter5_tmp_12_reg_286.read());
}

void tanh_LUT::thread_tmp_5_fu_135_p1() {
    tmp_5_fu_135_p1 = esl_sext<15,14>(ap_pipeline_reg_pp0_iter3_tmp_8_reg_271.read());
}

void tanh_LUT::thread_tmp_9_fu_159_p3() {
    tmp_9_fu_159_p3 = (!ap_pipeline_reg_pp0_iter3_tmp_6_reg_260.read()[0].is_01())? sc_lv<13>(): ((ap_pipeline_reg_pp0_iter3_tmp_6_reg_260.read()[0].to_bool())? neg_ti_fu_149_p2.read(): tmp_11_fu_155_p1.read());
}

void tanh_LUT::thread_tmp_fu_132_p1() {
    tmp_fu_132_p1 = esl_sext<15,13>(tmp_7_reg_276.read());
}

void tanh_LUT::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
break;
        default : 
            ap_NS_fsm = "X";
            break;
    }
}

void tanh_LUT::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst\" :  \"" << ap_rst.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_start\" :  \"" << ap_start.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"ap_done\" :  \"" << ap_done.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_idle\" :  \"" << ap_idle.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"ap_ready\" :  \"" << ap_ready.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"data_V\" :  \"" << data_V.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"res_V\" :  \"" << res_V.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"res_V_ap_vld\" :  \"" << res_V_ap_vld.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

