
*** Running vivado
    with args -log and_teste.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source and_teste.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source and_teste.tcl -notrace
Command: link_design -top and_teste -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.918 ; gain = 0.000 ; free physical = 1633 ; free virtual = 6270
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/arthur/Downloads/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/arthur/Downloads/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1669.387 ; gain = 0.000 ; free physical = 1513 ; free virtual = 6164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.355 ; gain = 348.719 ; free physical = 1514 ; free virtual = 6165
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1748.293 ; gain = 74.938 ; free physical = 1505 ; free virtual = 6157

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11a098c60

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.145 ; gain = 407.852 ; free physical = 1111 ; free virtual = 5784

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11a098c60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2436.066 ; gain = 0.000 ; free physical = 862 ; free virtual = 5535
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11a098c60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2436.066 ; gain = 0.000 ; free physical = 862 ; free virtual = 5535
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11a098c60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2436.066 ; gain = 0.000 ; free physical = 862 ; free virtual = 5535
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11a098c60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2468.082 ; gain = 32.016 ; free physical = 861 ; free virtual = 5534
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11a098c60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2468.082 ; gain = 32.016 ; free physical = 861 ; free virtual = 5534
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11a098c60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2468.082 ; gain = 32.016 ; free physical = 861 ; free virtual = 5534
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.082 ; gain = 0.000 ; free physical = 861 ; free virtual = 5534
Ending Logic Optimization Task | Checksum: 11a098c60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2468.082 ; gain = 32.016 ; free physical = 861 ; free virtual = 5534

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11a098c60

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.082 ; gain = 0.000 ; free physical = 860 ; free virtual = 5534

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11a098c60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.082 ; gain = 0.000 ; free physical = 860 ; free virtual = 5534

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.082 ; gain = 0.000 ; free physical = 860 ; free virtual = 5534
Ending Netlist Obfuscation Task | Checksum: 11a098c60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.082 ; gain = 0.000 ; free physical = 860 ; free virtual = 5534
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2468.082 ; gain = 794.727 ; free physical = 860 ; free virtual = 5534
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2492.094 ; gain = 16.008 ; free physical = 855 ; free virtual = 5529
INFO: [Common 17-1381] The checkpoint '/home/arthur/project_teste_zybo/project_teste_zybo.runs/impl_1/and_teste_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file and_teste_drc_opted.rpt -pb and_teste_drc_opted.pb -rpx and_teste_drc_opted.rpx
Command: report_drc -file and_teste_drc_opted.rpt -pb and_teste_drc_opted.pb -rpx and_teste_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/arthur/project_teste_zybo/project_teste_zybo.runs/impl_1/and_teste_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 838 ; free virtual = 5513
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10413acb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 838 ; free virtual = 5513
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 838 ; free virtual = 5513

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 127a67e3a

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 826 ; free virtual = 5505

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 209da67b4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 831 ; free virtual = 5510

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 209da67b4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 831 ; free virtual = 5510
Phase 1 Placer Initialization | Checksum: 209da67b4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 831 ; free virtual = 5511

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 209da67b4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 831 ; free virtual = 5511

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 209da67b4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 831 ; free virtual = 5511

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 209da67b4

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 831 ; free virtual = 5511

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 184aa8a39

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 814 ; free virtual = 5495
Phase 2 Global Placement | Checksum: 184aa8a39

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 816 ; free virtual = 5497

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 184aa8a39

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 816 ; free virtual = 5497

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20eb9b1dd

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5497

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 186b39b75

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5497

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 186b39b75

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5497

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 156b37946

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 814 ; free virtual = 5496

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 156b37946

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 814 ; free virtual = 5496

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 156b37946

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496
Phase 3 Detail Placement | Checksum: 156b37946

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 156b37946

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 156b37946

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 156b37946

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496
Phase 4.3 Placer Reporting | Checksum: 156b37946

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1889bd5ae

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496
Ending Placer Task | Checksum: 104a4add5

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 815 ; free virtual = 5496
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 818 ; free virtual = 5501
INFO: [Common 17-1381] The checkpoint '/home/arthur/project_teste_zybo/project_teste_zybo.runs/impl_1/and_teste_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file and_teste_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 810 ; free virtual = 5492
INFO: [runtcl-4] Executing : report_utilization -file and_teste_utilization_placed.rpt -pb and_teste_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file and_teste_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 828 ; free virtual = 5510
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 811 ; free virtual = 5493
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2572.133 ; gain = 0.000 ; free physical = 804 ; free virtual = 5487
INFO: [Common 17-1381] The checkpoint '/home/arthur/project_teste_zybo/project_teste_zybo.runs/impl_1/and_teste_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 51e09b1d ConstDB: 0 ShapeSum: b2c412b8 RouteDB: 0
Post Restoration Checksum: NetGraph: 56465d9f NumContArr: 57e0245c Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ae2681fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2607.758 ; gain = 0.000 ; free physical = 237 ; free virtual = 5417

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ae2681fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2620.770 ; gain = 13.012 ; free physical = 205 ; free virtual = 5385

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ae2681fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2620.770 ; gain = 13.012 ; free physical = 205 ; free virtual = 5386
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b7ade73f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2627.770 ; gain = 20.012 ; free physical = 197 ; free virtual = 5377

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: b7ade73f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: b7ade73f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377
Phase 4 Rip-up And Reroute | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377
Phase 5 Delay and Skew Optimization | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377
Phase 6.1 Hold Fix Iter | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377
Phase 6 Post Hold Fix | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 196 ; free virtual = 5377

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.013795 %
  Global Horizontal Routing Utilization  = 0.00160846 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 195 ; free virtual = 5376

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 130994ade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2630.770 ; gain = 23.012 ; free physical = 195 ; free virtual = 5376

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16b128aa1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2646.777 ; gain = 39.020 ; free physical = 195 ; free virtual = 5376

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 16b128aa1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2646.777 ; gain = 39.020 ; free physical = 195 ; free virtual = 5376
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2646.777 ; gain = 39.020 ; free physical = 228 ; free virtual = 5409

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2646.777 ; gain = 74.645 ; free physical = 228 ; free virtual = 5409
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2646.777 ; gain = 0.000 ; free physical = 226 ; free virtual = 5408
INFO: [Common 17-1381] The checkpoint '/home/arthur/project_teste_zybo/project_teste_zybo.runs/impl_1/and_teste_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file and_teste_drc_routed.rpt -pb and_teste_drc_routed.pb -rpx and_teste_drc_routed.rpx
Command: report_drc -file and_teste_drc_routed.rpt -pb and_teste_drc_routed.pb -rpx and_teste_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/arthur/project_teste_zybo/project_teste_zybo.runs/impl_1/and_teste_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file and_teste_methodology_drc_routed.rpt -pb and_teste_methodology_drc_routed.pb -rpx and_teste_methodology_drc_routed.rpx
Command: report_methodology -file and_teste_methodology_drc_routed.rpt -pb and_teste_methodology_drc_routed.pb -rpx and_teste_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/arthur/project_teste_zybo/project_teste_zybo.runs/impl_1/and_teste_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file and_teste_power_routed.rpt -pb and_teste_power_summary_routed.pb -rpx and_teste_power_routed.rpx
Command: report_power -file and_teste_power_routed.rpt -pb and_teste_power_summary_routed.pb -rpx and_teste_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file and_teste_route_status.rpt -pb and_teste_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file and_teste_timing_summary_routed.rpt -pb and_teste_timing_summary_routed.pb -rpx and_teste_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file and_teste_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file and_teste_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file and_teste_bus_skew_routed.rpt -pb and_teste_bus_skew_routed.pb -rpx and_teste_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 08:29:27 2024...

*** Running vivado
    with args -log and_teste.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source and_teste.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source and_teste.tcl -notrace
Command: open_checkpoint and_teste_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.977 ; gain = 0.000 ; free physical = 1036 ; free virtual = 6271
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2152.969 ; gain = 6.938 ; free physical = 525 ; free virtual = 5760
Restored from archive | CPU: 0.060000 secs | Memory: 1.184013 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2152.969 ; gain = 6.938 ; free physical = 525 ; free virtual = 5760
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.969 ; gain = 0.000 ; free physical = 525 ; free virtual = 5760
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 1acc6bbcc
----- Checksum: PlaceDB: ded5b688 ShapeSum: b2c412b8 RouteDB: 1b2cf28c 
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2152.969 ; gain = 829.328 ; free physical = 524 ; free virtual = 5759
Command: write_bitstream -force and_teste.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./and_teste.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2590.965 ; gain = 437.996 ; free physical = 484 ; free virtual = 5726
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 08:30:21 2024...
