# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:09 on Apr 23,2018
# vlog -reportprogress 300 ./KHzCLock.sv 
# -- Compiling module KHzCLock
# -- Compiling module KHzClock_testbench
# 
# Top level modules:
# 	KHzCLock
# 	KHzClock_testbench
# End time: 11:50:09 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work KHzCLock_testbench 
# Start time: 11:50:09 on Apr 23,2018
# ** Error: (vsim-3170) Could not find 'KHzCLock_testbench'.
#         Searched libraries:
#             C:/Users/shengj2/Documents/UWTspring2018/week5/day1/KHzCLock/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:47 on Apr 23,2018
# vlog -reportprogress 300 ./KHzCLock.sv 
# -- Compiling module KHzCLock
# -- Compiling module KHzCLock_testbench
# 
# Top level modules:
# 	KHzCLock
# 	KHzCLock_testbench
# End time: 11:50:47 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work KHzCLock_testbench 
# Start time: 11:50:09 on Apr 23,2018
# Loading sv_std.std
# Loading work.KHzCLock_testbench
# ** Error: (vsim-3033) ./KHzCLock.sv(38): Instantiation of 'KHzClock' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /KHzCLock_testbench File: ./KHzCLock.sv
#         Searched libraries:
#             C:/Users/shengj2/Documents/UWTspring2018/week5/day1/KHzCLock/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 12
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:20 on Apr 23,2018
# vlog -reportprogress 300 ./KHzCLock.sv 
# -- Compiling module KHzCLock
# -- Compiling module KHzCLock_testbench
# 
# Top level modules:
# 	KHzCLock_testbench
# End time: 11:51:20 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work KHzCLock_testbench 
# Start time: 11:50:09 on Apr 23,2018
# Loading sv_std.std
# Loading work.KHzCLock_testbench
# Loading work.KHzCLock
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position end  sim:/KHzCLock_testbench/Clock
add wave -position end  sim:/KHzCLock_testbench/Sig
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/shengj2/Documents/UWTspring2018/week5/day1/KHzCLock/wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:51:50 on Apr 23,2018
# vlog -reportprogress 300 ./KHzCLock.sv 
# -- Compiling module KHzCLock
# -- Compiling module KHzCLock_testbench
# 
# Top level modules:
# 	KHzCLock_testbench
# End time: 11:51:50 on Apr 23,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work KHzCLock_testbench 
# Start time: 11:51:52 on Apr 23,2018
# Loading sv_std.std
# Loading work.KHzCLock_testbench
# Loading work.KHzCLock
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./KHzCLock.sv(48)
#    Time: 2000100 ns  Iteration: 0  Instance: /KHzCLock_testbench
# Break in Module KHzCLock_testbench at ./KHzCLock.sv line 48
# End time: 12:57:02 on Apr 23,2018, Elapsed time: 1:05:10
# Errors: 0, Warnings: 0
