Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 22 11:44:59 2024
| Host         : XXSnipezXX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_push_led_timing_summary_routed.rpt -pb wrapper_push_led_timing_summary_routed.pb -rpx wrapper_push_led_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper_push_led
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     30          
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               21          
TIMING-23  Warning           Combinational loop found        1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (85)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (21)

1. checking no_clock (51)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: counter_reg[3]_i_2/O (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: n_0_96_BUFG_inst_i_1/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (85)
-------------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (21)
-----------------------------
 There are 21 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.609        0.000                      0                  100        0.226        0.000                      0                  100        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.609        0.000                      0                  100        0.226        0.000                      0                  100        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.828ns (21.211%)  route 3.076ns (78.789%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.629     5.150    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.466    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.436     7.026    inst_seg7/s_refresh_counter[0]_i_6_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.114    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.816     9.054    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.853    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    inst_seg7/s_refresh_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.828ns (21.211%)  route 3.076ns (78.789%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.629     5.150    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.466    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.436     7.026    inst_seg7/s_refresh_counter[0]_i_6_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.114    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.816     9.054    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.853    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[22]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    inst_seg7/s_refresh_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.828ns (21.211%)  route 3.076ns (78.789%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.629     5.150    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.466    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.436     7.026    inst_seg7/s_refresh_counter[0]_i_6_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.114    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.816     9.054    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.853    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[23]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    inst_seg7/s_refresh_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.828ns (21.211%)  route 3.076ns (78.789%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.629     5.150    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.466    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.436     7.026    inst_seg7/s_refresh_counter[0]_i_6_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.114    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.816     9.054    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.853    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[24]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X62Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    inst_seg7/s_refresh_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.054    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.828ns (22.015%)  route 2.933ns (77.985%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.630     5.151    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  inst_seg7/s_refresh_counter_reg[23]/Q
                         net (fo=2, routed)           0.859     6.466    inst_seg7/s_refresh_counter[23]
    SLICE_X63Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.023    inst_seg7/s_refresh_counter[0]_i_5_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.147 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.111    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.235 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.678     8.912    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.511    14.852    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_R)       -0.429    14.662    inst_seg7/s_refresh_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.828ns (22.015%)  route 2.933ns (77.985%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.630     5.151    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  inst_seg7/s_refresh_counter_reg[23]/Q
                         net (fo=2, routed)           0.859     6.466    inst_seg7/s_refresh_counter[23]
    SLICE_X63Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.023    inst_seg7/s_refresh_counter[0]_i_5_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.147 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.111    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.235 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.678     8.912    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.511    14.852    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[18]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_R)       -0.429    14.662    inst_seg7/s_refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.828ns (22.015%)  route 2.933ns (77.985%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.630     5.151    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  inst_seg7/s_refresh_counter_reg[23]/Q
                         net (fo=2, routed)           0.859     6.466    inst_seg7/s_refresh_counter[23]
    SLICE_X63Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.023    inst_seg7/s_refresh_counter[0]_i_5_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.147 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.111    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.235 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.678     8.912    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.511    14.852    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_R)       -0.429    14.662    inst_seg7/s_refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.828ns (22.015%)  route 2.933ns (77.985%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.630     5.151    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  inst_seg7/s_refresh_counter_reg[23]/Q
                         net (fo=2, routed)           0.859     6.466    inst_seg7/s_refresh_counter[23]
    SLICE_X63Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_5/O
                         net (fo=1, routed)           0.433     7.023    inst_seg7/s_refresh_counter[0]_i_5_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.147 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.111    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.235 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.678     8.912    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.511    14.852    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[20]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y32         FDRE (Setup_fdre_C_R)       -0.429    14.662    inst_seg7/s_refresh_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.091%)  route 2.920ns (77.909%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.629     5.150    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.466    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.436     7.026    inst_seg7/s_refresh_counter[0]_i_6_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.114    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.661     8.898    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508    14.849    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    inst_seg7/s_refresh_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.828ns (22.091%)  route 2.920ns (77.909%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.629     5.150    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.860     6.466    inst_seg7/s_refresh_counter[19]
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.590 f  inst_seg7/s_refresh_counter[0]_i_6/O
                         net (fo=1, routed)           0.436     7.026    inst_seg7/s_refresh_counter[0]_i_6_n_1
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.150 f  inst_seg7/s_refresh_counter[0]_i_2/O
                         net (fo=4, routed)           0.964     8.114    inst_seg7/s_refresh_counter[0]_i_2_n_1
    SLICE_X63Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  inst_seg7/s_refresh_counter[31]_i_1/O
                         net (fo=31, routed)          0.661     8.898    inst_seg7/s_refresh_counter[31]_i_1_n_1
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508    14.849    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    inst_seg7/s_refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_seg7_led_scanner_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.101     1.719    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X64Y30         LUT6 (Prop_lut6_I0_O)        0.098     1.817 r  inst_seg7/s_seg7_led_scanner[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    inst_seg7/s_seg7_led_scanner[1]_i_1_n_1
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.983    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     1.591    inst_seg7/s_seg7_led_scanner_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sec_1/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_1/sec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.585     1.468    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  sec_1/sec_reg[0]/Q
                         net (fo=5, routed)           0.174     1.806    sec_1/Q[0]
    SLICE_X64Y28         LUT4 (Prop_lut4_I0_O)        0.043     1.849 r  sec_1/sec[3]_i_2/O
                         net (fo=1, routed)           0.000     1.849    sec_1/p_0_in__0[3]
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.981    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.131     1.599    sec_1/sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 sec_1/sec_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_1/sec_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.585     1.468    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  sec_1/sec_reg[0]/Q
                         net (fo=5, routed)           0.174     1.806    sec_1/Q[0]
    SLICE_X64Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  sec_1/sec[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    sec_1/p_0_in__0[1]
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.854     1.981    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDCE (Hold_fdce_C_D)         0.121     1.589    sec_1/sec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.469    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  inst_seg7/s_refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.743    inst_seg7/s_refresh_counter[7]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  inst_seg7/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.854    inst_seg7/data0[7]
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.855     1.982    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    inst_seg7/s_refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.590     1.473    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  inst_seg7/s_refresh_counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.747    inst_seg7/s_refresh_counter[23]
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  inst_seg7/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.858    inst_seg7/data0[23]
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.859     1.986    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  inst_seg7/s_refresh_counter_reg[23]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    inst_seg7/s_refresh_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.589     1.472    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  inst_seg7/s_refresh_counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.746    inst_seg7/s_refresh_counter[19]
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  inst_seg7/plusOp_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.857    inst_seg7/data0[19]
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.858     1.985    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  inst_seg7/s_refresh_counter_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.105     1.577    inst_seg7/s_refresh_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.591     1.474    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  inst_seg7/s_refresh_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_seg7/s_refresh_counter_reg[27]/Q
                         net (fo=2, routed)           0.133     1.748    inst_seg7/s_refresh_counter[27]
    SLICE_X62Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  inst_seg7/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.859    inst_seg7/data0[27]
    SLICE_X62Y34         FDRE                                         r  inst_seg7/s_refresh_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.860     1.987    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  inst_seg7/s_refresh_counter_reg[27]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    inst_seg7/s_refresh_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.591     1.474    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  inst_seg7/s_refresh_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_seg7/s_refresh_counter_reg[31]/Q
                         net (fo=2, routed)           0.134     1.749    inst_seg7/s_refresh_counter[31]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  inst_seg7/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.860    inst_seg7/data0[31]
    SLICE_X62Y35         FDRE                                         r  inst_seg7/s_refresh_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.861     1.988    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  inst_seg7/s_refresh_counter_reg[31]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    inst_seg7/s_refresh_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 inst_seg7/s_refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.469    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  inst_seg7/s_refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.743    inst_seg7/s_refresh_counter[7]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.887 r  inst_seg7/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.887    inst_seg7/data0[8]
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.855     1.982    inst_seg7/clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  inst_seg7/s_refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    inst_seg7/s_refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_seg7/s_seg7_led_scanner_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.249ns (56.136%)  route 0.195ns (43.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.148     1.618 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.195     1.813    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X64Y30         LUT5 (Prop_lut5_I4_O)        0.101     1.914 r  inst_seg7/s_seg7_led_scanner[0]_i_1/O
                         net (fo=1, routed)           0.000     1.914    inst_seg7/s_seg7_led_scanner[0]_i_1_n_1
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.856     1.983    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.131     1.601    inst_seg7/s_seg7_led_scanner_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y30   inst_seg7/s_refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   inst_seg7/s_refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   inst_seg7/s_refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   inst_seg7/s_refresh_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y31   inst_seg7/s_refresh_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   inst_seg7/s_refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   inst_seg7/s_refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   inst_seg7/s_refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   inst_seg7/s_refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   inst_seg7/s_refresh_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   inst_seg7/s_refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y30   inst_seg7/s_refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y30   inst_seg7/s_refresh_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   inst_seg7/s_refresh_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y31   inst_seg7/s_refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 min_1/sec_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 4.522ns (52.220%)  route 4.138ns (47.780%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  min_1/sec_reg[1]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  min_1/sec_reg[1]/Q
                         net (fo=5, routed)           0.974     1.492    inst_seg7/Q[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.616 r  inst_seg7/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.013     2.629    inst_seg7/sel0[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.152     2.781 r  inst_seg7/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.151     4.932    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728     8.660 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.660    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/sec_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 4.503ns (53.902%)  route 3.851ns (46.098%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  min_1/sec_reg[1]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  min_1/sec_reg[1]/Q
                         net (fo=5, routed)           0.974     1.492    inst_seg7/Q[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.616 r  inst_seg7/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021     2.637    inst_seg7/sel0[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.146     2.783 r  inst_seg7/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     4.639    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     8.353 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.353    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/sec_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 4.659ns (56.325%)  route 3.613ns (43.675%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  min_1/sec_reg[3]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  min_1/sec_reg[3]/Q
                         net (fo=5, routed)           0.847     1.325    inst_seg7/Q[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.301     1.626 f  inst_seg7/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     2.443    inst_seg7/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.153     2.596 r  inst_seg7/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.949     4.545    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727     8.271 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.271    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/sec_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.252ns  (logic 4.428ns (53.667%)  route 3.823ns (46.333%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  min_1/sec_reg[2]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  min_1/sec_reg[2]/Q
                         net (fo=4, routed)           0.752     1.230    inst_seg7/Q[2]
    SLICE_X64Y28         LUT6 (Prop_lut6_I0_O)        0.295     1.525 r  inst_seg7/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.828     2.354    inst_seg7/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.478 r  inst_seg7/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.243     4.720    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.252 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.252    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/sec_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 4.301ns (52.509%)  route 3.890ns (47.491%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  min_1/sec_reg[1]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  min_1/sec_reg[1]/Q
                         net (fo=5, routed)           0.974     1.492    inst_seg7/Q[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.616 r  inst_seg7/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.013     2.629    inst_seg7/sel0[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.753 r  inst_seg7/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     4.656    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.191 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.191    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/sec_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.133ns  (logic 4.295ns (52.811%)  route 3.838ns (47.189%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  min_1/sec_reg[1]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  min_1/sec_reg[1]/Q
                         net (fo=5, routed)           0.974     1.492    inst_seg7/Q[1]
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     1.616 r  inst_seg7/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.021     2.637    inst_seg7/sel0[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     2.761 r  inst_seg7/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.843     4.604    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.133 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.133    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/sec_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.044ns  (logic 4.439ns (55.179%)  route 3.605ns (44.821%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  min_1/sec_reg[3]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  min_1/sec_reg[3]/Q
                         net (fo=5, routed)           0.847     1.325    inst_seg7/Q[3]
    SLICE_X64Y27         LUT4 (Prop_lut4_I0_O)        0.301     1.626 f  inst_seg7/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     2.443    inst_seg7/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     2.567 r  inst_seg7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.941     4.508    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.044 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.044    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_10/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_10/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.743ns  (logic 0.995ns (26.585%)  route 2.748ns (73.415%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  min_10/counter_reg[3]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  min_10/counter_reg[3]/Q
                         net (fo=6, routed)           0.830     1.249    min_10/counter_reg_n_1_[3]
    SLICE_X63Y31         LUT6 (Prop_lut6_I3_O)        0.299     1.548 r  min_10/counter[9]_i_3/O
                         net (fo=2, routed)           0.445     1.993    min_10/counter[9]_i_3_n_1
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.117 f  min_10/counter[8]_i_2/O
                         net (fo=12, routed)          0.977     3.094    min_10/counter[8]_i_2_n_1
    SLICE_X64Y30         LUT3 (Prop_lut3_I2_O)        0.153     3.247 r  min_10/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.495     3.743    min_10/counter[1]_i_1__1_n_1
    SLICE_X63Y30         FDCE                                         r  min_10/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_10/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_10/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.388ns  (logic 0.994ns (29.335%)  route 2.394ns (70.665%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  min_10/counter_reg[3]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  min_10/counter_reg[3]/Q
                         net (fo=6, routed)           0.830     1.249    min_10/counter_reg_n_1_[3]
    SLICE_X63Y31         LUT6 (Prop_lut6_I3_O)        0.299     1.548 r  min_10/counter[9]_i_3/O
                         net (fo=2, routed)           0.445     1.993    min_10/counter[9]_i_3_n_1
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.117 f  min_10/counter[8]_i_2/O
                         net (fo=12, routed)          1.120     3.236    min_10/counter[8]_i_2_n_1
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.152     3.388 r  min_10/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.388    min_10/counter[3]_i_1__1_n_1
    SLICE_X63Y30         FDCE                                         r  min_10/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_10/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_10/sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.370ns  (logic 0.992ns (29.439%)  route 2.378ns (70.561%))
  Logic Levels:           4  (FDCE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  min_10/counter_reg[3]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  min_10/counter_reg[3]/Q
                         net (fo=6, routed)           0.830     1.249    min_10/counter_reg_n_1_[3]
    SLICE_X63Y31         LUT6 (Prop_lut6_I3_O)        0.299     1.548 f  min_10/counter[9]_i_3/O
                         net (fo=2, routed)           0.445     1.993    min_10/counter[9]_i_3_n_1
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.124     2.117 r  min_10/counter[8]_i_2/O
                         net (fo=12, routed)          1.103     3.220    min_10/counter[8]_i_2_n_1
    SLICE_X65Y30         LUT4 (Prop_lut4_I2_O)        0.150     3.370 r  min_10/sec[0]_i_1/O
                         net (fo=1, routed)           0.000     3.370    min_10/sec[0]_i_1_n_1
    SLICE_X65Y30         FDCE                                         r  min_10/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 min_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_1/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  min_1/counter_reg[1]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  min_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.091     0.232    min_1/counter_reg_n_1_[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.277 r  min_1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.277    min_1/counter[5]_i_1_n_1
    SLICE_X62Y24         FDCE                                         r  min_1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_1/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  min_1/counter_reg[1]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  min_1/counter_reg[1]/Q
                         net (fo=5, routed)           0.092     0.233    min_1/counter_reg_n_1_[1]
    SLICE_X62Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.278 r  min_1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.278    min_1/counter[4]_i_1_n_1
    SLICE_X62Y24         FDCE                                         r  min_1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_1/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  min_1/counter_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  min_1/counter_reg[0]/Q
                         net (fo=6, routed)           0.097     0.238    min_1/counter_reg_n_1_[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.283 r  min_1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.283    min_1/counter[3]_i_1_n_1
    SLICE_X63Y24         FDCE                                         r  min_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_1/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.455%)  route 0.098ns (34.545%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE                         0.000     0.000 r  min_1/counter_reg[0]/C
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  min_1/counter_reg[0]/Q
                         net (fo=6, routed)           0.098     0.239    min_1/counter_reg_n_1_[0]
    SLICE_X63Y24         LUT6 (Prop_lut6_I4_O)        0.045     0.284 r  min_1/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.284    min_1/counter[2]_i_1_n_1
    SLICE_X63Y24         FDCE                                         r  min_1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_1/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.073%)  route 0.114ns (37.927%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  min_1/counter_reg[3]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  min_1/counter_reg[3]/Q
                         net (fo=7, routed)           0.114     0.255    min_1/counter_reg_n_1_[3]
    SLICE_X62Y24         LUT5 (Prop_lut5_I3_O)        0.045     0.300 r  min_1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.300    min_1/counter[0]_i_1_n_1
    SLICE_X62Y24         FDCE                                         r  min_1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_10/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_10/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE                         0.000     0.000 r  min_10/counter_reg[3]/C
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  min_10/counter_reg[3]/Q
                         net (fo=6, routed)           0.099     0.227    min_10/counter_reg_n_1_[3]
    SLICE_X63Y30         LUT6 (Prop_lut6_I0_O)        0.099     0.326 r  min_10/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.326    min_10/counter[4]_i_1__1_n_1
    SLICE_X63Y30         FDCE                                         r  min_10/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_10/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_10/sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.030%)  route 0.158ns (45.970%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE                         0.000     0.000 r  sec_10/counter_reg[1]/C
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sec_10/counter_reg[1]/Q
                         net (fo=7, routed)           0.158     0.299    sec_10/counter_reg_n_1_[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I3_O)        0.045     0.344 r  sec_10/sec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    sec_10/sec[0]_i_1_n_1
    SLICE_X65Y28         FDCE                                         r  sec_10/sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_10/sec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_10/sec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.323%)  route 0.169ns (47.677%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE                         0.000     0.000 r  sec_10/sec_reg[0]/C
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sec_10/sec_reg[0]/Q
                         net (fo=4, routed)           0.169     0.310    sec_10/switch16_i__0[0]
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  sec_10/sec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    sec_10/sec[2]_i_1_n_1
    SLICE_X65Y28         FDCE                                         r  sec_10/sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_10/counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_10/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDCE                         0.000     0.000 r  min_10/counter_reg[7]/C
    SLICE_X63Y31         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  min_10/counter_reg[7]/Q
                         net (fo=4, routed)           0.179     0.320    min_10/counter_reg_n_1_[7]
    SLICE_X63Y31         LUT5 (Prop_lut5_I1_O)        0.042     0.362 r  min_10/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.362    min_10/counter[8]_i_1__0_n_1
    SLICE_X63Y31         FDCE                                         r  min_10/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_1/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.327%)  route 0.176ns (48.673%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  min_1/counter_reg[2]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  min_1/counter_reg[2]/Q
                         net (fo=7, routed)           0.176     0.317    min_1/counter_reg_n_1_[2]
    SLICE_X63Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.362 r  min_1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    min_1/counter[1]_i_1_n_1
    SLICE_X63Y24         FDCE                                         r  min_1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sec_1/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 4.651ns (52.558%)  route 4.199ns (47.442%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.624     5.145    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  sec_1/sec_reg[2]/Q
                         net (fo=4, routed)           1.168     6.792    inst_seg7/seg_OBUF[0]_inst_i_1_1[2]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.295     7.087 r  inst_seg7/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.879     7.966    inst_seg7/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.150     8.116 r  inst_seg7/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.151    10.267    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    13.995 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.995    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_1/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 4.428ns (51.090%)  route 4.239ns (48.910%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.624     5.145    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  sec_1/sec_reg[2]/Q
                         net (fo=4, routed)           1.168     6.792    inst_seg7/seg_OBUF[0]_inst_i_1_1[2]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.295     7.087 r  inst_seg7/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.828     7.915    inst_seg7/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.039 r  inst_seg7/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.243    10.282    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.813 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.813    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.595ns  (logic 4.653ns (54.134%)  route 3.942ns (45.866%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.147    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          1.177     6.802    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.295     7.097 f  inst_seg7/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     7.914    inst_seg7/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.153     8.067 r  inst_seg7/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.949    10.015    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.727    13.742 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.742    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_1/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.541ns  (logic 4.636ns (54.274%)  route 3.906ns (45.726%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.624     5.145    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  sec_1/sec_reg[2]/Q
                         net (fo=4, routed)           1.168     6.792    inst_seg7/seg_OBUF[0]_inst_i_1_1[2]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.295     7.087 r  inst_seg7/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.881     7.968    inst_seg7/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.148     8.116 r  inst_seg7/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     9.972    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    13.687 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.687    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_1/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 4.432ns (52.870%)  route 3.951ns (47.130%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.624     5.145    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  sec_1/sec_reg[2]/Q
                         net (fo=4, routed)           1.168     6.792    inst_seg7/seg_OBUF[0]_inst_i_1_1[2]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.295     7.087 r  inst_seg7/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.879     7.966    inst_seg7/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.090 r  inst_seg7/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     9.993    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.528 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.528    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.368ns  (logic 4.433ns (52.973%)  route 3.935ns (47.027%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.147    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          1.177     6.802    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X64Y27         LUT4 (Prop_lut4_I2_O)        0.295     7.097 f  inst_seg7/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.817     7.914    inst_seg7/sel0[3]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.124     8.038 r  inst_seg7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.941     9.979    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.515 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.515    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_1/sec_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.319ns  (logic 4.426ns (53.206%)  route 3.893ns (46.794%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.624     5.145    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.478     5.623 r  sec_1/sec_reg[2]/Q
                         net (fo=4, routed)           1.168     6.792    inst_seg7/seg_OBUF[0]_inst_i_1_1[2]
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.295     7.087 r  inst_seg7/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.881     7.968    inst_seg7/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.124     8.092 r  inst_seg7/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.843     9.935    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.464 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.464    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 4.533ns (60.301%)  route 2.984ns (39.699%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.147    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          1.177     6.802    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.321     7.123 r  inst_seg7/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     8.931    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.665 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.665    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.502ns (61.067%)  route 2.870ns (38.933%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.147    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.478     5.625 r  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          1.197     6.822    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.321     7.143 r  inst_seg7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.816    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    12.520 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.520    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 4.296ns (60.016%)  route 2.862ns (39.984%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.626     5.147    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          1.197     6.822    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.295     7.117 r  inst_seg7/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.666     8.782    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.305 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.305    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.450ns (74.368%)  route 0.500ns (25.632%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.148     1.618 f  inst_seg7/s_seg7_led_scanner_reg[0]/Q
                         net (fo=10, routed)          0.169     1.787    inst_seg7/s_seg7_led_scanner[0]
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.098     1.885 r  inst_seg7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.216    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.420 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.420    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.433ns (68.946%)  route 0.645ns (31.054%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.313     1.947    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.992 r  inst_seg7/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.325    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.549 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.549    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.476ns (69.742%)  route 0.641ns (30.258%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 f  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.313     1.947    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.046     1.993 r  inst_seg7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.321    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.587 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.587    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.490ns (65.527%)  route 0.784ns (34.473%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.154     1.788    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  inst_seg7/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.176     2.009    inst_seg7/sel0[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.054 r  inst_seg7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.454     2.508    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.745 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.745    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.492ns (65.280%)  route 0.794ns (34.720%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.394     2.028    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.044     2.072 r  inst_seg7/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.472    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.756 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.756    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.547ns (65.736%)  route 0.806ns (34.264%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.154     1.788    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  inst_seg7/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.176     2.009    inst_seg7/sel0[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.049     2.058 r  inst_seg7/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.477     2.534    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.289     3.823 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.823    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.484ns (62.828%)  route 0.878ns (37.172%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.156     1.790    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  inst_seg7/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.312     2.147    inst_seg7/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I2_O)        0.045     2.192 r  inst_seg7/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.602    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.832 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.832    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.490ns (62.169%)  route 0.907ns (37.831%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.154     1.788    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.833 f  inst_seg7/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.311     2.144    inst_seg7/sel0[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045     2.189 r  inst_seg7/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.631    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.867 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.867    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.401ns  (logic 1.530ns (63.725%)  route 0.871ns (36.275%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.156     1.790    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  inst_seg7/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.312     2.147    inst_seg7/sel0[2]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.043     2.190 r  inst_seg7/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.593    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.278     3.871 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.871    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_seg7/s_seg7_led_scanner_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.486ns (60.358%)  route 0.976ns (39.642%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.587     1.470    inst_seg7/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  inst_seg7/s_seg7_led_scanner_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  inst_seg7/s_seg7_led_scanner_reg[1]/Q
                         net (fo=9, routed)           0.154     1.788    inst_seg7/s_seg7_led_scanner[1]
    SLICE_X64Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  inst_seg7/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.224     2.057    inst_seg7/sel0[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.102 r  inst_seg7/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.700    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.933 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.933    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/sec_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.096ns (3.661%)  route 2.526ns (96.339%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.829     2.622    sec_1/n_0_96_BUFG
    SLICE_X64Y28         FDCE                                         f  sec_1/sec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[0]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/sec_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.096ns (3.661%)  route 2.526ns (96.339%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.829     2.622    sec_1/n_0_96_BUFG
    SLICE_X64Y28         FDCE                                         f  sec_1/sec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[1]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/sec_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.096ns (3.661%)  route 2.526ns (96.339%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.829     2.622    sec_1/n_0_96_BUFG
    SLICE_X64Y28         FDCE                                         f  sec_1/sec_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[2]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/sec_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.096ns (3.661%)  route 2.526ns (96.339%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.829     2.622    sec_1/n_0_96_BUFG
    SLICE_X64Y28         FDCE                                         f  sec_1/sec_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  sec_1/sec_reg[3]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.612ns  (logic 0.096ns (3.676%)  route 2.516ns (96.324%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.819     2.612    sec_1/n_0_96_BUFG
    SLICE_X61Y29         FDCE                                         f  sec_1/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  sec_1/counter_reg[21]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.612ns  (logic 0.096ns (3.676%)  route 2.516ns (96.324%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.819     2.612    sec_1/n_0_96_BUFG
    SLICE_X61Y29         FDCE                                         f  sec_1/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  sec_1/counter_reg[22]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.612ns  (logic 0.096ns (3.676%)  route 2.516ns (96.324%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.819     2.612    sec_1/n_0_96_BUFG
    SLICE_X61Y29         FDCE                                         f  sec_1/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  sec_1/counter_reg[23]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.612ns  (logic 0.096ns (3.676%)  route 2.516ns (96.324%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.819     2.612    sec_1/n_0_96_BUFG
    SLICE_X61Y29         FDCE                                         f  sec_1/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  sec_1/counter_reg[24]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.612ns  (logic 0.096ns (3.676%)  route 2.516ns (96.324%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.819     2.612    sec_1/n_0_96_BUFG
    SLICE_X61Y29         FDCE                                         f  sec_1/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  sec_1/counter_reg[25]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.612ns  (logic 0.096ns (3.676%)  route 2.516ns (96.324%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697     0.697    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.793 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          1.819     2.612    sec_1/n_0_96_BUFG
    SLICE_X61Y29         FDCE                                         f  sec_1/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507     4.848    sec_1/clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  sec_1/counter_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.026ns (2.808%)  route 0.900ns (97.192%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.642     0.926    sec_1/n_0_96_BUFG
    SLICE_X61Y24         FDCE                                         f  sec_1/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sec_1/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_1/counter_reg[0]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.026ns (2.808%)  route 0.900ns (97.192%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.642     0.926    sec_1/n_0_96_BUFG
    SLICE_X61Y24         FDCE                                         f  sec_1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sec_1/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_1/counter_reg[1]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.026ns (2.808%)  route 0.900ns (97.192%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.642     0.926    sec_1/n_0_96_BUFG
    SLICE_X61Y24         FDCE                                         f  sec_1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sec_1/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_1/counter_reg[2]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.026ns (2.808%)  route 0.900ns (97.192%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.642     0.926    sec_1/n_0_96_BUFG
    SLICE_X61Y24         FDCE                                         f  sec_1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sec_1/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_1/counter_reg[3]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.026ns (2.808%)  route 0.900ns (97.192%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.642     0.926    sec_1/n_0_96_BUFG
    SLICE_X61Y24         FDCE                                         f  sec_1/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sec_1/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  sec_1/counter_reg[4]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.026ns (2.808%)  route 0.900ns (97.192%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.642     0.926    sec_1/n_0_96_BUFG
    SLICE_X61Y25         FDCE                                         f  sec_1/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sec_1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  sec_1/counter_reg[5]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.026ns (2.808%)  route 0.900ns (97.192%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.642     0.926    sec_1/n_0_96_BUFG
    SLICE_X61Y25         FDCE                                         f  sec_1/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sec_1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  sec_1/counter_reg[6]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.026ns (2.808%)  route 0.900ns (97.192%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.642     0.926    sec_1/n_0_96_BUFG
    SLICE_X61Y25         FDCE                                         f  sec_1/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sec_1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  sec_1/counter_reg[7]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.026ns (2.808%)  route 0.900ns (97.192%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.642     0.926    sec_1/n_0_96_BUFG
    SLICE_X61Y25         FDCE                                         f  sec_1/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sec_1/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  sec_1/counter_reg[8]/C

Slack:                    inf
  Source:                 n_0_96_BUFG_inst_i_1/O
                            (internal pin)
  Destination:            sec_1/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.026ns (2.805%)  route 0.901ns (97.195%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         LUT6                         0.000     0.000 f  n_0_96_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258     0.258    n_0_96_BUFG_inst_n_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.284 f  n_0_96_BUFG_inst/O
                         net (fo=82, routed)          0.643     0.927    sec_1/n_0_96_BUFG
    SLICE_X61Y26         FDCE                                         f  sec_1/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.849     1.976    sec_1/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  sec_1/counter_reg[10]/C





