[ START MERGED ]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jshift_d2.CN jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jrstn_i jtaghub16_jrstn
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/r_w.CN jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jrstn_i jtaghub16_jrstn
rstn_c_i rstn_c
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jtck_i jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jrstn_i jtaghub16_jrstn
ep5chub/cdn_CN jtaghub16_jtck
ep5chub/jrstn_i jtaghub16_jrstn
ep5chub/jtdo2_0_a4_1_am_RNO_2 ep5chub/ip_enable_2
[ END MERGED ]
[ START CLIPPED ]
ep5chub/ip_enable_14
ep5chub/jtdo2_int_m5_d
ep5chub/jtdo2_int_m0
ep5chub/jtdo2_int_m7
ep5chub/jtdo2_int_m10
ep5chub/jtdo2_int_m5_d_bm
ep5chub/jtdo2_int_m5_d_am
ep5chub/rom_rd_addr_cry_0_S0_0
ep5chub/bit_count_cry_0_COUT_3
ep5chub/bit_count_cry_0_S0_0
ep5chub/er2_tdo_15
ep5chub/er2_tdo_14
ep5chub/er2_tdo_7
ep5chub/er2_tdo_6
ep5chub/er2_tdo_4
ep5chub/er2_tdo_3
ep5chub/er2_tdo_10
ep5chub/er2_tdo_9
ep5chub/er2_tdo_13
ep5chub/er2_tdo_12
ep5chub/er2_tdo_11
ep5chub/er2_tdo_1
ep5chub/er2_tdo_2
ep5chub/er2_tdo_8
ep5chub/er2_tdo_5
ep5chub/ip_enable_15
ep5chub/genblk5_un1_jtage_u
ep5chub/genblk5_un1_jtage_u_1
ep5chub/tdoa
ep5chub/tdia
ep5chub/tmsa
ep5chub/tcka
ep5chub/cdn
ep5chub/rom_rd_addr_s_0_S1_7
ep5chub/rom_rd_addr_s_0_COUT_7
un3_cnt_cry_0_0_S1
un3_cnt_cry_0_0_S0
N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_2
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_3
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_4
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vhi
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vhi
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/N_1
un3_cnt_s_31_0_S1
un3_cnt_s_31_0_COUT
[ END CLIPPED ]
[ START OSC ]
clk1 55.0
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.8.0.115.3 -- WARNING: Map write only section -- Fri Apr 28 11:01:17 2017

SYSCONFIG PERSISTENT=OFF CONFIG_MODE=SPI DONE_OD=ON DONE_EX=OFF MCCLK_FREQ=2.5 CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF COMPRESS_CONFIG=OFF ENABLE_NDR=OFF CONFIG_IOVOLTAGE=2.5 STRTUP=EXTERNAL ;
FREQUENCY NET "clk1" 55.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
