
LAB10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001654  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00001654  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000084  20000434  00001a88  00020434  2**2
                  ALLOC
  3 .stack        00002000  200004b8  00001b0c  00020434  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001014f  00000000  00000000  000204b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001179  00000000  00000000  00030604  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 00000200  00000000  00000000  0003177d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 00000160  00000000  00000000  0003197d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  00012665  00000000  00000000  00031add  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000048c1  00000000  00000000  00044142  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0006fbed  00000000  00000000  00048a03  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000524  00000000  00000000  000b85f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000db7  00000000  00000000  000b8b14  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 24 00 20 d9 03 00 00 d5 03 00 00 d5 03 00 00     .$. ............
	...
      2c:	d5 03 00 00 00 00 00 00 00 00 00 00 d5 03 00 00     ................
      3c:	99 0a 00 00 d5 03 00 00 d5 03 00 00 d5 03 00 00     ................
      4c:	d5 03 00 00 d5 03 00 00 d5 03 00 00 d5 03 00 00     ................
      5c:	d5 03 00 00 11 05 00 00 d5 03 00 00 d5 03 00 00     ................
      6c:	d5 03 00 00 d5 03 00 00 25 0c 00 00 d5 03 00 00     ........%.......
      7c:	d5 03 00 00 d5 03 00 00 d5 03 00 00 8d 03 00 00     ................
      8c:	d5 03 00 00 d5 03 00 00 00 00 00 00 00 00 00 00     ................
      9c:	d5 03 00 00 d5 03 00 00 d5 03 00 00 d5 03 00 00     ................
      ac:	d5 03 00 00 00 00 00 00                             ........

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000434 	.word	0x20000434
      d4:	00000000 	.word	0x00000000
      d8:	00001654 	.word	0x00001654

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000438 	.word	0x20000438
     108:	00001654 	.word	0x00001654
     10c:	00001654 	.word	0x00001654
     110:	00000000 	.word	0x00000000

00000114 <adc_init>:

//==============================================================================
void adc_init()
{
	// enable ADC
	PM->APBCMASK.bit.ADC_ = 1;
     114:	4a36      	ldr	r2, [pc, #216]	; (1f0 <adc_init+0xdc>)
     116:	6a11      	ldr	r1, [r2, #32]
     118:	2380      	movs	r3, #128	; 0x80
     11a:	025b      	lsls	r3, r3, #9
     11c:	430b      	orrs	r3, r1
     11e:	6213      	str	r3, [r2, #32]
	
	// Enable gen clk
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_ADC |
     120:	4a34      	ldr	r2, [pc, #208]	; (1f4 <adc_init+0xe0>)
     122:	4b35      	ldr	r3, [pc, #212]	; (1f8 <adc_init+0xe4>)
     124:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_GEN_GCLK0 |
	GCLK_CLKCTRL_CLKEN;
	while (GCLK->STATUS.bit.SYNCBUSY);
     126:	001a      	movs	r2, r3
     128:	7853      	ldrb	r3, [r2, #1]
     12a:	09db      	lsrs	r3, r3, #7
     12c:	d1fc      	bne.n	128 <adc_init+0x14>
	
	// Reset ADC
	ADC->CTRLA.bit.SWRST = 1;
     12e:	4a33      	ldr	r2, [pc, #204]	; (1fc <adc_init+0xe8>)
     130:	7813      	ldrb	r3, [r2, #0]
     132:	2101      	movs	r1, #1
     134:	430b      	orrs	r3, r1
     136:	7013      	strb	r3, [r2, #0]
	while (ADC->CTRLA.bit.SWRST || ADC->STATUS.bit.SYNCBUSY);
     138:	7813      	ldrb	r3, [r2, #0]
     13a:	07db      	lsls	r3, r3, #31
     13c:	d4fc      	bmi.n	138 <adc_init+0x24>
     13e:	7e53      	ldrb	r3, [r2, #25]
     140:	09db      	lsrs	r3, r3, #7
     142:	d1f9      	bne.n	138 <adc_init+0x24>
	
	// Disable run standby and ADC enable
	ADC->CTRLA.bit.RUNSTDBY = 0;
     144:	4b2d      	ldr	r3, [pc, #180]	; (1fc <adc_init+0xe8>)
     146:	781a      	ldrb	r2, [r3, #0]
     148:	2104      	movs	r1, #4
     14a:	438a      	bics	r2, r1
     14c:	701a      	strb	r2, [r3, #0]
	ADC->CTRLA.bit.ENABLE = 0;
     14e:	781a      	ldrb	r2, [r3, #0]
     150:	3902      	subs	r1, #2
     152:	438a      	bics	r2, r1
     154:	701a      	strb	r2, [r3, #0]
	
	// Select reference voltage
	ADC->REFCTRL.bit.REFSEL = 0x02; // 0.5*VDDANA
     156:	785a      	ldrb	r2, [r3, #1]
     158:	310d      	adds	r1, #13
     15a:	438a      	bics	r2, r1
     15c:	2002      	movs	r0, #2
     15e:	4302      	orrs	r2, r0
     160:	705a      	strb	r2, [r3, #1]
	
	// Select average ctrl
	ADC->AVGCTRL.bit.ADJRES = 0;
     162:	789a      	ldrb	r2, [r3, #2]
     164:	2070      	movs	r0, #112	; 0x70
     166:	4382      	bics	r2, r0
     168:	709a      	strb	r2, [r3, #2]
	ADC->AVGCTRL.bit.SAMPLENUM = 0;
     16a:	789a      	ldrb	r2, [r3, #2]
     16c:	438a      	bics	r2, r1
     16e:	709a      	strb	r2, [r3, #2]
	
	// Select sample ctrl
	ADC->SAMPCTRL.bit.SAMPLEN = 0;
     170:	78da      	ldrb	r2, [r3, #3]
     172:	3130      	adds	r1, #48	; 0x30
     174:	438a      	bics	r2, r1
     176:	70da      	strb	r2, [r3, #3]
	
	// Set prescaler, resolution, freerun mode, and gain correction
	ADC->CTRLB.bit.PRESCALER = 0x6; // prescaler of 256
     178:	889a      	ldrh	r2, [r3, #4]
     17a:	4921      	ldr	r1, [pc, #132]	; (200 <adc_init+0xec>)
     17c:	4011      	ands	r1, r2
     17e:	22c0      	movs	r2, #192	; 0xc0
     180:	00d2      	lsls	r2, r2, #3
     182:	430a      	orrs	r2, r1
     184:	809a      	strh	r2, [r3, #4]
	ADC->CTRLB.bit.RESSEL = 0x03; // 8-bit resolution
     186:	889a      	ldrh	r2, [r3, #4]
     188:	2130      	movs	r1, #48	; 0x30
     18a:	430a      	orrs	r2, r1
     18c:	809a      	strh	r2, [r3, #4]
	ADC->CTRLB.bit.FREERUN = 1;
     18e:	889a      	ldrh	r2, [r3, #4]
     190:	2104      	movs	r1, #4
     192:	430a      	orrs	r2, r1
     194:	809a      	strh	r2, [r3, #4]
	ADC->CTRLB.bit.CORREN = 0;
     196:	889a      	ldrh	r2, [r3, #4]
     198:	2108      	movs	r1, #8
     19a:	438a      	bics	r2, r1
     19c:	809a      	strh	r2, [r3, #4]
	while (ADC->STATUS.bit.SYNCBUSY);
     19e:	001a      	movs	r2, r3
     1a0:	7e53      	ldrb	r3, [r2, #25]
     1a2:	09db      	lsrs	r3, r3, #7
     1a4:	d1fc      	bne.n	1a0 <adc_init+0x8c>
	
	// Set gain and mux selection
	ADC->INPUTCTRL.bit.GAIN = 0xF; // 0.5 * gain
     1a6:	4b15      	ldr	r3, [pc, #84]	; (1fc <adc_init+0xe8>)
     1a8:	6919      	ldr	r1, [r3, #16]
     1aa:	22f0      	movs	r2, #240	; 0xf0
     1ac:	0512      	lsls	r2, r2, #20
     1ae:	430a      	orrs	r2, r1
     1b0:	611a      	str	r2, [r3, #16]
	ADC->INPUTCTRL.bit.MUXNEG = 0x18; // GND
     1b2:	691a      	ldr	r2, [r3, #16]
     1b4:	4913      	ldr	r1, [pc, #76]	; (204 <adc_init+0xf0>)
     1b6:	4011      	ands	r1, r2
     1b8:	22c0      	movs	r2, #192	; 0xc0
     1ba:	0152      	lsls	r2, r2, #5
     1bc:	430a      	orrs	r2, r1
     1be:	611a      	str	r2, [r3, #16]
	ADC->INPUTCTRL.bit.MUXPOS = 0x02; // Joystick (y-direction)
     1c0:	691a      	ldr	r2, [r3, #16]
     1c2:	211f      	movs	r1, #31
     1c4:	438a      	bics	r2, r1
     1c6:	391d      	subs	r1, #29
     1c8:	430a      	orrs	r2, r1
     1ca:	611a      	str	r2, [r3, #16]
	while (ADC->STATUS.bit.SYNCBUSY);
     1cc:	001a      	movs	r2, r3
     1ce:	7e53      	ldrb	r3, [r2, #25]
     1d0:	09db      	lsrs	r3, r3, #7
     1d2:	d1fc      	bne.n	1ce <adc_init+0xba>
	
	// Enable ADC
	ADC->CTRLA.bit.ENABLE = 1;
     1d4:	4b09      	ldr	r3, [pc, #36]	; (1fc <adc_init+0xe8>)
     1d6:	7819      	ldrb	r1, [r3, #0]
     1d8:	2002      	movs	r0, #2
     1da:	4301      	orrs	r1, r0
     1dc:	7019      	strb	r1, [r3, #0]
	
	// Start first conversion
	ADC->SWTRIG.bit.START = 1;
     1de:	7b1a      	ldrb	r2, [r3, #12]
     1e0:	4302      	orrs	r2, r0
     1e2:	731a      	strb	r2, [r3, #12]
	while (ADC->STATUS.bit.SYNCBUSY);
     1e4:	001a      	movs	r2, r3
     1e6:	7e53      	ldrb	r3, [r2, #25]
     1e8:	09db      	lsrs	r3, r3, #7
     1ea:	d1fc      	bne.n	1e6 <adc_init+0xd2>
	
}
     1ec:	4770      	bx	lr
     1ee:	46c0      	nop			; (mov r8, r8)
     1f0:	40000400 	.word	0x40000400
     1f4:	0000401e 	.word	0x0000401e
     1f8:	40000c00 	.word	0x40000c00
     1fc:	42004000 	.word	0x42004000
     200:	fffff8ff 	.word	0xfffff8ff
     204:	ffffe0ff 	.word	0xffffe0ff

00000208 <adc_get>:

uint8_t adc_get()
{
	while (ADC->STATUS.bit.SYNCBUSY);
     208:	4a03      	ldr	r2, [pc, #12]	; (218 <adc_get+0x10>)
     20a:	7e53      	ldrb	r3, [r2, #25]
     20c:	09db      	lsrs	r3, r3, #7
     20e:	d1fc      	bne.n	20a <adc_get+0x2>
	return ADC->RESULT.bit.RESULT;
     210:	4b01      	ldr	r3, [pc, #4]	; (218 <adc_get+0x10>)
     212:	8b58      	ldrh	r0, [r3, #26]
     214:	b2c0      	uxtb	r0, r0
}
     216:	4770      	bx	lr
     218:	42004000 	.word	0x42004000

0000021c <buttons_init>:
     21c:	4b0b      	ldr	r3, [pc, #44]	; (24c <buttons_init+0x30>)
     21e:	20c9      	movs	r0, #201	; 0xc9
     220:	5c1a      	ldrb	r2, [r3, r0]
     222:	2102      	movs	r1, #2
     224:	430a      	orrs	r2, r1
     226:	541a      	strb	r2, [r3, r0]
     228:	3885      	subs	r0, #133	; 0x85
     22a:	5c1a      	ldrb	r2, [r3, r0]
     22c:	430a      	orrs	r2, r1
     22e:	541a      	strb	r2, [r3, r0]
     230:	3004      	adds	r0, #4
     232:	5c1a      	ldrb	r2, [r3, r0]
     234:	430a      	orrs	r2, r1
     236:	541a      	strb	r2, [r3, r0]
     238:	2180      	movs	r1, #128	; 0x80
     23a:	0089      	lsls	r1, r1, #2
     23c:	2284      	movs	r2, #132	; 0x84
     23e:	5099      	str	r1, [r3, r2]
     240:	3a74      	subs	r2, #116	; 0x74
     242:	605a      	str	r2, [r3, #4]
     244:	32f0      	adds	r2, #240	; 0xf0
     246:	605a      	str	r2, [r3, #4]
     248:	4770      	bx	lr
     24a:	46c0      	nop			; (mov r8, r8)
     24c:	41004400 	.word	0x41004400

00000250 <buttons_get>:
     250:	0001      	movs	r1, r0
     252:	4a13      	ldr	r2, [pc, #76]	; (2a0 <buttons_get+0x50>)
     254:	23a0      	movs	r3, #160	; 0xa0
     256:	58d3      	ldr	r3, [r2, r3]
     258:	059b      	lsls	r3, r3, #22
     25a:	0fdb      	lsrs	r3, r3, #31
     25c:	6a12      	ldr	r2, [r2, #32]
     25e:	06d2      	lsls	r2, r2, #27
     260:	d500      	bpl.n	264 <buttons_get+0x14>
     262:	3302      	adds	r3, #2
     264:	4a0e      	ldr	r2, [pc, #56]	; (2a0 <buttons_get+0x50>)
     266:	6a12      	ldr	r2, [r2, #32]
     268:	2000      	movs	r0, #0
     26a:	05d2      	lsls	r2, r2, #23
     26c:	d504      	bpl.n	278 <buttons_get+0x28>
     26e:	2900      	cmp	r1, #0
     270:	d103      	bne.n	27a <buttons_get+0x2a>
     272:	4258      	negs	r0, r3
     274:	4143      	adcs	r3, r0
     276:	b2d8      	uxtb	r0, r3
     278:	4770      	bx	lr
     27a:	2901      	cmp	r1, #1
     27c:	d006      	beq.n	28c <buttons_get+0x3c>
     27e:	2902      	cmp	r1, #2
     280:	d009      	beq.n	296 <buttons_get+0x46>
     282:	3b03      	subs	r3, #3
     284:	4258      	negs	r0, r3
     286:	4143      	adcs	r3, r0
     288:	b2d8      	uxtb	r0, r3
     28a:	e7f5      	b.n	278 <buttons_get+0x28>
     28c:	3b01      	subs	r3, #1
     28e:	4258      	negs	r0, r3
     290:	4143      	adcs	r3, r0
     292:	b2d8      	uxtb	r0, r3
     294:	e7f0      	b.n	278 <buttons_get+0x28>
     296:	3b02      	subs	r3, #2
     298:	4258      	negs	r0, r3
     29a:	4143      	adcs	r3, r0
     29c:	b2d8      	uxtb	r0, r3
     29e:	e7eb      	b.n	278 <buttons_get+0x28>
     2a0:	41004400 	.word	0x41004400

000002a4 <counter_enable>:
}

//============================================================================
void counter_enable()
{
	TC3->COUNT8.CTRLA.bit.ENABLE = 1;
     2a4:	4a04      	ldr	r2, [pc, #16]	; (2b8 <counter_enable+0x14>)
     2a6:	8813      	ldrh	r3, [r2, #0]
     2a8:	2102      	movs	r1, #2
     2aa:	430b      	orrs	r3, r1
     2ac:	8013      	strh	r3, [r2, #0]
	while (TC3->COUNT8.STATUS.bit.SYNCBUSY);
     2ae:	7bd3      	ldrb	r3, [r2, #15]
     2b0:	09db      	lsrs	r3, r3, #7
     2b2:	d1fc      	bne.n	2ae <counter_enable+0xa>

}
     2b4:	4770      	bx	lr
     2b6:	46c0      	nop			; (mov r8, r8)
     2b8:	42002c00 	.word	0x42002c00

000002bc <counter_disable>:

//============================================================================
void counter_disable()
{
	TC3->COUNT8.CTRLA.bit.ENABLE = 0;
     2bc:	4a04      	ldr	r2, [pc, #16]	; (2d0 <counter_disable+0x14>)
     2be:	8813      	ldrh	r3, [r2, #0]
     2c0:	2102      	movs	r1, #2
     2c2:	438b      	bics	r3, r1
     2c4:	8013      	strh	r3, [r2, #0]
	while (TC3->COUNT8.STATUS.bit.SYNCBUSY);
     2c6:	7bd3      	ldrb	r3, [r2, #15]
     2c8:	09db      	lsrs	r3, r3, #7
     2ca:	d1fc      	bne.n	2c6 <counter_disable+0xa>
}
     2cc:	4770      	bx	lr
     2ce:	46c0      	nop			; (mov r8, r8)
     2d0:	42002c00 	.word	0x42002c00

000002d4 <counter_init>:
{
     2d4:	b510      	push	{r4, lr}
	PM->APBCMASK.bit.TC3_ = 1;
     2d6:	4a1f      	ldr	r2, [pc, #124]	; (354 <counter_init+0x80>)
     2d8:	6a11      	ldr	r1, [r2, #32]
     2da:	2380      	movs	r3, #128	; 0x80
     2dc:	011b      	lsls	r3, r3, #4
     2de:	430b      	orrs	r3, r1
     2e0:	6213      	str	r3, [r2, #32]
	PORT->Group[0].DIRSET.reg = (1 << 7);
     2e2:	4b1d      	ldr	r3, [pc, #116]	; (358 <counter_init+0x84>)
     2e4:	2280      	movs	r2, #128	; 0x80
     2e6:	609a      	str	r2, [r3, #8]
	PORT->Group[0].DIRSET.reg = (1 << 14);
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	01d2      	lsls	r2, r2, #7
     2ec:	609a      	str	r2, [r3, #8]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TCC2_TC3) |
     2ee:	4a1b      	ldr	r2, [pc, #108]	; (35c <counter_init+0x88>)
     2f0:	4b1b      	ldr	r3, [pc, #108]	; (360 <counter_init+0x8c>)
     2f2:	805a      	strh	r2, [r3, #2]
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
     2f4:	001a      	movs	r2, r3
     2f6:	7853      	ldrb	r3, [r2, #1]
     2f8:	b25b      	sxtb	r3, r3
     2fa:	2b00      	cmp	r3, #0
     2fc:	dbfb      	blt.n	2f6 <counter_init+0x22>
	counter_disable();
     2fe:	4b19      	ldr	r3, [pc, #100]	; (364 <counter_init+0x90>)
     300:	4798      	blx	r3
	TC3->COUNT16.CTRLA.bit.SWRST = 1; // reset counter
     302:	4a19      	ldr	r2, [pc, #100]	; (368 <counter_init+0x94>)
     304:	8813      	ldrh	r3, [r2, #0]
     306:	2101      	movs	r1, #1
     308:	430b      	orrs	r3, r1
     30a:	8013      	strh	r3, [r2, #0]
	while (TC3->COUNT16.CTRLA.bit.SWRST || TC3->COUNT16.STATUS.bit.SYNCBUSY);
     30c:	8813      	ldrh	r3, [r2, #0]
     30e:	07db      	lsls	r3, r3, #31
     310:	d4fc      	bmi.n	30c <counter_init+0x38>
     312:	7bd3      	ldrb	r3, [r2, #15]
     314:	09db      	lsrs	r3, r3, #7
     316:	d1f9      	bne.n	30c <counter_init+0x38>
	TC3->COUNT16.CTRLA.bit.MODE = TC_CTRLA_MODE_COUNT16_Val;
     318:	4b13      	ldr	r3, [pc, #76]	; (368 <counter_init+0x94>)
     31a:	881a      	ldrh	r2, [r3, #0]
     31c:	210c      	movs	r1, #12
     31e:	438a      	bics	r2, r1
     320:	801a      	strh	r2, [r3, #0]
	TC3->COUNT16.CTRLA.bit.WAVEGEN = TC_CTRLA_WAVEGEN_MFRQ_Val;
     322:	881a      	ldrh	r2, [r3, #0]
     324:	3154      	adds	r1, #84	; 0x54
     326:	438a      	bics	r2, r1
     328:	2120      	movs	r1, #32
     32a:	430a      	orrs	r2, r1
     32c:	801a      	strh	r2, [r3, #0]
	TC3->COUNT16.CC[0].reg = 150;
     32e:	2296      	movs	r2, #150	; 0x96
     330:	831a      	strh	r2, [r3, #24]
	TC3->COUNT16.EVCTRL.bit.EVACT = TC_EVCTRL_EVACT_COUNT_Val;
     332:	895a      	ldrh	r2, [r3, #10]
     334:	2007      	movs	r0, #7
     336:	4382      	bics	r2, r0
     338:	2002      	movs	r0, #2
     33a:	4302      	orrs	r2, r0
     33c:	815a      	strh	r2, [r3, #10]
	TC3->COUNT16.EVCTRL.bit.TCEI = 1;
     33e:	895a      	ldrh	r2, [r3, #10]
     340:	430a      	orrs	r2, r1
     342:	815a      	strh	r2, [r3, #10]
	TC3->COUNT16.INTENSET.reg = TC_INTENSET_OVF;  // Enable overflow interrupt
     344:	2201      	movs	r2, #1
     346:	735a      	strb	r2, [r3, #13]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     348:	2280      	movs	r2, #128	; 0x80
     34a:	02d2      	lsls	r2, r2, #11
     34c:	4b07      	ldr	r3, [pc, #28]	; (36c <counter_init+0x98>)
     34e:	601a      	str	r2, [r3, #0]
}
     350:	bd10      	pop	{r4, pc}
     352:	46c0      	nop			; (mov r8, r8)
     354:	40000400 	.word	0x40000400
     358:	41004400 	.word	0x41004400
     35c:	0000401b 	.word	0x0000401b
     360:	40000c00 	.word	0x40000c00
     364:	000002bd 	.word	0x000002bd
     368:	42002c00 	.word	0x42002c00
     36c:	e000e100 	.word	0xe000e100

00000370 <counter_flagGet>:

//============================================================================

uint8_t counter_flagGet()
{
	return flag;
     370:	4b01      	ldr	r3, [pc, #4]	; (378 <counter_flagGet+0x8>)
     372:	7818      	ldrb	r0, [r3, #0]
     374:	b2c0      	uxtb	r0, r0
}
     376:	4770      	bx	lr
     378:	20000450 	.word	0x20000450

0000037c <counter_flagSet>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     37c:	b672      	cpsid	i
//============================================================================

void counter_flagSet(uint8_t value)
{
	__disable_irq();
	flag = value;
     37e:	4b02      	ldr	r3, [pc, #8]	; (388 <counter_flagSet+0xc>)
     380:	7018      	strb	r0, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
     382:	b662      	cpsie	i
	__enable_irq();
}
     384:	4770      	bx	lr
     386:	46c0      	nop			; (mov r8, r8)
     388:	20000450 	.word	0x20000450

0000038c <TC3_Handler>:
//     | /__` |__)  /__`   
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void TC3_Handler(void)
{
     38c:	b510      	push	{r4, lr}
	if (TC3->COUNT16.INTFLAG.bit.OVF)
     38e:	4b0d      	ldr	r3, [pc, #52]	; (3c4 <TC3_Handler+0x38>)
     390:	7b9b      	ldrb	r3, [r3, #14]
     392:	07db      	lsls	r3, r3, #31
     394:	d400      	bmi.n	398 <TC3_Handler+0xc>
		}
		// Blank off
		PORT->Group[0].OUTCLR.reg = (1 << 07);
		counter_flagSet(1);
	}
     396:	bd10      	pop	{r4, pc}
		TC3->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;  // Clear interrupt flag
     398:	2201      	movs	r2, #1
     39a:	4b0a      	ldr	r3, [pc, #40]	; (3c4 <TC3_Handler+0x38>)
     39c:	739a      	strb	r2, [r3, #14]
		PORT->Group[0].OUTSET.reg = (1 << 07);
     39e:	327f      	adds	r2, #127	; 0x7f
     3a0:	4b09      	ldr	r3, [pc, #36]	; (3c8 <TC3_Handler+0x3c>)
     3a2:	619a      	str	r2, [r3, #24]
		if (spi_write_completed())
     3a4:	4b09      	ldr	r3, [pc, #36]	; (3cc <TC3_Handler+0x40>)
     3a6:	4798      	blx	r3
     3a8:	2800      	cmp	r0, #0
     3aa:	d004      	beq.n	3b6 <TC3_Handler+0x2a>
			PORT->Group[0].OUTSET.reg = (1 << 14);
     3ac:	4b06      	ldr	r3, [pc, #24]	; (3c8 <TC3_Handler+0x3c>)
     3ae:	2280      	movs	r2, #128	; 0x80
     3b0:	01d2      	lsls	r2, r2, #7
     3b2:	619a      	str	r2, [r3, #24]
			PORT->Group[0].OUTCLR.reg = (1 << 14);
     3b4:	615a      	str	r2, [r3, #20]
		PORT->Group[0].OUTCLR.reg = (1 << 07);
     3b6:	2280      	movs	r2, #128	; 0x80
     3b8:	4b03      	ldr	r3, [pc, #12]	; (3c8 <TC3_Handler+0x3c>)
     3ba:	615a      	str	r2, [r3, #20]
		counter_flagSet(1);
     3bc:	2001      	movs	r0, #1
     3be:	4b04      	ldr	r3, [pc, #16]	; (3d0 <TC3_Handler+0x44>)
     3c0:	4798      	blx	r3
     3c2:	e7e8      	b.n	396 <TC3_Handler+0xa>
     3c4:	42002c00 	.word	0x42002c00
     3c8:	41004400 	.word	0x41004400
     3cc:	00000c11 	.word	0x00000c11
     3d0:	0000037d 	.word	0x0000037d

000003d4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     3d4:	e7fe      	b.n	3d4 <Dummy_Handler>
	...

000003d8 <Reset_Handler>:
{
     3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     3da:	4a2a      	ldr	r2, [pc, #168]	; (484 <Reset_Handler+0xac>)
     3dc:	4b2a      	ldr	r3, [pc, #168]	; (488 <Reset_Handler+0xb0>)
     3de:	429a      	cmp	r2, r3
     3e0:	d011      	beq.n	406 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     3e2:	001a      	movs	r2, r3
     3e4:	4b29      	ldr	r3, [pc, #164]	; (48c <Reset_Handler+0xb4>)
     3e6:	429a      	cmp	r2, r3
     3e8:	d20d      	bcs.n	406 <Reset_Handler+0x2e>
     3ea:	4a29      	ldr	r2, [pc, #164]	; (490 <Reset_Handler+0xb8>)
     3ec:	3303      	adds	r3, #3
     3ee:	1a9b      	subs	r3, r3, r2
     3f0:	089b      	lsrs	r3, r3, #2
     3f2:	3301      	adds	r3, #1
     3f4:	009b      	lsls	r3, r3, #2
     3f6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     3f8:	4823      	ldr	r0, [pc, #140]	; (488 <Reset_Handler+0xb0>)
     3fa:	4922      	ldr	r1, [pc, #136]	; (484 <Reset_Handler+0xac>)
     3fc:	588c      	ldr	r4, [r1, r2]
     3fe:	5084      	str	r4, [r0, r2]
     400:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     402:	429a      	cmp	r2, r3
     404:	d1fa      	bne.n	3fc <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     406:	4a23      	ldr	r2, [pc, #140]	; (494 <Reset_Handler+0xbc>)
     408:	4b23      	ldr	r3, [pc, #140]	; (498 <Reset_Handler+0xc0>)
     40a:	429a      	cmp	r2, r3
     40c:	d20a      	bcs.n	424 <Reset_Handler+0x4c>
     40e:	43d3      	mvns	r3, r2
     410:	4921      	ldr	r1, [pc, #132]	; (498 <Reset_Handler+0xc0>)
     412:	185b      	adds	r3, r3, r1
     414:	2103      	movs	r1, #3
     416:	438b      	bics	r3, r1
     418:	3304      	adds	r3, #4
     41a:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     41c:	2100      	movs	r1, #0
     41e:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     420:	4293      	cmp	r3, r2
     422:	d1fc      	bne.n	41e <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     424:	4a1d      	ldr	r2, [pc, #116]	; (49c <Reset_Handler+0xc4>)
     426:	21ff      	movs	r1, #255	; 0xff
     428:	4b1d      	ldr	r3, [pc, #116]	; (4a0 <Reset_Handler+0xc8>)
     42a:	438b      	bics	r3, r1
     42c:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     42e:	39fd      	subs	r1, #253	; 0xfd
     430:	2390      	movs	r3, #144	; 0x90
     432:	005b      	lsls	r3, r3, #1
     434:	4a1b      	ldr	r2, [pc, #108]	; (4a4 <Reset_Handler+0xcc>)
     436:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     438:	4a1b      	ldr	r2, [pc, #108]	; (4a8 <Reset_Handler+0xd0>)
     43a:	78d3      	ldrb	r3, [r2, #3]
     43c:	2503      	movs	r5, #3
     43e:	43ab      	bics	r3, r5
     440:	2402      	movs	r4, #2
     442:	4323      	orrs	r3, r4
     444:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     446:	78d3      	ldrb	r3, [r2, #3]
     448:	270c      	movs	r7, #12
     44a:	43bb      	bics	r3, r7
     44c:	2608      	movs	r6, #8
     44e:	4333      	orrs	r3, r6
     450:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     452:	4b16      	ldr	r3, [pc, #88]	; (4ac <Reset_Handler+0xd4>)
     454:	7b98      	ldrb	r0, [r3, #14]
     456:	2230      	movs	r2, #48	; 0x30
     458:	4390      	bics	r0, r2
     45a:	2220      	movs	r2, #32
     45c:	4310      	orrs	r0, r2
     45e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     460:	7b99      	ldrb	r1, [r3, #14]
     462:	43b9      	bics	r1, r7
     464:	4331      	orrs	r1, r6
     466:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     468:	7b9a      	ldrb	r2, [r3, #14]
     46a:	43aa      	bics	r2, r5
     46c:	4322      	orrs	r2, r4
     46e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     470:	4a0f      	ldr	r2, [pc, #60]	; (4b0 <Reset_Handler+0xd8>)
     472:	6853      	ldr	r3, [r2, #4]
     474:	2180      	movs	r1, #128	; 0x80
     476:	430b      	orrs	r3, r1
     478:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     47a:	4b0e      	ldr	r3, [pc, #56]	; (4b4 <Reset_Handler+0xdc>)
     47c:	4798      	blx	r3
        main();
     47e:	4b0e      	ldr	r3, [pc, #56]	; (4b8 <Reset_Handler+0xe0>)
     480:	4798      	blx	r3
     482:	e7fe      	b.n	482 <Reset_Handler+0xaa>
     484:	00001654 	.word	0x00001654
     488:	20000000 	.word	0x20000000
     48c:	20000434 	.word	0x20000434
     490:	20000004 	.word	0x20000004
     494:	20000434 	.word	0x20000434
     498:	200004b8 	.word	0x200004b8
     49c:	e000ed00 	.word	0xe000ed00
     4a0:	00000000 	.word	0x00000000
     4a4:	41007000 	.word	0x41007000
     4a8:	41005000 	.word	0x41005000
     4ac:	41004800 	.word	0x41004800
     4b0:	41004000 	.word	0x41004000
     4b4:	00000e85 	.word	0x00000e85
     4b8:	00000671 	.word	0x00000671

000004bc <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
        // Keep the default device state after reset
        SystemCoreClock = __SYSTEM_CLOCK;
     4bc:	4a01      	ldr	r2, [pc, #4]	; (4c4 <SystemInit+0x8>)
     4be:	4b02      	ldr	r3, [pc, #8]	; (4c8 <SystemInit+0xc>)
     4c0:	601a      	str	r2, [r3, #0]
        return;
}
     4c2:	4770      	bx	lr
     4c4:	000f4240 	.word	0x000f4240
     4c8:	20000000 	.word	0x20000000

000004cc <event_init>:

//==============================================================================
void event_init()
{
	// enable bus clock
	PM->APBCMASK.bit.EVSYS_ = 1;
     4cc:	4a0b      	ldr	r2, [pc, #44]	; (4fc <event_init+0x30>)
     4ce:	6a13      	ldr	r3, [r2, #32]
     4d0:	2102      	movs	r1, #2
     4d2:	430b      	orrs	r3, r1
     4d4:	6213      	str	r3, [r2, #32]

	// GCLK with 48MHz clk... again, just in case
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_EVSYS_0) |
     4d6:	4a0a      	ldr	r2, [pc, #40]	; (500 <event_init+0x34>)
     4d8:	4b0a      	ldr	r3, [pc, #40]	; (504 <event_init+0x38>)
     4da:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_GEN_GCLK0 |
	GCLK_CLKCTRL_CLKEN;
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
     4dc:	001a      	movs	r2, r3
     4de:	7853      	ldrb	r3, [r2, #1]
     4e0:	b25b      	sxtb	r3, r3
     4e2:	2b00      	cmp	r3, #0
     4e4:	dbfb      	blt.n	4de <event_init+0x12>

	// reset
	EVSYS->CTRL.bit.SWRST = 1;
     4e6:	4b08      	ldr	r3, [pc, #32]	; (508 <event_init+0x3c>)
     4e8:	781a      	ldrb	r2, [r3, #0]
     4ea:	2101      	movs	r1, #1
     4ec:	430a      	orrs	r2, r1
     4ee:	701a      	strb	r2, [r3, #0]
	
	// user as TC3 (0x12)
	EVSYS->USER.reg = EVSYS_USER_CHANNEL(0+1) | EVSYS_USER_USER(0x12);
     4f0:	2289      	movs	r2, #137	; 0x89
     4f2:	0052      	lsls	r2, r2, #1
     4f4:	811a      	strh	r2, [r3, #8]
	
	// channel generator as TCC0_MCX0 (0x25)
	EVSYS->CHANNEL.reg = EVSYS_CHANNEL_CHANNEL(0)         |
     4f6:	4a05      	ldr	r2, [pc, #20]	; (50c <event_init+0x40>)
     4f8:	605a      	str	r2, [r3, #4]
	EVSYS_CHANNEL_EDGSEL_RISING_EDGE |
	EVSYS_CHANNEL_PATH_ASYNCHRONOUS   |
	EVSYS_CHANNEL_EVGEN(0x25);
	
}
     4fa:	4770      	bx	lr
     4fc:	40000400 	.word	0x40000400
     500:	00004007 	.word	0x00004007
     504:	40000c00 	.word	0x40000c00
     508:	42000400 	.word	0x42000400
     50c:	06250000 	.word	0x06250000

00000510 <EVSYS_Handler>:
//     | .__/ |  \  .__/
//
//------------------------------------------------------------------------------
void EVSYS_Handler(void) 
{
	if (EVSYS->INTFLAG.bit.EVD0) 
     510:	4b04      	ldr	r3, [pc, #16]	; (524 <EVSYS_Handler+0x14>)
     512:	699b      	ldr	r3, [r3, #24]
     514:	05db      	lsls	r3, r3, #23
     516:	d503      	bpl.n	520 <EVSYS_Handler+0x10>
	{
		EVSYS->INTFLAG.reg = EVSYS_INTFLAG_EVD0;
     518:	2280      	movs	r2, #128	; 0x80
     51a:	0052      	lsls	r2, r2, #1
     51c:	4b01      	ldr	r3, [pc, #4]	; (524 <EVSYS_Handler+0x14>)
     51e:	619a      	str	r2, [r3, #24]
	}
     520:	4770      	bx	lr
     522:	46c0      	nop			; (mov r8, r8)
     524:	42000400 	.word	0x42000400

00000528 <pack12to8>:
//     |    |  \ |  \/  /~~\  |  |___
//
//------------------------------------------------------------------------------

static void pack12to8(uint16_t *input, uint8_t *output, uint16_t count)
{
     528:	b5f0      	push	{r4, r5, r6, r7, lr}
     52a:	46ce      	mov	lr, r9
     52c:	4647      	mov	r7, r8
     52e:	b580      	push	{r7, lr}
     530:	4694      	mov	ip, r2
	// count = number of 12-bit samples in input[]
	uint16_t j = 0;
	for (uint16_t i = 0; i < count; i += 2)
     532:	2a00      	cmp	r2, #0
     534:	d01e      	beq.n	574 <pack12to8+0x4c>
     536:	2600      	movs	r6, #0
     538:	2500      	movs	r5, #0
	{
		output[j++] = (input[i] >> 4) & 0xFF; // high byte of first element
     53a:	0073      	lsls	r3, r6, #1
     53c:	18c4      	adds	r4, r0, r3
     53e:	8822      	ldrh	r2, [r4, #0]
     540:	0912      	lsrs	r2, r2, #4
     542:	554a      	strb	r2, [r1, r5]
		output[j++] = ((input[i] << 4) & 0xF0) | (( input[i+1] >> 8) & 0xFF); // low 4 of first element, high 4 of second element
     544:	1caf      	adds	r7, r5, #2
     546:	b2bf      	uxth	r7, r7
     548:	3302      	adds	r3, #2
     54a:	18c3      	adds	r3, r0, r3
		output[j++] = (input[i] >> 4) & 0xFF; // high byte of first element
     54c:	1c6a      	adds	r2, r5, #1
		output[j++] = ((input[i] << 4) & 0xF0) | (( input[i+1] >> 8) & 0xFF); // low 4 of first element, high 4 of second element
     54e:	b292      	uxth	r2, r2
     550:	4691      	mov	r9, r2
     552:	8824      	ldrh	r4, [r4, #0]
     554:	0124      	lsls	r4, r4, #4
     556:	46a0      	mov	r8, r4
     558:	881c      	ldrh	r4, [r3, #0]
     55a:	0a24      	lsrs	r4, r4, #8
     55c:	4642      	mov	r2, r8
     55e:	4314      	orrs	r4, r2
     560:	464a      	mov	r2, r9
     562:	548c      	strb	r4, [r1, r2]
		output[j++] = input[i + 1] & 0x00FF;              // low byte of second element
     564:	3503      	adds	r5, #3
     566:	b2ad      	uxth	r5, r5
     568:	881b      	ldrh	r3, [r3, #0]
     56a:	55cb      	strb	r3, [r1, r7]
	for (uint16_t i = 0; i < count; i += 2)
     56c:	3602      	adds	r6, #2
     56e:	b2b6      	uxth	r6, r6
     570:	45b4      	cmp	ip, r6
     572:	d8e2      	bhi.n	53a <pack12to8+0x12>
	}
}
     574:	bc0c      	pop	{r2, r3}
     576:	4690      	mov	r8, r2
     578:	4699      	mov	r9, r3
     57a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000057c <led_init>:
	REG_PORT_DIR0 |= PORT_PA17;
     57c:	4904      	ldr	r1, [pc, #16]	; (590 <led_init+0x14>)
     57e:	680b      	ldr	r3, [r1, #0]
     580:	2280      	movs	r2, #128	; 0x80
     582:	0292      	lsls	r2, r2, #10
     584:	4313      	orrs	r3, r2
     586:	600b      	str	r3, [r1, #0]
	REG_PORT_OUTSET0 = PORT_PA17;
     588:	4b02      	ldr	r3, [pc, #8]	; (594 <led_init+0x18>)
     58a:	601a      	str	r2, [r3, #0]
}
     58c:	4770      	bx	lr
     58e:	46c0      	nop			; (mov r8, r8)
     590:	41004400 	.word	0x41004400
     594:	41004418 	.word	0x41004418

00000598 <led_write>:
{
     598:	b510      	push	{r4, lr}
	switch(led)
     59a:	2805      	cmp	r0, #5
     59c:	d807      	bhi.n	5ae <led_write+0x16>
     59e:	0080      	lsls	r0, r0, #2
     5a0:	4c10      	ldr	r4, [pc, #64]	; (5e4 <led_write+0x4c>)
     5a2:	5820      	ldr	r0, [r4, r0]
     5a4:	4687      	mov	pc, r0
		unpacked[15] = red;
     5a6:	4810      	ldr	r0, [pc, #64]	; (5e8 <led_write+0x50>)
     5a8:	83c1      	strh	r1, [r0, #30]
		unpacked[14] = green;
     5aa:	8382      	strh	r2, [r0, #28]
		unpacked[13] = blue;
     5ac:	8343      	strh	r3, [r0, #26]
	pack12to8(unpacked, packed_stuff, 16);
     5ae:	480e      	ldr	r0, [pc, #56]	; (5e8 <led_write+0x50>)
     5b0:	0001      	movs	r1, r0
     5b2:	3120      	adds	r1, #32
     5b4:	2210      	movs	r2, #16
     5b6:	4b0d      	ldr	r3, [pc, #52]	; (5ec <led_write+0x54>)
     5b8:	4798      	blx	r3
}
     5ba:	bd10      	pop	{r4, pc}
		unpacked[12] = red;
     5bc:	480a      	ldr	r0, [pc, #40]	; (5e8 <led_write+0x50>)
     5be:	8301      	strh	r1, [r0, #24]
		unpacked[11] = green;
     5c0:	82c2      	strh	r2, [r0, #22]
		unpacked[10] = blue;
     5c2:	8283      	strh	r3, [r0, #20]
		break;
     5c4:	e7f3      	b.n	5ae <led_write+0x16>
		unpacked[9] = red;
     5c6:	4808      	ldr	r0, [pc, #32]	; (5e8 <led_write+0x50>)
     5c8:	8241      	strh	r1, [r0, #18]
		unpacked[8] = green;
     5ca:	8202      	strh	r2, [r0, #16]
		unpacked[7] = blue;
     5cc:	81c3      	strh	r3, [r0, #14]
		break;
     5ce:	e7ee      	b.n	5ae <led_write+0x16>
		unpacked[6] = red;
     5d0:	4805      	ldr	r0, [pc, #20]	; (5e8 <led_write+0x50>)
     5d2:	8181      	strh	r1, [r0, #12]
		unpacked[5] = green;
     5d4:	8142      	strh	r2, [r0, #10]
		unpacked[4] = blue;
     5d6:	8103      	strh	r3, [r0, #8]
		break;
     5d8:	e7e9      	b.n	5ae <led_write+0x16>
		unpacked[3] = red;
     5da:	4803      	ldr	r0, [pc, #12]	; (5e8 <led_write+0x50>)
     5dc:	80c1      	strh	r1, [r0, #6]
		unpacked[2] = green;
     5de:	8082      	strh	r2, [r0, #4]
		unpacked[1] = blue;
     5e0:	8043      	strh	r3, [r0, #2]
		break;
     5e2:	e7e4      	b.n	5ae <led_write+0x16>
     5e4:	00001024 	.word	0x00001024
     5e8:	20000454 	.word	0x20000454
     5ec:	00000529 	.word	0x00000529

000005f0 <led_writeAll>:
{
     5f0:	b510      	push	{r4, lr}
	unpacked[15] = red;
     5f2:	4b0b      	ldr	r3, [pc, #44]	; (620 <led_writeAll+0x30>)
     5f4:	83d8      	strh	r0, [r3, #30]
	unpacked[12] = red;
     5f6:	8318      	strh	r0, [r3, #24]
	unpacked[9] = red;
     5f8:	8258      	strh	r0, [r3, #18]
	unpacked[6] = red;
     5fa:	8198      	strh	r0, [r3, #12]
	unpacked[3] = red;
     5fc:	80d8      	strh	r0, [r3, #6]
	unpacked[14] = green;
     5fe:	8399      	strh	r1, [r3, #28]
	unpacked[11] = green;
     600:	82d9      	strh	r1, [r3, #22]
	unpacked[8] = green;
     602:	8219      	strh	r1, [r3, #16]
	unpacked[5] = green;
     604:	8159      	strh	r1, [r3, #10]
	unpacked[2] = green;
     606:	8099      	strh	r1, [r3, #4]
	unpacked[13] = blue;
     608:	835a      	strh	r2, [r3, #26]
	unpacked[10] = blue;
     60a:	829a      	strh	r2, [r3, #20]
	unpacked[7] = blue;
     60c:	81da      	strh	r2, [r3, #14]
	unpacked[4] = blue;
     60e:	811a      	strh	r2, [r3, #8]
	unpacked[1] = blue;
     610:	805a      	strh	r2, [r3, #2]
	pack12to8(unpacked, packed_stuff, 16);
     612:	0019      	movs	r1, r3
     614:	3120      	adds	r1, #32
     616:	2210      	movs	r2, #16
     618:	0018      	movs	r0, r3
     61a:	4b02      	ldr	r3, [pc, #8]	; (624 <led_writeAll+0x34>)
     61c:	4798      	blx	r3
}
     61e:	bd10      	pop	{r4, pc}
     620:	20000454 	.word	0x20000454
     624:	00000529 	.word	0x00000529

00000628 <calculate_adc>:
//     |    |  \ |  \/  /~~\  |  |___
//
//-----------------------------------------------------------------------------

static uint8_t calculate_adc()
{
     628:	b510      	push	{r4, lr}
	uint8_t step;
	if (adc_get() < 10) // joystick at max up
     62a:	4b0f      	ldr	r3, [pc, #60]	; (668 <calculate_adc+0x40>)
     62c:	4798      	blx	r3
	{
		step = 36;
     62e:	2324      	movs	r3, #36	; 0x24
	if (adc_get() < 10) // joystick at max up
     630:	2809      	cmp	r0, #9
     632:	d801      	bhi.n	638 <calculate_adc+0x10>
	{
		step = (adc_get() / 255) * 36;
	}
	
	return step;
}
     634:	0018      	movs	r0, r3
     636:	bd10      	pop	{r4, pc}
	else if (adc_get() > 245) // joystick at max down
     638:	4b0b      	ldr	r3, [pc, #44]	; (668 <calculate_adc+0x40>)
     63a:	4798      	blx	r3
		step = 1;
     63c:	2301      	movs	r3, #1
	else if (adc_get() > 245) // joystick at max down
     63e:	28f5      	cmp	r0, #245	; 0xf5
     640:	d8f8      	bhi.n	634 <calculate_adc+0xc>
	else if ((adc_get() > 116) && (adc_get() < 140))// joystick neutral
     642:	4b09      	ldr	r3, [pc, #36]	; (668 <calculate_adc+0x40>)
     644:	4798      	blx	r3
     646:	2874      	cmp	r0, #116	; 0x74
     648:	d904      	bls.n	654 <calculate_adc+0x2c>
     64a:	4b07      	ldr	r3, [pc, #28]	; (668 <calculate_adc+0x40>)
     64c:	4798      	blx	r3
		step = 6;
     64e:	2306      	movs	r3, #6
	else if ((adc_get() > 116) && (adc_get() < 140))// joystick neutral
     650:	288b      	cmp	r0, #139	; 0x8b
     652:	d9ef      	bls.n	634 <calculate_adc+0xc>
		step = (adc_get() / 255) * 36;
     654:	4b04      	ldr	r3, [pc, #16]	; (668 <calculate_adc+0x40>)
     656:	4798      	blx	r3
     658:	21ff      	movs	r1, #255	; 0xff
     65a:	4b04      	ldr	r3, [pc, #16]	; (66c <calculate_adc+0x44>)
     65c:	4798      	blx	r3
     65e:	2324      	movs	r3, #36	; 0x24
     660:	4343      	muls	r3, r0
     662:	b2db      	uxtb	r3, r3
     664:	e7e6      	b.n	634 <calculate_adc+0xc>
     666:	46c0      	nop			; (mov r8, r8)
     668:	00000209 	.word	0x00000209
     66c:	00000d6d 	.word	0x00000d6d

00000670 <main>:
{
     670:	b5f0      	push	{r4, r5, r6, r7, lr}
     672:	46de      	mov	lr, fp
     674:	4657      	mov	r7, sl
     676:	464e      	mov	r6, r9
     678:	4645      	mov	r5, r8
     67a:	b5e0      	push	{r5, r6, r7, lr}
     67c:	b08b      	sub	sp, #44	; 0x2c
	SystemInit();
     67e:	4bdb      	ldr	r3, [pc, #876]	; (9ec <main+0x37c>)
     680:	4798      	blx	r3
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
     682:	4adb      	ldr	r2, [pc, #876]	; (9f0 <main+0x380>)
     684:	4bdb      	ldr	r3, [pc, #876]	; (9f4 <main+0x384>)
     686:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
     688:	48db      	ldr	r0, [pc, #876]	; (9f8 <main+0x388>)
     68a:	6a03      	ldr	r3, [r0, #32]
     68c:	021b      	lsls	r3, r3, #8
     68e:	0a1b      	lsrs	r3, r3, #8
     690:	21c0      	movs	r1, #192	; 0xc0
     692:	0609      	lsls	r1, r1, #24
     694:	430b      	orrs	r3, r1
     696:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
     698:	2300      	movs	r3, #0
     69a:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
     69c:	3307      	adds	r3, #7
     69e:	6013      	str	r3, [r2, #0]
	led_init();
     6a0:	4bd6      	ldr	r3, [pc, #856]	; (9fc <main+0x38c>)
     6a2:	4798      	blx	r3
	timer_init();
     6a4:	4bd6      	ldr	r3, [pc, #856]	; (a00 <main+0x390>)
     6a6:	4798      	blx	r3
	counter_init();
     6a8:	4bd6      	ldr	r3, [pc, #856]	; (a04 <main+0x394>)
     6aa:	4798      	blx	r3
	spi_init();
     6ac:	4bd6      	ldr	r3, [pc, #856]	; (a08 <main+0x398>)
     6ae:	4798      	blx	r3
	event_init();
     6b0:	4bd6      	ldr	r3, [pc, #856]	; (a0c <main+0x39c>)
     6b2:	4798      	blx	r3
	buttons_init();
     6b4:	4bd6      	ldr	r3, [pc, #856]	; (a10 <main+0x3a0>)
     6b6:	4798      	blx	r3
	adc_init();
     6b8:	4bd6      	ldr	r3, [pc, #856]	; (a14 <main+0x3a4>)
     6ba:	4798      	blx	r3
	timer_enable();
     6bc:	4bd6      	ldr	r3, [pc, #856]	; (a18 <main+0x3a8>)
     6be:	4798      	blx	r3
	counter_enable();
     6c0:	4bd6      	ldr	r3, [pc, #856]	; (a1c <main+0x3ac>)
     6c2:	4798      	blx	r3
	led_writeAll(0, 0, 0);
     6c4:	2200      	movs	r2, #0
     6c6:	2100      	movs	r1, #0
     6c8:	2000      	movs	r0, #0
     6ca:	4bd5      	ldr	r3, [pc, #852]	; (a20 <main+0x3b0>)
     6cc:	4798      	blx	r3
	spi_write();
     6ce:	4bd5      	ldr	r3, [pc, #852]	; (a24 <main+0x3b4>)
     6d0:	4798      	blx	r3
	uint8_t led_state = 0;
     6d2:	2300      	movs	r3, #0
     6d4:	4699      	mov	r9, r3
	uint8_t next_led = 2;
     6d6:	3302      	adds	r3, #2
     6d8:	9308      	str	r3, [sp, #32]
	uint8_t state = 0;
     6da:	2300      	movs	r3, #0
     6dc:	4698      	mov	r8, r3
	uint8_t led = 1;
     6de:	3301      	adds	r3, #1
     6e0:	9307      	str	r3, [sp, #28]
	uint32_t old_millis = 0;
     6e2:	2600      	movs	r6, #0
	uint16_t index = 0;
     6e4:	2400      	movs	r4, #0
	uint8_t mode = 0;
     6e6:	2300      	movs	r3, #0
     6e8:	9301      	str	r3, [sp, #4]
	uint8_t color = RED;
     6ea:	9309      	str	r3, [sp, #36]	; 0x24
     6ec:	0035      	movs	r5, r6
     6ee:	e1cc      	b.n	a8a <main+0x41a>
			if ((millis - old_millis) > 20) // button debounce
     6f0:	4bcd      	ldr	r3, [pc, #820]	; (a28 <main+0x3b8>)
     6f2:	681b      	ldr	r3, [r3, #0]
     6f4:	1b5b      	subs	r3, r3, r5
     6f6:	9e01      	ldr	r6, [sp, #4]
     6f8:	2b14      	cmp	r3, #20
     6fa:	d805      	bhi.n	708 <main+0x98>
			if (counter_flagGet()) // if flag set
     6fc:	4bcb      	ldr	r3, [pc, #812]	; (a2c <main+0x3bc>)
     6fe:	4798      	blx	r3
     700:	2800      	cmp	r0, #0
     702:	d11d      	bne.n	740 <main+0xd0>
     704:	9601      	str	r6, [sp, #4]
     706:	e1c0      	b.n	a8a <main+0x41a>
				if (buttons_get(1)) // if button 1 pressed
     708:	2001      	movs	r0, #1
     70a:	4bc9      	ldr	r3, [pc, #804]	; (a30 <main+0x3c0>)
     70c:	4798      	blx	r3
     70e:	9e01      	ldr	r6, [sp, #4]
     710:	2800      	cmp	r0, #0
     712:	d0f3      	beq.n	6fc <main+0x8c>
					old_millis = millis;
     714:	4bc4      	ldr	r3, [pc, #784]	; (a28 <main+0x3b8>)
     716:	681d      	ldr	r5, [r3, #0]
					led_writeAll(0, 0, 0); // turn off LEDs
     718:	2200      	movs	r2, #0
     71a:	2100      	movs	r1, #0
     71c:	2000      	movs	r0, #0
     71e:	4bc0      	ldr	r3, [pc, #768]	; (a20 <main+0x3b0>)
     720:	4798      	blx	r3
					spi_write();
     722:	4bc0      	ldr	r3, [pc, #768]	; (a24 <main+0x3b4>)
     724:	4798      	blx	r3
					counter_flagSet(0); // make sure flag is cleared before next spi write
     726:	2000      	movs	r0, #0
     728:	4bc2      	ldr	r3, [pc, #776]	; (a34 <main+0x3c4>)
     72a:	4798      	blx	r3
					led_state = 0;
     72c:	9a01      	ldr	r2, [sp, #4]
     72e:	4691      	mov	r9, r2
					state = 0;
     730:	4690      	mov	r8, r2
					next_led = 2;
     732:	2302      	movs	r3, #2
     734:	9308      	str	r3, [sp, #32]
					led = 1;
     736:	3b01      	subs	r3, #1
     738:	9307      	str	r3, [sp, #28]
					index = 0;
     73a:	2400      	movs	r4, #0
					mode = 1; // go to mode 1
     73c:	2601      	movs	r6, #1
     73e:	e7dd      	b.n	6fc <main+0x8c>
				counter_flagSet(0); // clear flag
     740:	2000      	movs	r0, #0
     742:	4bbc      	ldr	r3, [pc, #752]	; (a34 <main+0x3c4>)
     744:	4798      	blx	r3
				step = calculate_adc();
     746:	4bbc      	ldr	r3, [pc, #752]	; (a38 <main+0x3c8>)
     748:	4798      	blx	r3
     74a:	4682      	mov	sl, r0
				switch (color)
     74c:	9b09      	ldr	r3, [sp, #36]	; 0x24
     74e:	2b05      	cmp	r3, #5
     750:	d856      	bhi.n	800 <main+0x190>
     752:	009b      	lsls	r3, r3, #2
     754:	4ab9      	ldr	r2, [pc, #740]	; (a3c <main+0x3cc>)
     756:	58d3      	ldr	r3, [r2, r3]
     758:	469f      	mov	pc, r3
					green = fade_up[index];
     75a:	0063      	lsls	r3, r4, #1
     75c:	4ab8      	ldr	r2, [pc, #736]	; (a40 <main+0x3d0>)
     75e:	5a9b      	ldrh	r3, [r3, r2]
     760:	9304      	str	r3, [sp, #16]
					blue = 0;
     762:	2300      	movs	r3, #0
     764:	9302      	str	r3, [sp, #8]
					red = 4095;
     766:	4bb7      	ldr	r3, [pc, #732]	; (a44 <main+0x3d4>)
     768:	9305      	str	r3, [sp, #20]
				led_writeAll(red, green, blue);
     76a:	9a02      	ldr	r2, [sp, #8]
     76c:	9904      	ldr	r1, [sp, #16]
     76e:	9805      	ldr	r0, [sp, #20]
     770:	4bab      	ldr	r3, [pc, #684]	; (a20 <main+0x3b0>)
     772:	4798      	blx	r3
				spi_write(); // send first spi write
     774:	4bab      	ldr	r3, [pc, #684]	; (a24 <main+0x3b4>)
     776:	4798      	blx	r3
				index += step; // step thru table
     778:	4454      	add	r4, sl
     77a:	b2a4      	uxth	r4, r4
				if (index >= 360) // if table has been stepped through completely
     77c:	2368      	movs	r3, #104	; 0x68
     77e:	33ff      	adds	r3, #255	; 0xff
     780:	429c      	cmp	r4, r3
     782:	d942      	bls.n	80a <main+0x19a>
					color += 1; // increment color state
     784:	9b09      	ldr	r3, [sp, #36]	; 0x24
     786:	3301      	adds	r3, #1
     788:	b2db      	uxtb	r3, r3
     78a:	9309      	str	r3, [sp, #36]	; 0x24
					if (color > 5) // after magenta, go to red
     78c:	2b05      	cmp	r3, #5
     78e:	d93e      	bls.n	80e <main+0x19e>
						color = RED;
     790:	9b01      	ldr	r3, [sp, #4]
     792:	9309      	str	r3, [sp, #36]	; 0x24
					if (color > 5) // after magenta, go to red
     794:	9601      	str	r6, [sp, #4]
					index = 0; // reset index
     796:	2400      	movs	r4, #0
     798:	e177      	b.n	a8a <main+0x41a>
					red = fade_down[index];
     79a:	0062      	lsls	r2, r4, #1
     79c:	4baa      	ldr	r3, [pc, #680]	; (a48 <main+0x3d8>)
     79e:	189b      	adds	r3, r3, r2
     7a0:	2250      	movs	r2, #80	; 0x50
     7a2:	5a9b      	ldrh	r3, [r3, r2]
     7a4:	9305      	str	r3, [sp, #20]
					blue = 0;
     7a6:	2300      	movs	r3, #0
     7a8:	9302      	str	r3, [sp, #8]
					green = 4095;
     7aa:	4ba6      	ldr	r3, [pc, #664]	; (a44 <main+0x3d4>)
     7ac:	9304      	str	r3, [sp, #16]
					break;
     7ae:	e7dc      	b.n	76a <main+0xfa>
					blue = fade_up[index];
     7b0:	0063      	lsls	r3, r4, #1
     7b2:	4aa3      	ldr	r2, [pc, #652]	; (a40 <main+0x3d0>)
     7b4:	5a9b      	ldrh	r3, [r3, r2]
     7b6:	9302      	str	r3, [sp, #8]
					green = 4095;
     7b8:	4ba2      	ldr	r3, [pc, #648]	; (a44 <main+0x3d4>)
     7ba:	9304      	str	r3, [sp, #16]
					red = 0;
     7bc:	2300      	movs	r3, #0
     7be:	9305      	str	r3, [sp, #20]
					break;
     7c0:	e7d3      	b.n	76a <main+0xfa>
					green = fade_down[index];
     7c2:	0062      	lsls	r2, r4, #1
     7c4:	4ba0      	ldr	r3, [pc, #640]	; (a48 <main+0x3d8>)
     7c6:	189b      	adds	r3, r3, r2
     7c8:	2250      	movs	r2, #80	; 0x50
     7ca:	5a9b      	ldrh	r3, [r3, r2]
     7cc:	9304      	str	r3, [sp, #16]
					blue = 4095;
     7ce:	4b9d      	ldr	r3, [pc, #628]	; (a44 <main+0x3d4>)
     7d0:	9302      	str	r3, [sp, #8]
					red = 0; // fade to blue
     7d2:	2300      	movs	r3, #0
     7d4:	9305      	str	r3, [sp, #20]
					break;
     7d6:	e7c8      	b.n	76a <main+0xfa>
					red = fade_up[index];
     7d8:	0063      	lsls	r3, r4, #1
     7da:	4a99      	ldr	r2, [pc, #612]	; (a40 <main+0x3d0>)
     7dc:	5a9b      	ldrh	r3, [r3, r2]
     7de:	9305      	str	r3, [sp, #20]
					blue = 4095;
     7e0:	4b98      	ldr	r3, [pc, #608]	; (a44 <main+0x3d4>)
     7e2:	9302      	str	r3, [sp, #8]
					green = 0;
     7e4:	2300      	movs	r3, #0
     7e6:	9304      	str	r3, [sp, #16]
					break;
     7e8:	e7bf      	b.n	76a <main+0xfa>
					blue = fade_down[index];
     7ea:	0062      	lsls	r2, r4, #1
     7ec:	4b96      	ldr	r3, [pc, #600]	; (a48 <main+0x3d8>)
     7ee:	189b      	adds	r3, r3, r2
     7f0:	2250      	movs	r2, #80	; 0x50
     7f2:	5a9b      	ldrh	r3, [r3, r2]
     7f4:	9302      	str	r3, [sp, #8]
					green = 0;
     7f6:	2300      	movs	r3, #0
     7f8:	9304      	str	r3, [sp, #16]
					red = 4095;
     7fa:	4b92      	ldr	r3, [pc, #584]	; (a44 <main+0x3d4>)
     7fc:	9305      	str	r3, [sp, #20]
					break;
     7fe:	e7b4      	b.n	76a <main+0xfa>
					blue = 0;
     800:	2300      	movs	r3, #0
     802:	9302      	str	r3, [sp, #8]
					green = 0;
     804:	9304      	str	r3, [sp, #16]
					red = 0;
     806:	9305      	str	r3, [sp, #20]
     808:	e7af      	b.n	76a <main+0xfa>
     80a:	9601      	str	r6, [sp, #4]
     80c:	e13d      	b.n	a8a <main+0x41a>
     80e:	9601      	str	r6, [sp, #4]
					index = 0; // reset index
     810:	2400      	movs	r4, #0
     812:	e13a      	b.n	a8a <main+0x41a>
				if (buttons_get(0)) // if button 0 pressed
     814:	2000      	movs	r0, #0
     816:	4b86      	ldr	r3, [pc, #536]	; (a30 <main+0x3c0>)
     818:	4798      	blx	r3
     81a:	9e01      	ldr	r6, [sp, #4]
     81c:	2800      	cmp	r0, #0
     81e:	d100      	bne.n	822 <main+0x1b2>
     820:	e0cd      	b.n	9be <main+0x34e>
					old_millis = millis;
     822:	4b81      	ldr	r3, [pc, #516]	; (a28 <main+0x3b8>)
     824:	681b      	ldr	r3, [r3, #0]
     826:	469a      	mov	sl, r3
					led_writeAll(0, 0, 0); // turn off LEDs
     828:	2200      	movs	r2, #0
     82a:	2100      	movs	r1, #0
     82c:	2000      	movs	r0, #0
     82e:	4b7c      	ldr	r3, [pc, #496]	; (a20 <main+0x3b0>)
     830:	4798      	blx	r3
					spi_write();
     832:	4b7c      	ldr	r3, [pc, #496]	; (a24 <main+0x3b4>)
     834:	4798      	blx	r3
					index = 0;
     836:	2400      	movs	r4, #0
					mode = 0; // go to mode 0
     838:	2600      	movs	r6, #0
					color = RED;
     83a:	2300      	movs	r3, #0
     83c:	9309      	str	r3, [sp, #36]	; 0x24
     83e:	e0be      	b.n	9be <main+0x34e>
					blue = fade_up[index];
     840:	0063      	lsls	r3, r4, #1
     842:	4a7f      	ldr	r2, [pc, #508]	; (a40 <main+0x3d0>)
     844:	5a9b      	ldrh	r3, [r3, r2]
     846:	9302      	str	r3, [sp, #8]
					next_blue = 0;
     848:	2300      	movs	r3, #0
     84a:	9306      	str	r3, [sp, #24]
					next_red = 0;
     84c:	9303      	str	r3, [sp, #12]
					green = 0;
     84e:	9304      	str	r3, [sp, #16]
					red = 0;
     850:	9305      	str	r3, [sp, #20]
				led_write(led, red, green, blue);
     852:	9b02      	ldr	r3, [sp, #8]
     854:	9a04      	ldr	r2, [sp, #16]
     856:	9905      	ldr	r1, [sp, #20]
     858:	9807      	ldr	r0, [sp, #28]
     85a:	4f7c      	ldr	r7, [pc, #496]	; (a4c <main+0x3dc>)
     85c:	47b8      	blx	r7
				led_write(next_led, next_red, next_green, next_blue);
     85e:	9b06      	ldr	r3, [sp, #24]
     860:	2200      	movs	r2, #0
     862:	9903      	ldr	r1, [sp, #12]
     864:	9808      	ldr	r0, [sp, #32]
     866:	47b8      	blx	r7
				spi_write(); // send spi write
     868:	4b6e      	ldr	r3, [pc, #440]	; (a24 <main+0x3b4>)
     86a:	4798      	blx	r3
				index += step; // step thru table
     86c:	4444      	add	r4, r8
     86e:	b2a4      	uxth	r4, r4
				if (index >= 360) // if table has been stepped through completely
     870:	2368      	movs	r3, #104	; 0x68
     872:	33ff      	adds	r3, #255	; 0xff
     874:	429c      	cmp	r4, r3
     876:	d800      	bhi.n	87a <main+0x20a>
     878:	e097      	b.n	9aa <main+0x33a>
					state += 1; // increment color state
     87a:	3501      	adds	r5, #1
     87c:	b2ed      	uxtb	r5, r5
					index = 0; // reset index
     87e:	2400      	movs	r4, #0
					if (state > 7) // at end of state machine
     880:	2d07      	cmp	r5, #7
     882:	d800      	bhi.n	886 <main+0x216>
     884:	e091      	b.n	9aa <main+0x33a>
						switch (led_state) // to get LEDs in figure-eight pattern
     886:	464b      	mov	r3, r9
     888:	2b05      	cmp	r3, #5
     88a:	d900      	bls.n	88e <main+0x21e>
     88c:	e083      	b.n	996 <main+0x326>
     88e:	009b      	lsls	r3, r3, #2
     890:	4a6f      	ldr	r2, [pc, #444]	; (a50 <main+0x3e0>)
     892:	58d3      	ldr	r3, [r2, r3]
     894:	469f      	mov	pc, r3
					red = fade_up[index];
     896:	0063      	lsls	r3, r4, #1
     898:	4a69      	ldr	r2, [pc, #420]	; (a40 <main+0x3d0>)
     89a:	5a9b      	ldrh	r3, [r3, r2]
     89c:	9305      	str	r3, [sp, #20]
					next_blue = 0;
     89e:	2300      	movs	r3, #0
     8a0:	9306      	str	r3, [sp, #24]
					next_red = 0;
     8a2:	9303      	str	r3, [sp, #12]
					blue = 4095;
     8a4:	4b67      	ldr	r3, [pc, #412]	; (a44 <main+0x3d4>)
     8a6:	9302      	str	r3, [sp, #8]
					green = 0;
     8a8:	2300      	movs	r3, #0
     8aa:	9304      	str	r3, [sp, #16]
					break;
     8ac:	e7d1      	b.n	852 <main+0x1e2>
					blue = fade_down[index];
     8ae:	0062      	lsls	r2, r4, #1
     8b0:	4b65      	ldr	r3, [pc, #404]	; (a48 <main+0x3d8>)
     8b2:	189b      	adds	r3, r3, r2
     8b4:	2250      	movs	r2, #80	; 0x50
     8b6:	5a9b      	ldrh	r3, [r3, r2]
     8b8:	9302      	str	r3, [sp, #8]
					next_blue = 0;
     8ba:	2300      	movs	r3, #0
     8bc:	9306      	str	r3, [sp, #24]
					next_red = 0;
     8be:	9303      	str	r3, [sp, #12]
					green = 0;
     8c0:	9304      	str	r3, [sp, #16]
					red = 4095;
     8c2:	4b60      	ldr	r3, [pc, #384]	; (a44 <main+0x3d4>)
     8c4:	9305      	str	r3, [sp, #20]
					break;
     8c6:	e7c4      	b.n	852 <main+0x1e2>
					green = fade_up[index];
     8c8:	0063      	lsls	r3, r4, #1
     8ca:	4a5d      	ldr	r2, [pc, #372]	; (a40 <main+0x3d0>)
     8cc:	5a9b      	ldrh	r3, [r3, r2]
     8ce:	9304      	str	r3, [sp, #16]
					next_blue = 0;
     8d0:	2300      	movs	r3, #0
     8d2:	9306      	str	r3, [sp, #24]
					next_red = 0;
     8d4:	9303      	str	r3, [sp, #12]
					blue = 0;
     8d6:	9302      	str	r3, [sp, #8]
					red = 4095;
     8d8:	4b5a      	ldr	r3, [pc, #360]	; (a44 <main+0x3d4>)
     8da:	9305      	str	r3, [sp, #20]
					break;
     8dc:	e7b9      	b.n	852 <main+0x1e2>
					red = fade_down[index];
     8de:	0062      	lsls	r2, r4, #1
     8e0:	4b59      	ldr	r3, [pc, #356]	; (a48 <main+0x3d8>)
     8e2:	189b      	adds	r3, r3, r2
     8e4:	2250      	movs	r2, #80	; 0x50
     8e6:	5a9b      	ldrh	r3, [r3, r2]
     8e8:	9305      	str	r3, [sp, #20]
					next_blue = 0;
     8ea:	2300      	movs	r3, #0
     8ec:	9306      	str	r3, [sp, #24]
					next_red = 0;
     8ee:	9303      	str	r3, [sp, #12]
					blue = 0;
     8f0:	9302      	str	r3, [sp, #8]
					green = 4095;
     8f2:	4b54      	ldr	r3, [pc, #336]	; (a44 <main+0x3d4>)
     8f4:	9304      	str	r3, [sp, #16]
					break;
     8f6:	e7ac      	b.n	852 <main+0x1e2>
					blue = fade_up[index];
     8f8:	0063      	lsls	r3, r4, #1
     8fa:	4a51      	ldr	r2, [pc, #324]	; (a40 <main+0x3d0>)
     8fc:	5a9b      	ldrh	r3, [r3, r2]
     8fe:	9302      	str	r3, [sp, #8]
					next_blue = 0;
     900:	2300      	movs	r3, #0
     902:	9306      	str	r3, [sp, #24]
					next_red = 0;
     904:	9303      	str	r3, [sp, #12]
					green = 4095;
     906:	4b4f      	ldr	r3, [pc, #316]	; (a44 <main+0x3d4>)
     908:	9304      	str	r3, [sp, #16]
					red = 0;
     90a:	2300      	movs	r3, #0
     90c:	9305      	str	r3, [sp, #20]
					break;
     90e:	e7a0      	b.n	852 <main+0x1e2>
					green = fade_down[index];
     910:	0063      	lsls	r3, r4, #1
     912:	4a4d      	ldr	r2, [pc, #308]	; (a48 <main+0x3d8>)
     914:	18d2      	adds	r2, r2, r3
     916:	2150      	movs	r1, #80	; 0x50
     918:	5a52      	ldrh	r2, [r2, r1]
     91a:	9204      	str	r2, [sp, #16]
					next_blue = fade_up[index];
     91c:	4a48      	ldr	r2, [pc, #288]	; (a40 <main+0x3d0>)
     91e:	5a9b      	ldrh	r3, [r3, r2]
     920:	9306      	str	r3, [sp, #24]
					next_red = 0;
     922:	2300      	movs	r3, #0
     924:	9303      	str	r3, [sp, #12]
					blue = 4095;
     926:	4b47      	ldr	r3, [pc, #284]	; (a44 <main+0x3d4>)
     928:	9302      	str	r3, [sp, #8]
					red = 0;
     92a:	2300      	movs	r3, #0
     92c:	9305      	str	r3, [sp, #20]
					break;
     92e:	e790      	b.n	852 <main+0x1e2>
					blue = fade_down[index];
     930:	0023      	movs	r3, r4
     932:	0061      	lsls	r1, r4, #1
     934:	4a44      	ldr	r2, [pc, #272]	; (a48 <main+0x3d8>)
     936:	1852      	adds	r2, r2, r1
     938:	2150      	movs	r1, #80	; 0x50
     93a:	5a52      	ldrh	r2, [r2, r1]
     93c:	9202      	str	r2, [sp, #8]
					if (blue == 1) // normalize blue at high step size
     93e:	2a01      	cmp	r2, #1
     940:	d01c      	beq.n	97c <main+0x30c>
					next_red = fade_up[index];
     942:	005b      	lsls	r3, r3, #1
     944:	4a3e      	ldr	r2, [pc, #248]	; (a40 <main+0x3d0>)
     946:	5a9b      	ldrh	r3, [r3, r2]
     948:	9303      	str	r3, [sp, #12]
				led_write(led, red, green, blue);
     94a:	9b02      	ldr	r3, [sp, #8]
     94c:	2200      	movs	r2, #0
     94e:	2100      	movs	r1, #0
     950:	9807      	ldr	r0, [sp, #28]
     952:	4f3e      	ldr	r7, [pc, #248]	; (a4c <main+0x3dc>)
     954:	47b8      	blx	r7
				led_write(next_led, next_red, next_green, next_blue);
     956:	4b3b      	ldr	r3, [pc, #236]	; (a44 <main+0x3d4>)
     958:	2200      	movs	r2, #0
     95a:	9903      	ldr	r1, [sp, #12]
     95c:	9808      	ldr	r0, [sp, #32]
     95e:	47b8      	blx	r7
				spi_write(); // send spi write
     960:	4b30      	ldr	r3, [pc, #192]	; (a24 <main+0x3b4>)
     962:	4798      	blx	r3
				index += step; // step thru table
     964:	4444      	add	r4, r8
     966:	b2a4      	uxth	r4, r4
				if (index >= 360) // if table has been stepped through completely
     968:	2368      	movs	r3, #104	; 0x68
     96a:	33ff      	adds	r3, #255	; 0xff
     96c:	429c      	cmp	r4, r3
     96e:	d808      	bhi.n	982 <main+0x312>
					next_blue = 4095;
     970:	4b34      	ldr	r3, [pc, #208]	; (a44 <main+0x3d4>)
     972:	9306      	str	r3, [sp, #24]
					green = 0;
     974:	2300      	movs	r3, #0
     976:	9304      	str	r3, [sp, #16]
					red = 0;
     978:	9305      	str	r3, [sp, #20]
     97a:	e016      	b.n	9aa <main+0x33a>
						blue = 0;
     97c:	2200      	movs	r2, #0
     97e:	9202      	str	r2, [sp, #8]
     980:	e7df      	b.n	942 <main+0x2d2>
					next_blue = 4095;
     982:	4b30      	ldr	r3, [pc, #192]	; (a44 <main+0x3d4>)
     984:	9306      	str	r3, [sp, #24]
					green = 0;
     986:	2300      	movs	r3, #0
     988:	9304      	str	r3, [sp, #16]
					red = 0;
     98a:	9305      	str	r3, [sp, #20]
     98c:	e77b      	b.n	886 <main+0x216>
							next_led = 5;
     98e:	2305      	movs	r3, #5
     990:	9308      	str	r3, [sp, #32]
							led = 2;
     992:	3b03      	subs	r3, #3
     994:	9307      	str	r3, [sp, #28]
						led_state++;
     996:	4648      	mov	r0, r9
     998:	3001      	adds	r0, #1
     99a:	b2c0      	uxtb	r0, r0
						led_state %= 6;
     99c:	2106      	movs	r1, #6
     99e:	4b2d      	ldr	r3, [pc, #180]	; (a54 <main+0x3e4>)
     9a0:	4798      	blx	r3
     9a2:	b2cb      	uxtb	r3, r1
     9a4:	4699      	mov	r9, r3
						state = 2; // go to state 2 (first 2 states covered in case 6 and 7 for next led)
     9a6:	2502      	movs	r5, #2
					index = 0; // reset index
     9a8:	2400      	movs	r4, #0
		while (mode == 1)
     9aa:	2e01      	cmp	r6, #1
     9ac:	d16a      	bne.n	a84 <main+0x414>
			if ((millis - old_millis) > 20) // button debounce
     9ae:	4b1e      	ldr	r3, [pc, #120]	; (a28 <main+0x3b8>)
     9b0:	681b      	ldr	r3, [r3, #0]
     9b2:	4652      	mov	r2, sl
     9b4:	1a9b      	subs	r3, r3, r2
     9b6:	9e01      	ldr	r6, [sp, #4]
     9b8:	2b14      	cmp	r3, #20
     9ba:	d900      	bls.n	9be <main+0x34e>
     9bc:	e72a      	b.n	814 <main+0x1a4>
			if (counter_flagGet()) // if flag set
     9be:	4b1b      	ldr	r3, [pc, #108]	; (a2c <main+0x3bc>)
     9c0:	4798      	blx	r3
     9c2:	2800      	cmp	r0, #0
     9c4:	d0f1      	beq.n	9aa <main+0x33a>
				counter_flagSet(0); // clear flag
     9c6:	2000      	movs	r0, #0
     9c8:	4b1a      	ldr	r3, [pc, #104]	; (a34 <main+0x3c4>)
     9ca:	4798      	blx	r3
				step = calculate_adc();
     9cc:	4b1a      	ldr	r3, [pc, #104]	; (a38 <main+0x3c8>)
     9ce:	4798      	blx	r3
     9d0:	4680      	mov	r8, r0
				switch (state)
     9d2:	2d07      	cmp	r5, #7
     9d4:	d900      	bls.n	9d8 <main+0x368>
     9d6:	e73c      	b.n	852 <main+0x1e2>
     9d8:	00ab      	lsls	r3, r5, #2
     9da:	4a1f      	ldr	r2, [pc, #124]	; (a58 <main+0x3e8>)
     9dc:	58d3      	ldr	r3, [r2, r3]
     9de:	469f      	mov	pc, r3
							next_led = 4;
     9e0:	2304      	movs	r3, #4
     9e2:	9308      	str	r3, [sp, #32]
							led = 5;
     9e4:	3301      	adds	r3, #1
     9e6:	9307      	str	r3, [sp, #28]
							break;
     9e8:	e7d5      	b.n	996 <main+0x326>
     9ea:	46c0      	nop			; (mov r8, r8)
     9ec:	000004bd 	.word	0x000004bd
     9f0:	e000e010 	.word	0xe000e010
     9f4:	0000bb7f 	.word	0x0000bb7f
     9f8:	e000ed00 	.word	0xe000ed00
     9fc:	0000057d 	.word	0x0000057d
     a00:	00000cd1 	.word	0x00000cd1
     a04:	000002d5 	.word	0x000002d5
     a08:	00000aa9 	.word	0x00000aa9
     a0c:	000004cd 	.word	0x000004cd
     a10:	0000021d 	.word	0x0000021d
     a14:	00000115 	.word	0x00000115
     a18:	00000d5d 	.word	0x00000d5d
     a1c:	000002a5 	.word	0x000002a5
     a20:	000005f1 	.word	0x000005f1
     a24:	00000be5 	.word	0x00000be5
     a28:	2000048c 	.word	0x2000048c
     a2c:	00000371 	.word	0x00000371
     a30:	00000251 	.word	0x00000251
     a34:	0000037d 	.word	0x0000037d
     a38:	00000629 	.word	0x00000629
     a3c:	0000103c 	.word	0x0000103c
     a40:	0000108c 	.word	0x0000108c
     a44:	00000fff 	.word	0x00000fff
     a48:	0000130c 	.word	0x0000130c
     a4c:	00000599 	.word	0x00000599
     a50:	00001054 	.word	0x00001054
     a54:	00000e79 	.word	0x00000e79
     a58:	0000106c 	.word	0x0000106c
							next_led = 3;
     a5c:	2303      	movs	r3, #3
     a5e:	9308      	str	r3, [sp, #32]
							led = 4;
     a60:	3301      	adds	r3, #1
     a62:	9307      	str	r3, [sp, #28]
							break;
     a64:	e797      	b.n	996 <main+0x326>
							led = 3;
     a66:	464b      	mov	r3, r9
     a68:	9307      	str	r3, [sp, #28]
							next_led = 5;
     a6a:	2305      	movs	r3, #5
     a6c:	9308      	str	r3, [sp, #32]
							break;
     a6e:	e792      	b.n	996 <main+0x326>
							next_led = 1;
     a70:	9b01      	ldr	r3, [sp, #4]
     a72:	9308      	str	r3, [sp, #32]
							led = 5;
     a74:	2305      	movs	r3, #5
     a76:	9307      	str	r3, [sp, #28]
							break;
     a78:	e78d      	b.n	996 <main+0x326>
							led = 1;
     a7a:	9b01      	ldr	r3, [sp, #4]
     a7c:	9307      	str	r3, [sp, #28]
							next_led = 2;
     a7e:	2302      	movs	r3, #2
     a80:	9308      	str	r3, [sp, #32]
							break;
     a82:	e788      	b.n	996 <main+0x326>
     a84:	46a8      	mov	r8, r5
     a86:	4655      	mov	r5, sl
     a88:	9601      	str	r6, [sp, #4]
		while (mode == 0)
     a8a:	9b01      	ldr	r3, [sp, #4]
     a8c:	2b00      	cmp	r3, #0
     a8e:	d100      	bne.n	a92 <main+0x422>
     a90:	e62e      	b.n	6f0 <main+0x80>
     a92:	46aa      	mov	sl, r5
     a94:	4645      	mov	r5, r8
     a96:	e78a      	b.n	9ae <main+0x33e>

00000a98 <SysTick_Handler>:
//     | .__/ |  \ .__/
//
//-----------------------------------------------------------------------------
void SysTick_Handler ()
{
	millis++;
     a98:	4a02      	ldr	r2, [pc, #8]	; (aa4 <SysTick_Handler+0xc>)
     a9a:	6813      	ldr	r3, [r2, #0]
     a9c:	3301      	adds	r3, #1
     a9e:	6013      	str	r3, [r2, #0]
     aa0:	4770      	bx	lr
     aa2:	46c0      	nop			; (mov r8, r8)
     aa4:	2000048c 	.word	0x2000048c

00000aa8 <spi_init>:
//
//------------------------------------------------------------------------------

//==============================================================================
void spi_init(void)
{
     aa8:	b570      	push	{r4, r5, r6, lr}

	// MOSI
	#if (SPI_MOSI_PIN % 2)
	PORT->Group[SPI_MOSI_GROUP].PMUX[SPI_MOSI_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
	#else
	PORT->Group[SPI_MOSI_GROUP].PMUX[SPI_MOSI_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
     aaa:	4b3b      	ldr	r3, [pc, #236]	; (b98 <spi_init+0xf0>)
     aac:	20b5      	movs	r0, #181	; 0xb5
     aae:	5c19      	ldrb	r1, [r3, r0]
     ab0:	260f      	movs	r6, #15
     ab2:	43b1      	bics	r1, r6
     ab4:	2503      	movs	r5, #3
     ab6:	4329      	orrs	r1, r5
     ab8:	5419      	strb	r1, [r3, r0]
	#endif
	PORT->Group[SPI_MOSI_GROUP].PINCFG[SPI_MOSI_PIN].bit.PMUXEN = 1;
     aba:	22ca      	movs	r2, #202	; 0xca
     abc:	5c9c      	ldrb	r4, [r3, r2]
     abe:	2101      	movs	r1, #1
     ac0:	430c      	orrs	r4, r1
     ac2:	549c      	strb	r4, [r3, r2]

	// MISO
	#if (SPI_MISO_PIN % 2)
	PORT->Group[SPI_MISO_GROUP].PMUX[SPI_MISO_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
	#else
	PORT->Group[SPI_MISO_GROUP].PMUX[SPI_MISO_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
     ac4:	2436      	movs	r4, #54	; 0x36
     ac6:	5d1a      	ldrb	r2, [r3, r4]
     ac8:	43b2      	bics	r2, r6
     aca:	432a      	orrs	r2, r5
     acc:	551a      	strb	r2, [r3, r4]
	#endif
	PORT->Group[SPI_MISO_GROUP].PINCFG[SPI_MISO_PIN].bit.PMUXEN = 1;
     ace:	3416      	adds	r4, #22
     ad0:	5d1a      	ldrb	r2, [r3, r4]
     ad2:	430a      	orrs	r2, r1
     ad4:	551a      	strb	r2, [r3, r4]

	// SCK
	#if (SPI_SCK_PIN % 2)
	PORT->Group[SPI_SCK_GROUP].PMUX[SPI_SCK_PMUX].bit.PMUXO = PORT_PMUX_PMUXO_D_Val;
     ad6:	5c1c      	ldrb	r4, [r3, r0]
     ad8:	220f      	movs	r2, #15
     ada:	4022      	ands	r2, r4
     adc:	2430      	movs	r4, #48	; 0x30
     ade:	4322      	orrs	r2, r4
     ae0:	541a      	strb	r2, [r3, r0]
	#else
	PORT->Group[SPI_SCK_GROUP].PMUX[SPI_SCK_PMUX].bit.PMUXE = PORT_PMUX_PMUXE_D_Val;
	#endif
	PORT->Group[SPI_SCK_GROUP].PINCFG[SPI_SCK_PIN].bit.PMUXEN = 1;
     ae2:	3016      	adds	r0, #22
     ae4:	5c1a      	ldrb	r2, [r3, r0]
     ae6:	430a      	orrs	r2, r1
     ae8:	541a      	strb	r2, [r3, r0]

	//////////////////////////////////////////////////////////////////////////////
	// Disable and Reset SPI
	//////////////////////////////////////////////////////////////////////////////
	SERCOM4->SPI.CTRLA.bit.ENABLE = 0;
     aea:	4a2c      	ldr	r2, [pc, #176]	; (b9c <spi_init+0xf4>)
     aec:	6813      	ldr	r3, [r2, #0]
     aee:	2102      	movs	r1, #2
     af0:	438b      	bics	r3, r1
     af2:	6013      	str	r3, [r2, #0]
	while (SERCOM4->SPI.SYNCBUSY.bit.ENABLE);
     af4:	69d3      	ldr	r3, [r2, #28]
     af6:	079b      	lsls	r3, r3, #30
     af8:	d4fc      	bmi.n	af4 <spi_init+0x4c>

	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM4;
     afa:	4a29      	ldr	r2, [pc, #164]	; (ba0 <spi_init+0xf8>)
     afc:	6a13      	ldr	r3, [r2, #32]
     afe:	2140      	movs	r1, #64	; 0x40
     b00:	430b      	orrs	r3, r1
     b02:	6213      	str	r3, [r2, #32]

	// GCLK setup
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID_SERCOM4_CORE |
     b04:	4a27      	ldr	r2, [pc, #156]	; (ba4 <spi_init+0xfc>)
     b06:	4b28      	ldr	r3, [pc, #160]	; (ba8 <spi_init+0x100>)
     b08:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_GEN_GCLK0 |
	GCLK_CLKCTRL_CLKEN;
	while (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
     b0a:	001a      	movs	r2, r3
     b0c:	7853      	ldrb	r3, [r2, #1]
     b0e:	b25b      	sxtb	r3, r3
     b10:	2b00      	cmp	r3, #0
     b12:	dbfb      	blt.n	b0c <spi_init+0x64>

	// Reset SPI
	SERCOM4->SPI.CTRLA.bit.SWRST = 1;
     b14:	4a21      	ldr	r2, [pc, #132]	; (b9c <spi_init+0xf4>)
     b16:	6813      	ldr	r3, [r2, #0]
     b18:	2101      	movs	r1, #1
     b1a:	430b      	orrs	r3, r1
     b1c:	6013      	str	r3, [r2, #0]
	while (SERCOM4->SPI.CTRLA.bit.SWRST || SERCOM4->SPI.SYNCBUSY.bit.SWRST);
     b1e:	6813      	ldr	r3, [r2, #0]
     b20:	07db      	lsls	r3, r3, #31
     b22:	d4fc      	bmi.n	b1e <spi_init+0x76>
     b24:	69d3      	ldr	r3, [r2, #28]
     b26:	07db      	lsls	r3, r3, #31
     b28:	d4f9      	bmi.n	b1e <spi_init+0x76>

	//////////////////////////////////////////////////////////////////////////////
	// Configure SPI
	//////////////////////////////////////////////////////////////////////////////
	SERCOM4->SPI.CTRLA.bit.DIPO = 0; // MISO on PAD0
     b2a:	4b1c      	ldr	r3, [pc, #112]	; (b9c <spi_init+0xf4>)
     b2c:	681a      	ldr	r2, [r3, #0]
     b2e:	491f      	ldr	r1, [pc, #124]	; (bac <spi_init+0x104>)
     b30:	400a      	ands	r2, r1
     b32:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.DOPO = 1; // MOSI on PAD2, SCK on PAD3
     b34:	681a      	ldr	r2, [r3, #0]
     b36:	491e      	ldr	r1, [pc, #120]	; (bb0 <spi_init+0x108>)
     b38:	4011      	ands	r1, r2
     b3a:	2280      	movs	r2, #128	; 0x80
     b3c:	0252      	lsls	r2, r2, #9
     b3e:	430a      	orrs	r2, r1
     b40:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.DORD = 0; // MSB first
     b42:	681a      	ldr	r2, [r3, #0]
     b44:	491b      	ldr	r1, [pc, #108]	; (bb4 <spi_init+0x10c>)
     b46:	400a      	ands	r2, r1
     b48:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.CPOL = 0; // Clock idle low
     b4a:	681a      	ldr	r2, [r3, #0]
     b4c:	491a      	ldr	r1, [pc, #104]	; (bb8 <spi_init+0x110>)
     b4e:	400a      	ands	r2, r1
     b50:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.CPHA = 0; // Sample on leading edge
     b52:	681a      	ldr	r2, [r3, #0]
     b54:	4919      	ldr	r1, [pc, #100]	; (bbc <spi_init+0x114>)
     b56:	400a      	ands	r2, r1
     b58:	601a      	str	r2, [r3, #0]
	SERCOM4->SPI.CTRLA.bit.MODE = 3; // Master mode
     b5a:	681a      	ldr	r2, [r3, #0]
     b5c:	211c      	movs	r1, #28
     b5e:	438a      	bics	r2, r1
     b60:	3910      	subs	r1, #16
     b62:	430a      	orrs	r2, r1
     b64:	601a      	str	r2, [r3, #0]

	SERCOM4->SPI.CTRLB.bit.RXEN = 1;
     b66:	6859      	ldr	r1, [r3, #4]
     b68:	2280      	movs	r2, #128	; 0x80
     b6a:	0292      	lsls	r2, r2, #10
     b6c:	430a      	orrs	r2, r1
     b6e:	605a      	str	r2, [r3, #4]
	while (SERCOM4->SPI.SYNCBUSY.bit.CTRLB);
     b70:	001a      	movs	r2, r3
     b72:	69d3      	ldr	r3, [r2, #28]
     b74:	075b      	lsls	r3, r3, #29
     b76:	d4fc      	bmi.n	b72 <spi_init+0xca>

	// Baud: Fspi = 48MHz / (2 * (BAUD + 1)) = ~2MHz
	SERCOM4->SPI.BAUD.reg = 11;
     b78:	4b08      	ldr	r3, [pc, #32]	; (b9c <spi_init+0xf4>)
     b7a:	220b      	movs	r2, #11
     b7c:	731a      	strb	r2, [r3, #12]

	SERCOM4->SPI.CTRLA.bit.ENABLE = 1;
     b7e:	681a      	ldr	r2, [r3, #0]
     b80:	2102      	movs	r1, #2
     b82:	430a      	orrs	r2, r1
     b84:	601a      	str	r2, [r3, #0]
	while (SERCOM4->SPI.SYNCBUSY.bit.ENABLE);
     b86:	001a      	movs	r2, r3
     b88:	69d3      	ldr	r3, [r2, #28]
     b8a:	079b      	lsls	r3, r3, #30
     b8c:	d4fc      	bmi.n	b88 <spi_init+0xe0>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     b8e:	2280      	movs	r2, #128	; 0x80
     b90:	0192      	lsls	r2, r2, #6
     b92:	4b0b      	ldr	r3, [pc, #44]	; (bc0 <spi_init+0x118>)
     b94:	601a      	str	r2, [r3, #0]

	NVIC_EnableIRQ(SERCOM4_IRQn);
}
     b96:	bd70      	pop	{r4, r5, r6, pc}
     b98:	41004400 	.word	0x41004400
     b9c:	42001800 	.word	0x42001800
     ba0:	40000400 	.word	0x40000400
     ba4:	00004018 	.word	0x00004018
     ba8:	40000c00 	.word	0x40000c00
     bac:	ffcfffff 	.word	0xffcfffff
     bb0:	fffcffff 	.word	0xfffcffff
     bb4:	bfffffff 	.word	0xbfffffff
     bb8:	dfffffff 	.word	0xdfffffff
     bbc:	efffffff 	.word	0xefffffff
     bc0:	e000e100 	.word	0xe000e100

00000bc4 <spi_lock>:
  __ASM volatile ("cpsid i" : : : "memory");
     bc4:	b672      	cpsid	i
//      SPI Lock Control
//==============================================================================
uint8_t spi_lock(void)
{
	__disable_irq();
	if (busy)
     bc6:	4b06      	ldr	r3, [pc, #24]	; (be0 <spi_lock+0x1c>)
     bc8:	781b      	ldrb	r3, [r3, #0]
     bca:	2b00      	cmp	r3, #0
     bcc:	d105      	bne.n	bda <spi_lock+0x16>
	{
		__enable_irq();
		return 0;     // already busy
	}
	busy = 1;
     bce:	2201      	movs	r2, #1
     bd0:	4b03      	ldr	r3, [pc, #12]	; (be0 <spi_lock+0x1c>)
     bd2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
     bd4:	b662      	cpsie	i
	__enable_irq();
	return 1;         // acquired
     bd6:	2001      	movs	r0, #1
}
     bd8:	4770      	bx	lr
     bda:	b662      	cpsie	i
		return 0;     // already busy
     bdc:	2000      	movs	r0, #0
     bde:	e7fb      	b.n	bd8 <spi_lock+0x14>
     be0:	20000490 	.word	0x20000490

00000be4 <spi_write>:

//==============================================================================
//      SPI Write - Nonblocking, Interrupt-Driven
//==============================================================================
void spi_write(void)
{
     be4:	b510      	push	{r4, lr}
	if (!spi_lock())
     be6:	4b06      	ldr	r3, [pc, #24]	; (c00 <spi_write+0x1c>)
     be8:	4798      	blx	r3
     bea:	2800      	cmp	r0, #0
     bec:	d007      	beq.n	bfe <spi_write+0x1a>
	{
		return; // already transmitting
	}
	i = 1;
     bee:	2201      	movs	r2, #1
     bf0:	4b04      	ldr	r3, [pc, #16]	; (c04 <spi_write+0x20>)
     bf2:	701a      	strb	r2, [r3, #0]
	SERCOM4->SPI.DATA.reg = packed_stuff[0];
     bf4:	4b04      	ldr	r3, [pc, #16]	; (c08 <spi_write+0x24>)
     bf6:	7819      	ldrb	r1, [r3, #0]
     bf8:	4b04      	ldr	r3, [pc, #16]	; (c0c <spi_write+0x28>)
     bfa:	6299      	str	r1, [r3, #40]	; 0x28
	SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE; // start ISR-driven send
     bfc:	759a      	strb	r2, [r3, #22]
}
     bfe:	bd10      	pop	{r4, pc}
     c00:	00000bc5 	.word	0x00000bc5
     c04:	20000004 	.word	0x20000004
     c08:	20000474 	.word	0x20000474
     c0c:	42001800 	.word	0x42001800

00000c10 <spi_write_completed>:

//==============================================================================
bool spi_write_completed()
{
	if (write_completed)
     c10:	4b03      	ldr	r3, [pc, #12]	; (c20 <spi_write_completed+0x10>)
     c12:	7858      	ldrb	r0, [r3, #1]
     c14:	b2c0      	uxtb	r0, r0
     c16:	2800      	cmp	r0, #0
     c18:	d001      	beq.n	c1e <spi_write_completed+0xe>
	{
		write_completed = false;
     c1a:	2200      	movs	r2, #0
     c1c:	705a      	strb	r2, [r3, #1]
	}
	else
	{
		return false;
	}
}
     c1e:	4770      	bx	lr
     c20:	20000490 	.word	0x20000490

00000c24 <SERCOM4_Handler>:
//
//------------------------------------------------------------------------------
void SERCOM4_Handler(void)
{
	// Handle Data Register Empty
	if (SERCOM4->SPI.INTFLAG.bit.DRE)
     c24:	4b16      	ldr	r3, [pc, #88]	; (c80 <SERCOM4_Handler+0x5c>)
     c26:	7e1b      	ldrb	r3, [r3, #24]
     c28:	07db      	lsls	r3, r3, #31
     c2a:	d511      	bpl.n	c50 <SERCOM4_Handler+0x2c>
	{
		if (i < 24)
     c2c:	4b15      	ldr	r3, [pc, #84]	; (c84 <SERCOM4_Handler+0x60>)
     c2e:	781b      	ldrb	r3, [r3, #0]
     c30:	b2db      	uxtb	r3, r3
     c32:	2b17      	cmp	r3, #23
     c34:	d811      	bhi.n	c5a <SERCOM4_Handler+0x36>
		{
			SERCOM4->SPI.DATA.reg = packed_stuff[i++];
     c36:	4913      	ldr	r1, [pc, #76]	; (c84 <SERCOM4_Handler+0x60>)
     c38:	780b      	ldrb	r3, [r1, #0]
     c3a:	b2db      	uxtb	r3, r3
     c3c:	1c5a      	adds	r2, r3, #1
     c3e:	b2d2      	uxtb	r2, r2
     c40:	700a      	strb	r2, [r1, #0]
     c42:	4a11      	ldr	r2, [pc, #68]	; (c88 <SERCOM4_Handler+0x64>)
     c44:	5cd2      	ldrb	r2, [r2, r3]
     c46:	4b0e      	ldr	r3, [pc, #56]	; (c80 <SERCOM4_Handler+0x5c>)
     c48:	629a      	str	r2, [r3, #40]	; 0x28
		{
			// All bytes loaded; stop DRE and wait for TX complete
			SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_DRE;
			SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
		}
		SERCOM4->SPI.INTFLAG.reg = SERCOM_SPI_INTFLAG_DRE; // clear
     c4a:	2201      	movs	r2, #1
     c4c:	4b0c      	ldr	r3, [pc, #48]	; (c80 <SERCOM4_Handler+0x5c>)
     c4e:	761a      	strb	r2, [r3, #24]
	}

	// Handle TX Complete
	if (SERCOM4->SPI.INTFLAG.bit.TXC)
     c50:	4b0b      	ldr	r3, [pc, #44]	; (c80 <SERCOM4_Handler+0x5c>)
     c52:	7e1b      	ldrb	r3, [r3, #24]
     c54:	079b      	lsls	r3, r3, #30
     c56:	d406      	bmi.n	c66 <SERCOM4_Handler+0x42>
		SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_TXC;
		i = 1;
		write_completed = true;
		spi_unlock();
	}
}
     c58:	4770      	bx	lr
			SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_DRE;
     c5a:	4b09      	ldr	r3, [pc, #36]	; (c80 <SERCOM4_Handler+0x5c>)
     c5c:	2201      	movs	r2, #1
     c5e:	751a      	strb	r2, [r3, #20]
			SERCOM4->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
     c60:	3201      	adds	r2, #1
     c62:	759a      	strb	r2, [r3, #22]
     c64:	e7f1      	b.n	c4a <SERCOM4_Handler+0x26>
		SERCOM4->SPI.INTFLAG.reg = SERCOM_SPI_INTFLAG_TXC;
     c66:	4b06      	ldr	r3, [pc, #24]	; (c80 <SERCOM4_Handler+0x5c>)
     c68:	2202      	movs	r2, #2
     c6a:	761a      	strb	r2, [r3, #24]
		SERCOM4->SPI.INTENCLR.reg = SERCOM_SPI_INTENCLR_TXC;
     c6c:	751a      	strb	r2, [r3, #20]
		i = 1;
     c6e:	3a01      	subs	r2, #1
     c70:	4b04      	ldr	r3, [pc, #16]	; (c84 <SERCOM4_Handler+0x60>)
     c72:	701a      	strb	r2, [r3, #0]
		write_completed = true;
     c74:	4b05      	ldr	r3, [pc, #20]	; (c8c <SERCOM4_Handler+0x68>)
     c76:	705a      	strb	r2, [r3, #1]
	busy = 0;
     c78:	2200      	movs	r2, #0
     c7a:	701a      	strb	r2, [r3, #0]
}
     c7c:	e7ec      	b.n	c58 <SERCOM4_Handler+0x34>
     c7e:	46c0      	nop			; (mov r8, r8)
     c80:	42001800 	.word	0x42001800
     c84:	20000004 	.word	0x20000004
     c88:	20000474 	.word	0x20000474
     c8c:	20000490 	.word	0x20000490

00000c90 <timer_set_period>:
}

//============================================================================
void timer_set_period(uint32_t period)
{
	TCC0->PERB.reg = period;
     c90:	4b0e      	ldr	r3, [pc, #56]	; (ccc <timer_set_period+0x3c>)
     c92:	66d8      	str	r0, [r3, #108]	; 0x6c
	// Set the time to count and wait for synchronization.
	TCC0->CCB[0].bit.CCB = period/2;
     c94:	01c0      	lsls	r0, r0, #7
     c96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     c98:	0a00      	lsrs	r0, r0, #8
     c9a:	0e12      	lsrs	r2, r2, #24
     c9c:	0612      	lsls	r2, r2, #24
     c9e:	4302      	orrs	r2, r0
     ca0:	671a      	str	r2, [r3, #112]	; 0x70
	TCC0->CCB[1].bit.CCB = period/2;
     ca2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
     ca4:	0e12      	lsrs	r2, r2, #24
     ca6:	0612      	lsls	r2, r2, #24
     ca8:	4302      	orrs	r2, r0
     caa:	675a      	str	r2, [r3, #116]	; 0x74
	TCC0->CCB[2].bit.CCB = period/2;
     cac:	6f9a      	ldr	r2, [r3, #120]	; 0x78
     cae:	0e12      	lsrs	r2, r2, #24
     cb0:	0612      	lsls	r2, r2, #24
     cb2:	4302      	orrs	r2, r0
     cb4:	679a      	str	r2, [r3, #120]	; 0x78
	TCC0->CCB[3].bit.CCB = period/2;
     cb6:	6fda      	ldr	r2, [r3, #124]	; 0x7c
     cb8:	0e12      	lsrs	r2, r2, #24
     cba:	0612      	lsls	r2, r2, #24
     cbc:	4310      	orrs	r0, r2
     cbe:	67d8      	str	r0, [r3, #124]	; 0x7c
	while (TCC0->SYNCBUSY.bit.CCB0);
     cc0:	001a      	movs	r2, r3
     cc2:	6893      	ldr	r3, [r2, #8]
     cc4:	031b      	lsls	r3, r3, #12
     cc6:	d4fc      	bmi.n	cc2 <timer_set_period+0x32>
}
     cc8:	4770      	bx	lr
     cca:	46c0      	nop			; (mov r8, r8)
     ccc:	42002000 	.word	0x42002000

00000cd0 <timer_init>:
{
     cd0:	b510      	push	{r4, lr}
	PM->APBCMASK.bit.TCC0_ = 1;
     cd2:	4a1b      	ldr	r2, [pc, #108]	; (d40 <timer_init+0x70>)
     cd4:	6a11      	ldr	r1, [r2, #32]
     cd6:	2380      	movs	r3, #128	; 0x80
     cd8:	005b      	lsls	r3, r3, #1
     cda:	430b      	orrs	r3, r1
     cdc:	6213      	str	r3, [r2, #32]
	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_ID(GCLK_CLKCTRL_ID_TCC0_TCC1) |
     cde:	4a19      	ldr	r2, [pc, #100]	; (d44 <timer_init+0x74>)
     ce0:	4b19      	ldr	r3, [pc, #100]	; (d48 <timer_init+0x78>)
     ce2:	805a      	strh	r2, [r3, #2]
	while(GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY);
     ce4:	001a      	movs	r2, r3
     ce6:	7853      	ldrb	r3, [r2, #1]
     ce8:	b25b      	sxtb	r3, r3
     cea:	2b00      	cmp	r3, #0
     cec:	dbfb      	blt.n	ce6 <timer_init+0x16>
}

//============================================================================
void timer_disable()
{
	TCC0->CTRLA.bit.ENABLE = 0;
     cee:	4a17      	ldr	r2, [pc, #92]	; (d4c <timer_init+0x7c>)
     cf0:	6813      	ldr	r3, [r2, #0]
     cf2:	2102      	movs	r1, #2
     cf4:	438b      	bics	r3, r1
     cf6:	6013      	str	r3, [r2, #0]
	PORT->Group[0].PINCFG[15].bit.PMUXEN = 1;
     cf8:	4915      	ldr	r1, [pc, #84]	; (d50 <timer_init+0x80>)
     cfa:	204f      	movs	r0, #79	; 0x4f
     cfc:	5c0b      	ldrb	r3, [r1, r0]
     cfe:	2401      	movs	r4, #1
     d00:	4323      	orrs	r3, r4
     d02:	540b      	strb	r3, [r1, r0]
	PORT->Group[0].PMUX[15/2].bit.PMUXO = PORT_PMUX_PMUXO_F_Val;
     d04:	3818      	subs	r0, #24
     d06:	5c0c      	ldrb	r4, [r1, r0]
     d08:	230f      	movs	r3, #15
     d0a:	4023      	ands	r3, r4
     d0c:	2450      	movs	r4, #80	; 0x50
     d0e:	4323      	orrs	r3, r4
     d10:	540b      	strb	r3, [r1, r0]
	TCC0->WAVE.bit.WAVEGEN = TCC_WAVE_WAVEGEN_MFRQ_Val; // match frequency mode
     d12:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
     d14:	2107      	movs	r1, #7
     d16:	438b      	bics	r3, r1
     d18:	3906      	subs	r1, #6
     d1a:	430b      	orrs	r3, r1
     d1c:	63d3      	str	r3, [r2, #60]	; 0x3c
	while (TCC0->SYNCBUSY.bit.WAVE);                    // wait for synchronization
     d1e:	6893      	ldr	r3, [r2, #8]
     d20:	065b      	lsls	r3, r3, #25
     d22:	d4fc      	bmi.n	d1e <timer_init+0x4e>
	timer_set_period(25);
     d24:	2019      	movs	r0, #25
     d26:	4b0b      	ldr	r3, [pc, #44]	; (d54 <timer_init+0x84>)
     d28:	4798      	blx	r3
	TCC0->CTRLA.bit.PRESCALER = 0;
     d2a:	4b08      	ldr	r3, [pc, #32]	; (d4c <timer_init+0x7c>)
     d2c:	681a      	ldr	r2, [r3, #0]
     d2e:	490a      	ldr	r1, [pc, #40]	; (d58 <timer_init+0x88>)
     d30:	400a      	ands	r2, r1
     d32:	601a      	str	r2, [r3, #0]
	TCC0->EVCTRL.bit.MCEO0 = 1;
     d34:	6a19      	ldr	r1, [r3, #32]
     d36:	2280      	movs	r2, #128	; 0x80
     d38:	0452      	lsls	r2, r2, #17
     d3a:	430a      	orrs	r2, r1
     d3c:	621a      	str	r2, [r3, #32]
}
     d3e:	bd10      	pop	{r4, pc}
     d40:	40000400 	.word	0x40000400
     d44:	0000401a 	.word	0x0000401a
     d48:	40000c00 	.word	0x40000c00
     d4c:	42002000 	.word	0x42002000
     d50:	41004400 	.word	0x41004400
     d54:	00000c91 	.word	0x00000c91
     d58:	fffff8ff 	.word	0xfffff8ff

00000d5c <timer_enable>:
	TCC0->CTRLA.bit.ENABLE = 1;
     d5c:	4a02      	ldr	r2, [pc, #8]	; (d68 <timer_enable+0xc>)
     d5e:	6813      	ldr	r3, [r2, #0]
     d60:	2102      	movs	r1, #2
     d62:	430b      	orrs	r3, r1
     d64:	6013      	str	r3, [r2, #0]
}
     d66:	4770      	bx	lr
     d68:	42002000 	.word	0x42002000

00000d6c <__udivsi3>:
     d6c:	2200      	movs	r2, #0
     d6e:	0843      	lsrs	r3, r0, #1
     d70:	428b      	cmp	r3, r1
     d72:	d374      	bcc.n	e5e <__udivsi3+0xf2>
     d74:	0903      	lsrs	r3, r0, #4
     d76:	428b      	cmp	r3, r1
     d78:	d35f      	bcc.n	e3a <__udivsi3+0xce>
     d7a:	0a03      	lsrs	r3, r0, #8
     d7c:	428b      	cmp	r3, r1
     d7e:	d344      	bcc.n	e0a <__udivsi3+0x9e>
     d80:	0b03      	lsrs	r3, r0, #12
     d82:	428b      	cmp	r3, r1
     d84:	d328      	bcc.n	dd8 <__udivsi3+0x6c>
     d86:	0c03      	lsrs	r3, r0, #16
     d88:	428b      	cmp	r3, r1
     d8a:	d30d      	bcc.n	da8 <__udivsi3+0x3c>
     d8c:	22ff      	movs	r2, #255	; 0xff
     d8e:	0209      	lsls	r1, r1, #8
     d90:	ba12      	rev	r2, r2
     d92:	0c03      	lsrs	r3, r0, #16
     d94:	428b      	cmp	r3, r1
     d96:	d302      	bcc.n	d9e <__udivsi3+0x32>
     d98:	1212      	asrs	r2, r2, #8
     d9a:	0209      	lsls	r1, r1, #8
     d9c:	d065      	beq.n	e6a <__udivsi3+0xfe>
     d9e:	0b03      	lsrs	r3, r0, #12
     da0:	428b      	cmp	r3, r1
     da2:	d319      	bcc.n	dd8 <__udivsi3+0x6c>
     da4:	e000      	b.n	da8 <__udivsi3+0x3c>
     da6:	0a09      	lsrs	r1, r1, #8
     da8:	0bc3      	lsrs	r3, r0, #15
     daa:	428b      	cmp	r3, r1
     dac:	d301      	bcc.n	db2 <__udivsi3+0x46>
     dae:	03cb      	lsls	r3, r1, #15
     db0:	1ac0      	subs	r0, r0, r3
     db2:	4152      	adcs	r2, r2
     db4:	0b83      	lsrs	r3, r0, #14
     db6:	428b      	cmp	r3, r1
     db8:	d301      	bcc.n	dbe <__udivsi3+0x52>
     dba:	038b      	lsls	r3, r1, #14
     dbc:	1ac0      	subs	r0, r0, r3
     dbe:	4152      	adcs	r2, r2
     dc0:	0b43      	lsrs	r3, r0, #13
     dc2:	428b      	cmp	r3, r1
     dc4:	d301      	bcc.n	dca <__udivsi3+0x5e>
     dc6:	034b      	lsls	r3, r1, #13
     dc8:	1ac0      	subs	r0, r0, r3
     dca:	4152      	adcs	r2, r2
     dcc:	0b03      	lsrs	r3, r0, #12
     dce:	428b      	cmp	r3, r1
     dd0:	d301      	bcc.n	dd6 <__udivsi3+0x6a>
     dd2:	030b      	lsls	r3, r1, #12
     dd4:	1ac0      	subs	r0, r0, r3
     dd6:	4152      	adcs	r2, r2
     dd8:	0ac3      	lsrs	r3, r0, #11
     dda:	428b      	cmp	r3, r1
     ddc:	d301      	bcc.n	de2 <__udivsi3+0x76>
     dde:	02cb      	lsls	r3, r1, #11
     de0:	1ac0      	subs	r0, r0, r3
     de2:	4152      	adcs	r2, r2
     de4:	0a83      	lsrs	r3, r0, #10
     de6:	428b      	cmp	r3, r1
     de8:	d301      	bcc.n	dee <__udivsi3+0x82>
     dea:	028b      	lsls	r3, r1, #10
     dec:	1ac0      	subs	r0, r0, r3
     dee:	4152      	adcs	r2, r2
     df0:	0a43      	lsrs	r3, r0, #9
     df2:	428b      	cmp	r3, r1
     df4:	d301      	bcc.n	dfa <__udivsi3+0x8e>
     df6:	024b      	lsls	r3, r1, #9
     df8:	1ac0      	subs	r0, r0, r3
     dfa:	4152      	adcs	r2, r2
     dfc:	0a03      	lsrs	r3, r0, #8
     dfe:	428b      	cmp	r3, r1
     e00:	d301      	bcc.n	e06 <__udivsi3+0x9a>
     e02:	020b      	lsls	r3, r1, #8
     e04:	1ac0      	subs	r0, r0, r3
     e06:	4152      	adcs	r2, r2
     e08:	d2cd      	bcs.n	da6 <__udivsi3+0x3a>
     e0a:	09c3      	lsrs	r3, r0, #7
     e0c:	428b      	cmp	r3, r1
     e0e:	d301      	bcc.n	e14 <__udivsi3+0xa8>
     e10:	01cb      	lsls	r3, r1, #7
     e12:	1ac0      	subs	r0, r0, r3
     e14:	4152      	adcs	r2, r2
     e16:	0983      	lsrs	r3, r0, #6
     e18:	428b      	cmp	r3, r1
     e1a:	d301      	bcc.n	e20 <__udivsi3+0xb4>
     e1c:	018b      	lsls	r3, r1, #6
     e1e:	1ac0      	subs	r0, r0, r3
     e20:	4152      	adcs	r2, r2
     e22:	0943      	lsrs	r3, r0, #5
     e24:	428b      	cmp	r3, r1
     e26:	d301      	bcc.n	e2c <__udivsi3+0xc0>
     e28:	014b      	lsls	r3, r1, #5
     e2a:	1ac0      	subs	r0, r0, r3
     e2c:	4152      	adcs	r2, r2
     e2e:	0903      	lsrs	r3, r0, #4
     e30:	428b      	cmp	r3, r1
     e32:	d301      	bcc.n	e38 <__udivsi3+0xcc>
     e34:	010b      	lsls	r3, r1, #4
     e36:	1ac0      	subs	r0, r0, r3
     e38:	4152      	adcs	r2, r2
     e3a:	08c3      	lsrs	r3, r0, #3
     e3c:	428b      	cmp	r3, r1
     e3e:	d301      	bcc.n	e44 <__udivsi3+0xd8>
     e40:	00cb      	lsls	r3, r1, #3
     e42:	1ac0      	subs	r0, r0, r3
     e44:	4152      	adcs	r2, r2
     e46:	0883      	lsrs	r3, r0, #2
     e48:	428b      	cmp	r3, r1
     e4a:	d301      	bcc.n	e50 <__udivsi3+0xe4>
     e4c:	008b      	lsls	r3, r1, #2
     e4e:	1ac0      	subs	r0, r0, r3
     e50:	4152      	adcs	r2, r2
     e52:	0843      	lsrs	r3, r0, #1
     e54:	428b      	cmp	r3, r1
     e56:	d301      	bcc.n	e5c <__udivsi3+0xf0>
     e58:	004b      	lsls	r3, r1, #1
     e5a:	1ac0      	subs	r0, r0, r3
     e5c:	4152      	adcs	r2, r2
     e5e:	1a41      	subs	r1, r0, r1
     e60:	d200      	bcs.n	e64 <__udivsi3+0xf8>
     e62:	4601      	mov	r1, r0
     e64:	4152      	adcs	r2, r2
     e66:	4610      	mov	r0, r2
     e68:	4770      	bx	lr
     e6a:	e7ff      	b.n	e6c <__udivsi3+0x100>
     e6c:	b501      	push	{r0, lr}
     e6e:	2000      	movs	r0, #0
     e70:	f000 f806 	bl	e80 <__aeabi_idiv0>
     e74:	bd02      	pop	{r1, pc}
     e76:	46c0      	nop			; (mov r8, r8)

00000e78 <__aeabi_uidivmod>:
     e78:	2900      	cmp	r1, #0
     e7a:	d0f7      	beq.n	e6c <__udivsi3+0x100>
     e7c:	e776      	b.n	d6c <__udivsi3>
     e7e:	4770      	bx	lr

00000e80 <__aeabi_idiv0>:
     e80:	4770      	bx	lr
     e82:	46c0      	nop			; (mov r8, r8)

00000e84 <__libc_init_array>:
     e84:	b570      	push	{r4, r5, r6, lr}
     e86:	4e0d      	ldr	r6, [pc, #52]	; (ebc <__libc_init_array+0x38>)
     e88:	4d0d      	ldr	r5, [pc, #52]	; (ec0 <__libc_init_array+0x3c>)
     e8a:	2400      	movs	r4, #0
     e8c:	1bad      	subs	r5, r5, r6
     e8e:	10ad      	asrs	r5, r5, #2
     e90:	d005      	beq.n	e9e <__libc_init_array+0x1a>
     e92:	00a3      	lsls	r3, r4, #2
     e94:	58f3      	ldr	r3, [r6, r3]
     e96:	3401      	adds	r4, #1
     e98:	4798      	blx	r3
     e9a:	42a5      	cmp	r5, r4
     e9c:	d1f9      	bne.n	e92 <__libc_init_array+0xe>
     e9e:	f000 fbc7 	bl	1630 <_init>
     ea2:	4e08      	ldr	r6, [pc, #32]	; (ec4 <__libc_init_array+0x40>)
     ea4:	4d08      	ldr	r5, [pc, #32]	; (ec8 <__libc_init_array+0x44>)
     ea6:	2400      	movs	r4, #0
     ea8:	1bad      	subs	r5, r5, r6
     eaa:	10ad      	asrs	r5, r5, #2
     eac:	d005      	beq.n	eba <__libc_init_array+0x36>
     eae:	00a3      	lsls	r3, r4, #2
     eb0:	58f3      	ldr	r3, [r6, r3]
     eb2:	3401      	adds	r4, #1
     eb4:	4798      	blx	r3
     eb6:	42a5      	cmp	r5, r4
     eb8:	d1f9      	bne.n	eae <__libc_init_array+0x2a>
     eba:	bd70      	pop	{r4, r5, r6, pc}
     ebc:	0000163c 	.word	0x0000163c
     ec0:	0000163c 	.word	0x0000163c
     ec4:	0000163c 	.word	0x0000163c
     ec8:	00001644 	.word	0x00001644

00000ecc <register_fini>:
     ecc:	4b03      	ldr	r3, [pc, #12]	; (edc <register_fini+0x10>)
     ece:	b510      	push	{r4, lr}
     ed0:	2b00      	cmp	r3, #0
     ed2:	d002      	beq.n	eda <register_fini+0xe>
     ed4:	4802      	ldr	r0, [pc, #8]	; (ee0 <register_fini+0x14>)
     ed6:	f000 f805 	bl	ee4 <atexit>
     eda:	bd10      	pop	{r4, pc}
     edc:	00000000 	.word	0x00000000
     ee0:	00000ef5 	.word	0x00000ef5

00000ee4 <atexit>:
     ee4:	b510      	push	{r4, lr}
     ee6:	0001      	movs	r1, r0
     ee8:	2300      	movs	r3, #0
     eea:	2200      	movs	r2, #0
     eec:	2000      	movs	r0, #0
     eee:	f000 f81f 	bl	f30 <__register_exitproc>
     ef2:	bd10      	pop	{r4, pc}

00000ef4 <__libc_fini_array>:
     ef4:	b570      	push	{r4, r5, r6, lr}
     ef6:	4b09      	ldr	r3, [pc, #36]	; (f1c <__libc_fini_array+0x28>)
     ef8:	4c09      	ldr	r4, [pc, #36]	; (f20 <__libc_fini_array+0x2c>)
     efa:	1ae4      	subs	r4, r4, r3
     efc:	10a4      	asrs	r4, r4, #2
     efe:	d009      	beq.n	f14 <__libc_fini_array+0x20>
     f00:	4a08      	ldr	r2, [pc, #32]	; (f24 <__libc_fini_array+0x30>)
     f02:	18a5      	adds	r5, r4, r2
     f04:	00ad      	lsls	r5, r5, #2
     f06:	18ed      	adds	r5, r5, r3
     f08:	682b      	ldr	r3, [r5, #0]
     f0a:	3c01      	subs	r4, #1
     f0c:	4798      	blx	r3
     f0e:	3d04      	subs	r5, #4
     f10:	2c00      	cmp	r4, #0
     f12:	d1f9      	bne.n	f08 <__libc_fini_array+0x14>
     f14:	f000 fb96 	bl	1644 <_fini>
     f18:	bd70      	pop	{r4, r5, r6, pc}
     f1a:	46c0      	nop			; (mov r8, r8)
     f1c:	00001650 	.word	0x00001650
     f20:	00001654 	.word	0x00001654
     f24:	3fffffff 	.word	0x3fffffff

00000f28 <__retarget_lock_acquire_recursive>:
     f28:	4770      	bx	lr
     f2a:	46c0      	nop			; (mov r8, r8)

00000f2c <__retarget_lock_release_recursive>:
     f2c:	4770      	bx	lr
     f2e:	46c0      	nop			; (mov r8, r8)

00000f30 <__register_exitproc>:
     f30:	b5f0      	push	{r4, r5, r6, r7, lr}
     f32:	464e      	mov	r6, r9
     f34:	4645      	mov	r5, r8
     f36:	46de      	mov	lr, fp
     f38:	4657      	mov	r7, sl
     f3a:	b5e0      	push	{r5, r6, r7, lr}
     f3c:	4d36      	ldr	r5, [pc, #216]	; (1018 <__register_exitproc+0xe8>)
     f3e:	b083      	sub	sp, #12
     f40:	0006      	movs	r6, r0
     f42:	6828      	ldr	r0, [r5, #0]
     f44:	4698      	mov	r8, r3
     f46:	000f      	movs	r7, r1
     f48:	4691      	mov	r9, r2
     f4a:	f7ff ffed 	bl	f28 <__retarget_lock_acquire_recursive>
     f4e:	4b33      	ldr	r3, [pc, #204]	; (101c <__register_exitproc+0xec>)
     f50:	681c      	ldr	r4, [r3, #0]
     f52:	23a4      	movs	r3, #164	; 0xa4
     f54:	005b      	lsls	r3, r3, #1
     f56:	58e0      	ldr	r0, [r4, r3]
     f58:	2800      	cmp	r0, #0
     f5a:	d052      	beq.n	1002 <__register_exitproc+0xd2>
     f5c:	6843      	ldr	r3, [r0, #4]
     f5e:	2b1f      	cmp	r3, #31
     f60:	dc13      	bgt.n	f8a <__register_exitproc+0x5a>
     f62:	1c5a      	adds	r2, r3, #1
     f64:	9201      	str	r2, [sp, #4]
     f66:	2e00      	cmp	r6, #0
     f68:	d128      	bne.n	fbc <__register_exitproc+0x8c>
     f6a:	9a01      	ldr	r2, [sp, #4]
     f6c:	3302      	adds	r3, #2
     f6e:	009b      	lsls	r3, r3, #2
     f70:	6042      	str	r2, [r0, #4]
     f72:	501f      	str	r7, [r3, r0]
     f74:	6828      	ldr	r0, [r5, #0]
     f76:	f7ff ffd9 	bl	f2c <__retarget_lock_release_recursive>
     f7a:	2000      	movs	r0, #0
     f7c:	b003      	add	sp, #12
     f7e:	bc3c      	pop	{r2, r3, r4, r5}
     f80:	4690      	mov	r8, r2
     f82:	4699      	mov	r9, r3
     f84:	46a2      	mov	sl, r4
     f86:	46ab      	mov	fp, r5
     f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
     f8a:	4b25      	ldr	r3, [pc, #148]	; (1020 <__register_exitproc+0xf0>)
     f8c:	2b00      	cmp	r3, #0
     f8e:	d03d      	beq.n	100c <__register_exitproc+0xdc>
     f90:	20c8      	movs	r0, #200	; 0xc8
     f92:	0040      	lsls	r0, r0, #1
     f94:	e000      	b.n	f98 <__register_exitproc+0x68>
     f96:	bf00      	nop
     f98:	2800      	cmp	r0, #0
     f9a:	d037      	beq.n	100c <__register_exitproc+0xdc>
     f9c:	22a4      	movs	r2, #164	; 0xa4
     f9e:	2300      	movs	r3, #0
     fa0:	0052      	lsls	r2, r2, #1
     fa2:	58a1      	ldr	r1, [r4, r2]
     fa4:	6043      	str	r3, [r0, #4]
     fa6:	6001      	str	r1, [r0, #0]
     fa8:	50a0      	str	r0, [r4, r2]
     faa:	3240      	adds	r2, #64	; 0x40
     fac:	5083      	str	r3, [r0, r2]
     fae:	3204      	adds	r2, #4
     fb0:	5083      	str	r3, [r0, r2]
     fb2:	3301      	adds	r3, #1
     fb4:	9301      	str	r3, [sp, #4]
     fb6:	2300      	movs	r3, #0
     fb8:	2e00      	cmp	r6, #0
     fba:	d0d6      	beq.n	f6a <__register_exitproc+0x3a>
     fbc:	009a      	lsls	r2, r3, #2
     fbe:	4692      	mov	sl, r2
     fc0:	4482      	add	sl, r0
     fc2:	464a      	mov	r2, r9
     fc4:	2188      	movs	r1, #136	; 0x88
     fc6:	4654      	mov	r4, sl
     fc8:	5062      	str	r2, [r4, r1]
     fca:	22c4      	movs	r2, #196	; 0xc4
     fcc:	0052      	lsls	r2, r2, #1
     fce:	4691      	mov	r9, r2
     fd0:	4481      	add	r9, r0
     fd2:	464a      	mov	r2, r9
     fd4:	3987      	subs	r1, #135	; 0x87
     fd6:	4099      	lsls	r1, r3
     fd8:	6812      	ldr	r2, [r2, #0]
     fda:	468b      	mov	fp, r1
     fdc:	430a      	orrs	r2, r1
     fde:	4694      	mov	ip, r2
     fe0:	464a      	mov	r2, r9
     fe2:	4661      	mov	r1, ip
     fe4:	6011      	str	r1, [r2, #0]
     fe6:	2284      	movs	r2, #132	; 0x84
     fe8:	4641      	mov	r1, r8
     fea:	0052      	lsls	r2, r2, #1
     fec:	50a1      	str	r1, [r4, r2]
     fee:	2e02      	cmp	r6, #2
     ff0:	d1bb      	bne.n	f6a <__register_exitproc+0x3a>
     ff2:	0002      	movs	r2, r0
     ff4:	465c      	mov	r4, fp
     ff6:	328d      	adds	r2, #141	; 0x8d
     ff8:	32ff      	adds	r2, #255	; 0xff
     ffa:	6811      	ldr	r1, [r2, #0]
     ffc:	430c      	orrs	r4, r1
     ffe:	6014      	str	r4, [r2, #0]
    1000:	e7b3      	b.n	f6a <__register_exitproc+0x3a>
    1002:	0020      	movs	r0, r4
    1004:	304d      	adds	r0, #77	; 0x4d
    1006:	30ff      	adds	r0, #255	; 0xff
    1008:	50e0      	str	r0, [r4, r3]
    100a:	e7a7      	b.n	f5c <__register_exitproc+0x2c>
    100c:	6828      	ldr	r0, [r5, #0]
    100e:	f7ff ff8d 	bl	f2c <__retarget_lock_release_recursive>
    1012:	2001      	movs	r0, #1
    1014:	4240      	negs	r0, r0
    1016:	e7b1      	b.n	f7c <__register_exitproc+0x4c>
    1018:	20000430 	.word	0x20000430
    101c:	0000162c 	.word	0x0000162c
    1020:	00000000 	.word	0x00000000
    1024:	000005ae 	.word	0x000005ae
    1028:	000005a6 	.word	0x000005a6
    102c:	000005bc 	.word	0x000005bc
    1030:	000005c6 	.word	0x000005c6
    1034:	000005d0 	.word	0x000005d0
    1038:	000005da 	.word	0x000005da
    103c:	0000075a 	.word	0x0000075a
    1040:	0000079a 	.word	0x0000079a
    1044:	000007b0 	.word	0x000007b0
    1048:	000007c2 	.word	0x000007c2
    104c:	000007d8 	.word	0x000007d8
    1050:	000007ea 	.word	0x000007ea
    1054:	0000098e 	.word	0x0000098e
    1058:	000009e0 	.word	0x000009e0
    105c:	00000a5c 	.word	0x00000a5c
    1060:	00000a66 	.word	0x00000a66
    1064:	00000a70 	.word	0x00000a70
    1068:	00000a7a 	.word	0x00000a7a
    106c:	00000840 	.word	0x00000840
    1070:	00000896 	.word	0x00000896
    1074:	000008ae 	.word	0x000008ae
    1078:	000008c8 	.word	0x000008c8
    107c:	000008de 	.word	0x000008de
    1080:	000008f8 	.word	0x000008f8
    1084:	00000910 	.word	0x00000910
    1088:	00000930 	.word	0x00000930

0000108c <fade_up>:
	...
    10c4:	00010001 00010001 00010001 00010001     ................
    10d4:	00010001 00020002 00020002 00020002     ................
    10e4:	00030003 00030003 00040004 00040004     ................
    10f4:	00050005 00060005 00070006 00070007     ................
    1104:	00080008 00090009 000a000a 000b000b     ................
    1114:	000d000c 000e000d 0010000f 00110010     ................
    1124:	00130012 00140014 00160015 00180017     ................
    1134:	001a0019 001d001c 001f001e 00220020     ............ .".
    1144:	00240023 00270026 002a0028 002d002c     #.$.&.'.(.*.,.-.
    1154:	0030002f 00340032 00370036 003b0039     /.0.2.4.6.7.9.;.
    1164:	003f003d 00430041 00480045 004c004a     =.?.A.C.E.H.J.L.
    1174:	0051004f 00560053 005b0058 0060005e     O.Q.S.V.X.[.^.`.
    1184:	00660063 006c0069 0072006f 00780075     c.f.i.l.o.r.u.x.
    1194:	007f007b 00860082 008d0089 00940090     {...............
    11a4:	009b0098 00a3009f 00ab00a7 00b400b0     ................
    11b4:	00bd00b8 00c600c1 00cf00ca 00d900d4     ................
    11c4:	00e300dd 00ed00e8 00f700f2 010200fd     ................
    11d4:	010e0108 01190113 0125011f 0131012b     ..........%.+.1.
    11e4:	013e0138 014b0145 01590152 0166015f     8.>.E.K.R.Y._.f.
    11f4:	0175016d 0183017c 0192018b 01a2019a     m.u.|...........
    1204:	01b201aa 01c201ba 01d301ca 01e401db     ................
    1214:	01f501ec 020701fe 021a0210 022d0223     ............#.-.
    1224:	02400236 0254024a 0269025e 027d0273     6.@.J.T.^.i.s.}.
    1234:	02930288 02a9029e 02bf02b4 02d602cb     ................
    1244:	02ee02e2 030602f9 031e0312 0337032b     ............+.7.
    1254:	03510344 036b035e 03860378 03a10394     D.Q.^.k.x.......
    1264:	03bd03af 03da03cb 03f703e8 04150406     ................
    1274:	04330424 04520443 04720462 04920482     $.3.C.R.b.r.....
    1284:	04b304a3 04d504c4 04f704e6 051a0509     ................
    1294:	053e052c 05620550 05870574 05ad059a     ,.>.P.b.t.......
    12a4:	05d305c0 05fa05e7 0622060e 064b0637     ..........".7.K.
    12b4:	06740660 069e0689 06c906b4 06f506df     `.t.............
    12c4:	0721070b 074f0738 077d0766 07ac0794     ..!.8.O.f.}.....
    12d4:	07db07c3 080c07f3 083d0824 086f0856     ........$.=.V.o.
    12e4:	08a20888 08d608bc 090b08f0 09400925     ............%.@.
    12f4:	0977095b 09ae0992 09e609ca 0a1f0a03     [.w.............
    1304:	0a590a3c 0a940a77 0ad00ab2 0b0d0aee     <.Y.w...........
    1314:	0b4b0b2c 0b8a0b6a 0bc90ba9 0c0a0be9     ,.K.j...........
    1324:	0c4c0c2b 0c8e0c6d 0cd20cb0 0d170cf4     +.L.m...........
    1334:	0d5c0d39 0da30d80 0deb0dc7 0e340e0f     9.\...........4.
    1344:	0e7d0e58 0ec80ea3 0f140eee 0f620f3b     X.}.........;.b.
    1354:	0fb00f88 0fff0fd7                       ........

0000135c <fade_down>:
    135c:	0fd70fff 0f880fb0 0f3b0f62 0eee0f14     ........b.;.....
    136c:	0ea30ec8 0e580e7d 0e0f0e34 0dc70deb     ....}.X.4.......
    137c:	0d800da3 0d390d5c 0cf40d17 0cb00cd2     ....\.9.........
    138c:	0c6d0c8e 0c2b0c4c 0be90c0a 0ba90bc9     ..m.L.+.........
    139c:	0b6a0b8a 0b2c0b4b 0aee0b0d 0ab20ad0     ..j.K.,.........
    13ac:	0a770a94 0a3c0a59 0a030a1f 09ca09e6     ..w.Y.<.........
    13bc:	099209ae 095b0977 09250940 08f0090b     ....w.[.@.%.....
    13cc:	08bc08d6 088808a2 0856086f 0824083d     ........o.V.=.$.
    13dc:	07f3080c 07c307db 079407ac 0766077d     ............}.f.
    13ec:	0738074f 070b0721 06df06f5 06b406c9     O.8.!...........
    13fc:	0689069e 06600674 0637064b 060e0622     ....t.`.K.7."...
    140c:	05e705fa 05c005d3 059a05ad 05740587     ..............t.
    141c:	05500562 052c053e 0509051a 04e604f7     b.P.>.,.........
    142c:	04c404d5 04a304b3 04820492 04620472     ............r.b.
    143c:	04430452 04240433 04060415 03e803f7     R.C.3.$.........
    144c:	03cb03da 03af03bd 039403a1 03780386     ..............x.
    145c:	035e036b 03440351 032b0337 0312031e     k.^.Q.D.7.+.....
    146c:	02f90306 02e202ee 02cb02d6 02b402bf     ................
    147c:	029e02a9 02880293 0273027d 025e0269     ........}.s.i.^.
    148c:	024a0254 02360240 0223022d 0210021a     T.J.@.6.-.#.....
    149c:	01fe0207 01ec01f5 01db01e4 01ca01d3     ................
    14ac:	01ba01c2 01aa01b2 019a01a2 018b0192     ................
    14bc:	017c0183 016d0175 015f0166 01520159     ..|.u.m.f._.Y.R.
    14cc:	0145014b 0138013e 012b0131 011f0125     K.E.>.8.1.+.%...
    14dc:	01130119 0108010e 00fd0102 00f200f7     ................
    14ec:	00e800ed 00dd00e3 00d400d9 00ca00cf     ................
    14fc:	00c100c6 00b800bd 00b000b4 00a700ab     ................
    150c:	009f00a3 0098009b 00900094 0089008d     ................
    151c:	00820086 007b007f 00750078 006f0072     ......{.x.u.r.o.
    152c:	0069006c 00630066 005e0060 0058005b     l.i.f.c.`.^.[.X.
    153c:	00530056 004f0051 004a004c 00450048     V.S.Q.O.L.J.H.E.
    154c:	00410043 003d003f 0039003b 00360037     C.A.?.=.;.9.7.6.
    155c:	00320034 002f0030 002c002d 0028002a     4.2.0./.-.,.*.(.
    156c:	00260027 00230024 00200022 001e001f     '.&.$.#.". .....
    157c:	001c001d 0019001a 00170018 00150016     ................
    158c:	00140014 00120013 00100011 000f0010     ................
    159c:	000d000e 000c000d 000b000b 000a000a     ................
    15ac:	00090009 00080008 00070007 00060007     ................
    15bc:	00050006 00050005 00040004 00040004     ................
    15cc:	00030003 00030003 00020002 00020002     ................
    15dc:	00020002 00010001 00010001 00010001     ................
    15ec:	00010001 00010001 00010001 00010001     ................
	...

0000162c <_global_impure_ptr>:
    162c:	20000008                                ... 

00001630 <_init>:
    1630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1632:	46c0      	nop			; (mov r8, r8)
    1634:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1636:	bc08      	pop	{r3}
    1638:	469e      	mov	lr, r3
    163a:	4770      	bx	lr

0000163c <__init_array_start>:
    163c:	00000ecd 	.word	0x00000ecd

00001640 <__frame_dummy_init_array_entry>:
    1640:	000000dd                                ....

00001644 <_fini>:
    1644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1646:	46c0      	nop			; (mov r8, r8)
    1648:	bcf8      	pop	{r3, r4, r5, r6, r7}
    164a:	bc08      	pop	{r3}
    164c:	469e      	mov	lr, r3
    164e:	4770      	bx	lr

00001650 <__fini_array_start>:
    1650:	000000b5 	.word	0x000000b5
