# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../gth_eval.srcs/sources_1/new" \
"../../../../gth_eval.gen/sources_1/ip/gth_module/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
"../../../../gth_eval.gen/sources_1/ip/gth_module/sim/gth_module_gthe4_channel_wrapper.v" \
"../../../../gth_eval.gen/sources_1/ip/gth_module/sim/gtwizard_ultrascale_v1_7_gthe4_common.v" \
"../../../../gth_eval.gen/sources_1/ip/gth_module/sim/gth_module_gthe4_common_wrapper.v" \
"../../../../gth_eval.gen/sources_1/ip/gth_module/sim/gth_module_gtwizard_gthe4.v" \
"../../../../gth_eval.gen/sources_1/ip/gth_module/sim/gth_module_gtwizard_top.v" \
"../../../../gth_eval.gen/sources_1/ip/gth_module/sim/gth_module.v" \
"../../../../gth_eval.gen/sources_1/ip/vio_tx/sim/vio_tx.v" \
"../../../../gth_eval.gen/sources_1/ip/vio_0/sim/vio_0.v" \

sv xil_defaultlib  --include "../../../../gth_eval.srcs/sources_1/new" \
"../../../../gth_eval.srcs/sources_1/new/checksum_checker.sv" \
"../../../../gth_eval.srcs/sources_1/new/test_tx.sv" \
"../../../../gth_eval.srcs/sources_1/new/top.sv" \
"../../../../gth_eval.srcs/sim_1/new/gth_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
