-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gzipcMulticoreStreaming_sendProcTrees_Pipeline_send_ldtree_main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    intlHufCodeStream_din : OUT STD_LOGIC_VECTOR (58 downto 0);
    intlHufCodeStream_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    intlHufCodeStream_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    intlHufCodeStream_full_n : IN STD_LOGIC;
    intlHufCodeStream_write : OUT STD_LOGIC;
    outHufCode_1 : IN STD_LOGIC_VECTOR (58 downto 0);
    p_1_0_0_0841_partselect : IN STD_LOGIC_VECTOR (4 downto 0);
    p_0_0_0_0839_partselect : IN STD_LOGIC_VECTOR (14 downto 0);
    select_ln2145 : IN STD_LOGIC_VECTOR (2 downto 0);
    select_ln587 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln2143_1 : IN STD_LOGIC_VECTOR (4 downto 0);
    zext_ln2192 : IN STD_LOGIC_VECTOR (9 downto 0);
    offsets_load : IN STD_LOGIC_VECTOR (8 downto 0);
    outCodes_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    outCodes_ce0 : OUT STD_LOGIC;
    outCodes_q0 : IN STD_LOGIC_VECTOR (19 downto 0);
    outCodes_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    outCodes_ce1 : OUT STD_LOGIC;
    outCodes_q1 : IN STD_LOGIC_VECTOR (19 downto 0);
    zext_ln2140 : IN STD_LOGIC_VECTOR (14 downto 0);
    shl_ln : IN STD_LOGIC_VECTOR (33 downto 0);
    outCodes_load_2 : IN STD_LOGIC_VECTOR (18 downto 0);
    outCodes_load_3 : IN STD_LOGIC_VECTOR (18 downto 0);
    outCodes_load_4 : IN STD_LOGIC_VECTOR (18 downto 0);
    outHufCode_2_out : OUT STD_LOGIC_VECTOR (58 downto 0);
    outHufCode_2_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of gzipcMulticoreStreaming_sendProcTrees_Pipeline_send_ldtree_main is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_FD : STD_LOGIC_VECTOR (7 downto 0) := "11111101";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_13E : STD_LOGIC_VECTOR (8 downto 0) := "100111110";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv9_1FD : STD_LOGIC_VECTOR (8 downto 0) := "111111101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv57_1FFFFFFFFFF8000 : STD_LOGIC_VECTOR (56 downto 0) := "111111111111111111111111111111111111111111000000000000000";
    constant ap_const_lv57_1FFFFFC0007FFFF : STD_LOGIC_VECTOR (56 downto 0) := "111111111111111111111110000000000000001111111111111111111";
    constant ap_const_lv15_7FFF : STD_LOGIC_VECTOR (14 downto 0) := "111111111111111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv46_3FFFFFFF8000 : STD_LOGIC_VECTOR (45 downto 0) := "1111111111111111111111111111111000000000000000";
    constant ap_const_lv46_3FFC0007FFFF : STD_LOGIC_VECTOR (45 downto 0) := "1111111111110000000000000001111111111111111111";
    constant ap_const_lv34_3FFF80000 : STD_LOGIC_VECTOR (33 downto 0) := "1111111111111110000000000000000000";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv34_3FFFF8000 : STD_LOGIC_VECTOR (33 downto 0) := "1111111111111111111000000000000000";
    constant ap_const_lv34_7FFFF : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000001111111111111111111";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv57_1FFFFFFFFF87FFF : STD_LOGIC_VECTOR (56 downto 0) := "111111111111111111111111111111111111110000111111111111111";
    constant ap_const_lv57_1FFFFC3FFFFFFFF : STD_LOGIC_VECTOR (56 downto 0) := "111111111111111111100001111111111111111111111111111111111";
    constant ap_const_lv50_3FFFFFFF87FFF : STD_LOGIC_VECTOR (49 downto 0) := "11111111111111111111111111111110000111111111111111";
    constant ap_const_lv50_3FFC3FFFFFFFF : STD_LOGIC_VECTOR (49 downto 0) := "11111111111100001111111111111111111111111111111111";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv38_3C00000000 : STD_LOGIC_VECTOR (37 downto 0) := "11110000000000000000000000000000000000";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv19_78000 : STD_LOGIC_VECTOR (18 downto 0) := "1111000000000000000";
    constant ap_const_lv38_3FFFF87FFF : STD_LOGIC_VECTOR (37 downto 0) := "11111111111111111110000111111111111111";
    constant ap_const_lv38_3FFFFFFFF : STD_LOGIC_VECTOR (37 downto 0) := "00001111111111111111111111111111111111";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv57_1E0003FFFFFFFFF : STD_LOGIC_VECTOR (56 downto 0) := "111100000000000000011111111111111111111111111111111111111";
    constant ap_const_lv53_1FFFFC0007FFFF : STD_LOGIC_VECTOR (52 downto 0) := "11111111111111111110000000000000001111111111111111111";
    constant ap_const_lv53_3FFFFFFFFF : STD_LOGIC_VECTOR (52 downto 0) := "00000000000000011111111111111111111111111111111111111";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv55_800000000 : STD_LOGIC_VECTOR (54 downto 0) := "0000000000000000000100000000000000000000000000000000000";
    constant ap_const_lv55_40000000000000 : STD_LOGIC_VECTOR (54 downto 0) := "1000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv57_1FFFFFFFFFFFFF : STD_LOGIC_VECTOR (56 downto 0) := "000011111111111111111111111111111111111111111111111111111";
    constant ap_const_lv55_7FFFC3FFFFFFFF : STD_LOGIC_VECTOR (54 downto 0) := "1111111111111111100001111111111111111111111111111111111";
    constant ap_const_lv55_1FFFFFFFFFFFFF : STD_LOGIC_VECTOR (54 downto 0) := "0011111111111111111111111111111111111111111111111111111";
    constant ap_const_lv36_800000000 : STD_LOGIC_VECTOR (35 downto 0) := "100000000000000000000000000000000000";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv8_F6 : STD_LOGIC_VECTOR (7 downto 0) := "11110110";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv58_1C00000000 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000001110000000000000000000000000000000000";
    constant ap_const_lv11_380 : STD_LOGIC_VECTOR (10 downto 0) := "01110000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv58_C00000000 : STD_LOGIC_VECTOR (57 downto 0) := "0000000000000000000000110000000000000000000000000000000000";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal icmp_ln2170_reg_2110 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2170_reg_2110_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2194_reg_2146 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2194_reg_2146_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2196_reg_2150 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2196_reg_2150_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2200_reg_2159 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2200_reg_2159_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op278_write_state4 : BOOLEAN;
    signal icmp_ln2217_reg_2168 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2217_reg_2168_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op288_write_state4 : BOOLEAN;
    signal ap_predicate_op301_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal and_ln2167_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal intlHufCodeStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal reg_537 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal and_ln2194_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2196_fu_773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2200_fu_782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_537_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln2217_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln2140_cast_fu_541_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln2140_cast_reg_2096 : STD_LOGIC_VECTOR (33 downto 0);
    signal n_1_reg_2101 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln2167_reg_2106 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln2167_reg_2106_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2170_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2170_reg_2110_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_reg_2114 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_reg_2114_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2178_fu_680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2178_reg_2118 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2178_reg_2118_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2178_reg_2118_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2178_1_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2178_1_reg_2126 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2178_1_reg_2126_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2178_1_reg_2126_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2194_fu_737_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln2194_reg_2136 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln2194_reg_2136_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal count_2_fu_741_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal count_2_reg_2141 : STD_LOGIC_VECTOR (7 downto 0);
    signal prevlen_1_load_1_reg_2154 : STD_LOGIC_VECTOR (7 downto 0);
    signal curlen_load_reg_2172 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln2202_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2202_reg_2185 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2205_fu_951_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln2205_reg_2210 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln2209_fu_978_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln2209_reg_2215 : STD_LOGIC_VECTOR (33 downto 0);
    signal add_ln260_2_fu_988_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln260_2_reg_2222 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_repCnt_2_phi_fu_496_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_repCnt_2_reg_493 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln2192_1_fu_709_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_1_fu_798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_903_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal repCnt_fu_672_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_tmp_28 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal outHufCode_0_0_0_0_0_0_load1018_fu_328 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln2202_2_fu_963_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln2197_fu_1008_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_1_0_0_02082_fu_332 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln2202_1_fu_955_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_514_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal n_fu_336 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_509_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_n_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal prevlen_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal prevlen_1_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln2192_2_fu_733_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln2143_1_cast_fu_549_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_prevlen_1_load_4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln2239_fu_835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal curlen_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_curlen_load : STD_LOGIC_VECTOR (7 downto 0);
    signal max_count_fu_352 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln2145_1_cast_cast_cast_cast_fu_860_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln587_cast_fu_553_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal min_count_fu_356 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln2145_1_cast_fu_852_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln2145_cast_fu_557_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal outHufCode_2_fu_364 : STD_LOGIC_VECTOR (58 downto 0);
    signal or_ln4_fu_1138_p3 : STD_LOGIC_VECTOR (58 downto 0);
    signal or_ln_fu_1756_p5 : STD_LOGIC_VECTOR (58 downto 0);
    signal or_ln2231_1_fu_1879_p3 : STD_LOGIC_VECTOR (58 downto 0);
    signal or_ln2223_1_fu_1944_p3 : STD_LOGIC_VECTOR (58 downto 0);
    signal p_0_fu_1156_p5 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_s_fu_1824_p11 : STD_LOGIC_VECTOR (58 downto 0);
    signal p_2_fu_1887_p6 : STD_LOGIC_VECTOR (58 downto 0);
    signal p_1_fu_1952_p6 : STD_LOGIC_VECTOR (58 downto 0);
    signal zext_ln2192_cast_fu_545_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln2167_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2167_1_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_650_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln2174_fu_666_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln2167_1_fu_640_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln2192_fu_697_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln2192_1_fu_703_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln7_fu_723_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln2194_fu_748_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln2194_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln2194_1_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1541_1_fu_788_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_1_fu_792_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln2241_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1541_fu_893_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_V_fu_897_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln2203_fu_947_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal count_3_fu_971_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln260_fu_984_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_14_fu_1039_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal empty_fu_1035_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_fu_1059_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal or_ln1_fu_1049_p4 : STD_LOGIC_VECTOR (56 downto 0);
    signal or_ln2180_1_fu_1069_p6 : STD_LOGIC_VECTOR (56 downto 0);
    signal select_ln2178_fu_1083_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal trunc_ln2172_fu_1097_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal or_ln2178_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln2180_2_fu_1105_p4 : STD_LOGIC_VECTOR (56 downto 0);
    signal lclCnt_fu_1090_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal lclCnt_1_fu_1115_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal lclCnt_2_fu_1130_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln2178_2_fu_1122_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_15_fu_1146_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_16_fu_1174_p4 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln2167_fu_1025_p1 : STD_LOGIC_VECTOR (56 downto 0);
    signal or_ln5_fu_1184_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal idx_fu_1198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln2202_fu_1191_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal select_ln2209_1_fu_1203_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal trunc_ln2209_fu_1218_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln2209_2_fu_1210_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln2209_1_fu_1229_p1 : STD_LOGIC_VECTOR (45 downto 0);
    signal select_ln2209_3_fu_1222_p3 : STD_LOGIC_VECTOR (45 downto 0);
    signal trunc_ln2209_4_fu_1259_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln2209_4_fu_1252_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln2209_5_fu_1267_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln2209_4_fu_1286_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln2209_2_fu_1274_p2 : STD_LOGIC_VECTOR (45 downto 0);
    signal and_ln2209_fu_1233_p2 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_18_fu_1307_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_17_fu_1297_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln2209_fu_1292_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_20_fu_1337_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_21_fu_1346_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln2210_fu_1354_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal sf2_fu_1358_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_19_fu_1317_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln6_fu_1327_p4 : STD_LOGIC_VECTOR (56 downto 0);
    signal select_ln2210_1_fu_1373_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_22_fu_1387_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_fu_1397_p4 : STD_LOGIC_VECTOR (49 downto 0);
    signal select_ln2210_2_fu_1380_p3 : STD_LOGIC_VECTOR (49 downto 0);
    signal select_ln2210_fu_1366_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln2209_3_fu_1248_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal select_ln2210_4_fu_1420_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln2209_5_fu_1263_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal select_ln2210_3_fu_1413_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_24_fu_1434_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal select_ln2210_5_fu_1427_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal and_ln2210_4_fu_1464_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal and_ln2210_1_fu_1442_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal and_ln2210_fu_1407_p2 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_26_fu_1486_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_25_fu_1476_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln2210_fu_1470_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_29_fu_1516_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln2212_fu_1523_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln2212_fu_1527_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_30_fu_1531_p3 : STD_LOGIC_VECTOR (46 downto 0);
    signal select_ln2212_fu_1538_p3 : STD_LOGIC_VECTOR (46 downto 0);
    signal and_ln2209_3_fu_1280_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal tmp_27_fu_1496_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln7_fu_1506_p4 : STD_LOGIC_VECTOR (56 downto 0);
    signal select_ln2212_1_fu_1549_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal tmp_31_fu_1568_p4 : STD_LOGIC_VECTOR (52 downto 0);
    signal select_ln2212_2_fu_1556_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal or_ln2212_fu_1563_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal select_ln2212_3_fu_1584_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal and_ln2212_1_fu_1591_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal sext_ln2212_1_fu_1545_p1 : STD_LOGIC_VECTOR (52 downto 0);
    signal and_ln2212_fu_1578_p2 : STD_LOGIC_VECTOR (56 downto 0);
    signal and_ln2210_3_fu_1458_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_32_fu_1613_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln2212_1_fu_1607_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal tmp_33_fu_1629_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln8_fu_1639_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal select_ln2213_1_fu_1654_p3 : STD_LOGIC_VECTOR (56 downto 0);
    signal or_ln2213_fu_1623_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal select_ln2213_3_fu_1676_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_35_fu_1668_p3 : STD_LOGIC_VECTOR (54 downto 0);
    signal select_ln2213_2_fu_1661_p3 : STD_LOGIC_VECTOR (54 downto 0);
    signal and_ln2213_2_fu_1702_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal select_ln2213_fu_1647_p3 : STD_LOGIC_VECTOR (54 downto 0);
    signal and_ln2213_fu_1683_p2 : STD_LOGIC_VECTOR (56 downto 0);
    signal and_ln2213_1_fu_1696_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln2215_fu_1724_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal select_ln2213_4_fu_1689_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal and_ln2212_2_fu_1601_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln2212_fu_1597_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln2210_fu_1448_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal and_ln2210_2_fu_1452_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_36_fu_1714_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln2213_1_fu_1708_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal and_ln2209_1_fu_1242_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln2209_2_fu_1239_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_ln2215_2_fu_1750_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal or_ln2215_1_fu_1744_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal or_ln2215_fu_1728_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_39_fu_1814_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln174_1_fu_1804_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_37_fu_1734_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_1794_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln174_s_fu_1784_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln174_9_fu_1774_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln174_fu_1768_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_527_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln260_1_fu_1854_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln3_fu_1860_p6 : STD_LOGIC_VECTOR (57 downto 0);
    signal or_ln2231_fu_1873_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal add_ln260_fu_1906_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln9_fu_1915_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln2223_1_fu_1922_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal or_ln2_fu_1926_p5 : STD_LOGIC_VECTOR (57 downto 0);
    signal or_ln2223_fu_1938_p2 : STD_LOGIC_VECTOR (57 downto 0);
    signal sext_ln2223_fu_1911_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_1377 : BOOLEAN;
    signal ap_condition_1380 : BOOLEAN;
    signal ap_condition_400 : BOOLEAN;
    signal ap_condition_1391 : BOOLEAN;
    signal ap_condition_1397 : BOOLEAN;
    signal ap_condition_1403 : BOOLEAN;
    signal ap_condition_1409 : BOOLEAN;
    signal ap_condition_1415 : BOOLEAN;
    signal ap_condition_1418 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component gzipcMulticoreStreaming_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    count_fu_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1)) or ((icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1))))) then 
                count_fu_360 <= count_2_fu_741_p2;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln2170_reg_2110 = ap_const_lv1_0) and (cond_reg_2114 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)))))) then 
                count_fu_360 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    curlen_fu_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                curlen_fu_348(0) <= '0';
                curlen_fu_348(1) <= '0';
                curlen_fu_348(2) <= '0';
                curlen_fu_348(3) <= '0';
                curlen_fu_348(4) <= '0';
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1)) or ((icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1)))))) then 
                                curlen_fu_348(4 downto 0) <= prevlen_1_fu_344(4 downto 0);
            end if; 
        end if;
    end process;

    max_count_fu_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                                        max_count_fu_352(7 downto 0) <= select_ln587_cast_fu_553_p1(7 downto 0);
                elsif ((ap_const_boolean_1 = ap_condition_1380)) then 
                    max_count_fu_352(0) <= '0';
                    max_count_fu_352(1) <= '1';
                    max_count_fu_352(2) <= '0';
                    max_count_fu_352(3) <= '1';
                    max_count_fu_352(4) <= '0';
                    max_count_fu_352(5) <= '0';
                    max_count_fu_352(6) <= '0';
                    max_count_fu_352(7) <= '1';
                elsif ((ap_const_boolean_1 = ap_condition_1377)) then 
                                        max_count_fu_352(7 downto 0) <= select_ln2145_1_cast_cast_cast_cast_fu_860_p3(7 downto 0);
                end if;
            end if; 
        end if;
    end process;

    min_count_fu_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                                        min_count_fu_356(2 downto 0) <= select_ln2145_cast_fu_557_p1(2 downto 0);
                elsif ((ap_const_boolean_1 = ap_condition_1380)) then 
                    min_count_fu_356(0) <= '1';
                    min_count_fu_356(1) <= '1';
                    min_count_fu_356(2) <= '0';
                elsif ((ap_const_boolean_1 = ap_condition_1377)) then 
                                        min_count_fu_356(2 downto 0) <= select_ln2145_1_cast_fu_852_p3(2 downto 0);
                end if;
            end if; 
        end if;
    end process;

    n_fu_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                n_fu_336 <= ap_const_lv16_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1)) or ((icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1)))))) then 
                n_fu_336 <= grp_fu_509_p2;
            end if; 
        end if;
    end process;

    outHufCode_0_0_0_0_0_0_load1018_fu_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outHufCode_0_0_0_0_0_0_load1018_fu_328 <= p_0_0_0_0839_partselect;
                elsif ((ap_const_boolean_1 = ap_condition_1397)) then 
                    outHufCode_0_0_0_0_0_0_load1018_fu_328 <= trunc_ln2197_fu_1008_p1;
                elsif ((ap_const_boolean_1 = ap_condition_1391)) then 
                    outHufCode_0_0_0_0_0_0_load1018_fu_328 <= select_ln2202_2_fu_963_p3;
                end if;
            end if; 
        end if;
    end process;

    outHufCode_2_fu_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    outHufCode_2_fu_364 <= outHufCode_1;
                elsif ((ap_const_boolean_1 = ap_condition_1415)) then 
                    outHufCode_2_fu_364 <= or_ln2223_1_fu_1944_p3;
                elsif ((ap_const_boolean_1 = ap_condition_1409)) then 
                    outHufCode_2_fu_364 <= or_ln2231_1_fu_1879_p3;
                elsif ((ap_const_boolean_1 = ap_condition_1403)) then 
                    outHufCode_2_fu_364 <= or_ln_fu_1756_p5;
                elsif (((icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    outHufCode_2_fu_364 <= or_ln4_fu_1138_p3;
                end if;
            end if; 
        end if;
    end process;

    p_1_0_0_02082_fu_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    p_1_0_0_02082_fu_332 <= p_1_0_0_0841_partselect;
                elsif ((ap_const_boolean_1 = ap_condition_1397)) then 
                    p_1_0_0_02082_fu_332 <= outCodes_q0(19 downto 15);
                elsif ((ap_const_boolean_1 = ap_condition_1391)) then 
                    p_1_0_0_02082_fu_332 <= select_ln2202_1_fu_955_p3;
                end if;
            end if; 
        end if;
    end process;

    prevlen_1_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                                prevlen_1_fu_344(4 downto 0) <= zext_ln2143_1_cast_fu_549_p1(4 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln2170_reg_2110 = ap_const_lv1_0) and (icmp_ln2239_fu_835_p2 = ap_const_lv1_1) and (cond_reg_2114 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2239_fu_835_p2 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0))))) then 
                prevlen_1_fu_344(0) <= '0';
                prevlen_1_fu_344(1) <= '0';
                prevlen_1_fu_344(2) <= '0';
                prevlen_1_fu_344(3) <= '0';
                prevlen_1_fu_344(4) <= '0';
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1)) or ((icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1)))))) then 
                                prevlen_1_fu_344(4 downto 0) <= zext_ln2192_2_fu_733_p1(4 downto 0);
            end if; 
        end if;
    end process;

    prevlen_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    prevlen_fu_340(0) <= '0';
                    prevlen_fu_340(1) <= '0';
                    prevlen_fu_340(2) <= '0';
                    prevlen_fu_340(3) <= '0';
                    prevlen_fu_340(4) <= '0';
                elsif ((ap_const_boolean_1 = ap_condition_1418)) then 
                                        prevlen_fu_340(4 downto 0) <= curlen_load_reg_2172(4 downto 0);
                end if;
            end if; 
        end if;
    end process;

    tmp_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2167_fu_634_p2) and (icmp_ln2170_fu_644_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_fu_324 <= repCnt_fu_672_p3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1)) or ((icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1))))) then 
                tmp_fu_324 <= ap_phi_mux_repCnt_2_phi_fu_496_p4;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)))) then 
                tmp_fu_324 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln2200_reg_2159 = ap_const_lv1_0) and (icmp_ln2196_reg_2150 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln2194_reg_2146) and (icmp_ln2170_reg_2110_pp0_iter1_reg = ap_const_lv1_1))) then
                add_ln260_2_reg_2222 <= add_ln260_2_fu_988_p2;
                icmp_ln2202_reg_2185 <= icmp_ln2202_fu_942_p2;
                select_ln2209_reg_2215 <= select_ln2209_fu_978_p3;
                trunc_ln2205_reg_2210 <= trunc_ln2205_fu_951_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln2167_reg_2106 <= and_ln2167_fu_634_p2;
                and_ln2167_reg_2106_pp0_iter1_reg <= and_ln2167_reg_2106;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cond_reg_2114_pp0_iter1_reg <= cond_reg_2114;
                icmp_ln2170_reg_2110_pp0_iter1_reg <= icmp_ln2170_reg_2110;
                icmp_ln2178_1_reg_2126_pp0_iter1_reg <= icmp_ln2178_1_reg_2126;
                icmp_ln2178_reg_2118_pp0_iter1_reg <= icmp_ln2178_reg_2118;
                n_1_reg_2101 <= ap_sig_allocacmp_n_1;
                    zext_ln2140_cast_reg_2096(14 downto 0) <= zext_ln2140_cast_fu_541_p1(14 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2167_reg_2106) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln2194_reg_2146 <= and_ln2194_fu_764_p2;
                count_2_reg_2141 <= count_2_fu_741_p2;
                trunc_ln2194_reg_2136 <= trunc_ln2194_fu_737_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln2194_reg_2146_pp0_iter2_reg <= and_ln2194_reg_2146;
                icmp_ln2170_reg_2110_pp0_iter2_reg <= icmp_ln2170_reg_2110_pp0_iter1_reg;
                icmp_ln2178_1_reg_2126_pp0_iter2_reg <= icmp_ln2178_1_reg_2126_pp0_iter1_reg;
                icmp_ln2178_reg_2118_pp0_iter2_reg <= icmp_ln2178_reg_2118_pp0_iter1_reg;
                icmp_ln2196_reg_2150_pp0_iter2_reg <= icmp_ln2196_reg_2150;
                icmp_ln2200_reg_2159_pp0_iter2_reg <= icmp_ln2200_reg_2159;
                icmp_ln2217_reg_2168_pp0_iter2_reg <= icmp_ln2217_reg_2168;
                reg_537_pp0_iter2_reg <= reg_537;
                trunc_ln2194_reg_2136_pp0_iter2_reg <= trunc_ln2194_reg_2136;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2167_fu_634_p2) and (icmp_ln2170_fu_644_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cond_reg_2114 <= cond_fu_660_p2;
                icmp_ln2178_1_reg_2126 <= icmp_ln2178_1_fu_686_p2;
                icmp_ln2178_reg_2118 <= icmp_ln2178_fu_680_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln2170_reg_2110 = ap_const_lv1_0) and (cond_reg_2114 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0))))) then
                    curlen_load_reg_2172(4 downto 0) <= ap_sig_allocacmp_curlen_load(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2167_fu_634_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln2170_reg_2110 <= icmp_ln2170_fu_644_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln2196_reg_2150 <= icmp_ln2196_fu_773_p2;
                    prevlen_1_load_1_reg_2154(4 downto 0) <= prevlen_1_fu_344(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0))) then
                icmp_ln2200_reg_2159 <= icmp_ln2200_fu_782_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2200_fu_782_p2 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0))) then
                icmp_ln2217_reg_2168 <= icmp_ln2217_fu_803_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2217_fu_803_p2 = ap_const_lv1_0) and (icmp_ln2200_fu_782_p2 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2200_fu_782_p2 = ap_const_lv1_0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)))) then
                reg_537 <= count_fu_360;
            end if;
        end if;
    end process;
    zext_ln2140_cast_reg_2096(33 downto 15) <= "0000000000000000000";
    prevlen_1_load_1_reg_2154(7 downto 5) <= "000";
    curlen_load_reg_2172(7 downto 5) <= "000";
    prevlen_fu_340(7 downto 5) <= "000";
    prevlen_1_fu_344(7 downto 5) <= "000";
    curlen_fu_348(7 downto 5) <= "000";
    max_count_fu_352(31 downto 8) <= "000000000000000000000000";
    min_count_fu_356(31 downto 3) <= "00000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln2174_fu_666_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_tmp_28) + unsigned(ap_const_lv8_FD));
    add_ln2192_1_fu_703_p2 <= std_logic_vector(unsigned(add_ln2192_fu_697_p2) + unsigned(offsets_load));
    add_ln2192_fu_697_p2 <= std_logic_vector(unsigned(trunc_ln2167_1_fu_640_p1) + unsigned(ap_const_lv9_1));
    add_ln260_1_fu_1854_p2 <= std_logic_vector(unsigned(reg_537_pp0_iter2_reg) + unsigned(ap_const_lv8_F6));
    add_ln260_2_fu_988_p2 <= std_logic_vector(unsigned(zext_ln260_fu_984_p1) + unsigned(ap_const_lv9_1FD));
    add_ln260_fu_1906_p2 <= std_logic_vector(unsigned(trunc_ln2194_reg_2136_pp0_iter2_reg) + unsigned(ap_const_lv4_E));
    and_ln2167_fu_634_p2 <= (icmp_ln2167_fu_622_p2 and icmp_ln2167_1_fu_628_p2);
    and_ln2194_fu_764_p2 <= (icmp_ln2194_fu_752_p2 and icmp_ln2194_1_fu_758_p2);
    and_ln2209_1_fu_1242_p2 <= (trunc_ln2209_fu_1218_p1 and select_ln2209_2_fu_1210_p3);
    and_ln2209_2_fu_1274_p2 <= (trunc_ln2209_1_fu_1229_p1 and select_ln2209_3_fu_1222_p3);
    and_ln2209_3_fu_1280_p2 <= (trunc_ln2209_4_fu_1259_p1 and select_ln2209_4_fu_1252_p3);
    and_ln2209_4_fu_1286_p2 <= (trunc_ln2209_4_fu_1259_p1 and select_ln2209_5_fu_1267_p3);
    and_ln2209_fu_1233_p2 <= (select_ln2209_1_fu_1203_p3 and select_ln2202_fu_1191_p3);
    and_ln2210_1_fu_1442_p2 <= (tmp_23_fu_1397_p4 and select_ln2210_2_fu_1380_p3);
    and_ln2210_2_fu_1452_p2 <= (trunc_ln2209_3_fu_1248_p1 and select_ln2210_4_fu_1420_p3);
    and_ln2210_3_fu_1458_p2 <= (trunc_ln2209_5_fu_1263_p1 and select_ln2210_3_fu_1413_p3);
    and_ln2210_4_fu_1464_p2 <= (tmp_24_fu_1434_p3 and select_ln2210_5_fu_1427_p3);
    and_ln2210_fu_1407_p2 <= (select_ln2210_1_fu_1373_p3 and or_ln6_fu_1327_p4);
    and_ln2212_1_fu_1591_p2 <= (tmp_31_fu_1568_p4 and select_ln2212_2_fu_1556_p3);
    and_ln2212_2_fu_1601_p2 <= (select_ln2212_3_fu_1584_p3 and or_ln2212_fu_1563_p2);
    and_ln2212_fu_1578_p2 <= (select_ln2212_1_fu_1549_p3 and or_ln7_fu_1506_p4);
    and_ln2213_1_fu_1696_p2 <= (select_ln2213_3_fu_1676_p3 and or_ln2213_fu_1623_p2);
    and_ln2213_2_fu_1702_p2 <= (tmp_35_fu_1668_p3 and select_ln2213_2_fu_1661_p3);
    and_ln2213_fu_1683_p2 <= (select_ln2213_1_fu_1654_p3 and or_ln8_fu_1639_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter3, intlHufCodeStream_full_n, icmp_ln2170_reg_2110_pp0_iter2_reg, ap_predicate_op278_write_state4, ap_predicate_op288_write_state4, ap_predicate_op301_write_state4)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op301_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((ap_predicate_op288_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((ap_predicate_op278_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_0) and (intlHufCodeStream_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter3, intlHufCodeStream_full_n, icmp_ln2170_reg_2110_pp0_iter2_reg, ap_predicate_op278_write_state4, ap_predicate_op288_write_state4, ap_predicate_op301_write_state4)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op301_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((ap_predicate_op288_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((ap_predicate_op278_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_0) and (intlHufCodeStream_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, intlHufCodeStream_full_n, icmp_ln2170_reg_2110_pp0_iter2_reg, ap_predicate_op278_write_state4, ap_predicate_op288_write_state4, ap_predicate_op301_write_state4)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_predicate_op301_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((ap_predicate_op288_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((ap_predicate_op278_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_0) and (intlHufCodeStream_full_n = ap_const_logic_0))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter3_assign_proc : process(intlHufCodeStream_full_n, icmp_ln2170_reg_2110_pp0_iter2_reg, ap_predicate_op278_write_state4, ap_predicate_op288_write_state4, ap_predicate_op301_write_state4)
    begin
                ap_block_state4_pp0_stage0_iter3 <= (((ap_predicate_op301_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((ap_predicate_op288_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((ap_predicate_op278_write_state4 = ap_const_boolean_1) and (intlHufCodeStream_full_n = ap_const_logic_0)) or ((icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_0) and (intlHufCodeStream_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1377_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln2170_reg_2110, and_ln2194_fu_764_p2, icmp_ln2196_fu_773_p2, cond_reg_2114, icmp_ln2239_fu_835_p2)
    begin
                ap_condition_1377 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln2170_reg_2110 = ap_const_lv1_0) and (icmp_ln2239_fu_835_p2 = ap_const_lv1_0) and (cond_reg_2114 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2239_fu_835_p2 = ap_const_lv1_0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0))));
    end process;


    ap_condition_1380_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln2170_reg_2110, and_ln2194_fu_764_p2, icmp_ln2196_fu_773_p2, cond_reg_2114, icmp_ln2239_fu_835_p2)
    begin
                ap_condition_1380 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((icmp_ln2170_reg_2110 = ap_const_lv1_0) and (icmp_ln2239_fu_835_p2 = ap_const_lv1_1) and (cond_reg_2114 = ap_const_lv1_1)) or ((ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2239_fu_835_p2 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0))));
    end process;


    ap_condition_1391_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln2194_reg_2146, icmp_ln2196_reg_2150, icmp_ln2200_reg_2159, icmp_ln2170_reg_2110_pp0_iter1_reg)
    begin
                ap_condition_1391 <= ((icmp_ln2200_reg_2159 = ap_const_lv1_0) and (icmp_ln2196_reg_2150 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln2194_reg_2146) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln2170_reg_2110_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1397_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln2194_reg_2146, icmp_ln2196_reg_2150, and_ln2167_reg_2106_pp0_iter1_reg, icmp_ln2170_reg_2110_pp0_iter1_reg)
    begin
                ap_condition_1397 <= ((icmp_ln2196_reg_2150 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln2194_reg_2146) and (ap_const_lv1_0 = and_ln2167_reg_2106_pp0_iter1_reg) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln2170_reg_2110_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_1403_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln2170_reg_2110_pp0_iter2_reg, and_ln2194_reg_2146_pp0_iter2_reg, icmp_ln2196_reg_2150_pp0_iter2_reg, icmp_ln2200_reg_2159_pp0_iter2_reg)
    begin
                ap_condition_1403 <= ((icmp_ln2200_reg_2159_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln2196_reg_2150_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln2194_reg_2146_pp0_iter2_reg) and (icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_1409_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln2170_reg_2110_pp0_iter2_reg, and_ln2194_reg_2146_pp0_iter2_reg, icmp_ln2196_reg_2150_pp0_iter2_reg, icmp_ln2200_reg_2159_pp0_iter2_reg, icmp_ln2217_reg_2168_pp0_iter2_reg)
    begin
                ap_condition_1409 <= ((icmp_ln2217_reg_2168_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln2200_reg_2159_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln2196_reg_2150_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln2194_reg_2146_pp0_iter2_reg) and (icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_1415_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln2170_reg_2110_pp0_iter2_reg, and_ln2194_reg_2146_pp0_iter2_reg, icmp_ln2196_reg_2150_pp0_iter2_reg, icmp_ln2200_reg_2159_pp0_iter2_reg, icmp_ln2217_reg_2168_pp0_iter2_reg)
    begin
                ap_condition_1415 <= ((icmp_ln2217_reg_2168_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln2200_reg_2159_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln2196_reg_2150_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln2194_reg_2146_pp0_iter2_reg) and (icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1));
    end process;


    ap_condition_1418_assign_proc : process(ap_enable_reg_pp0_iter2, and_ln2194_reg_2146, icmp_ln2196_reg_2150, icmp_ln2170_reg_2110_pp0_iter1_reg, cond_reg_2114_pp0_iter1_reg)
    begin
                ap_condition_1418 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((cond_reg_2114_pp0_iter1_reg = ap_const_lv1_1) and (icmp_ln2170_reg_2110_pp0_iter1_reg = ap_const_lv1_0)) or ((icmp_ln2196_reg_2150 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln2194_reg_2146) and (icmp_ln2170_reg_2110_pp0_iter1_reg = ap_const_lv1_1))));
    end process;


    ap_condition_400_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln2170_reg_2110, ap_block_pp0_stage0, and_ln2194_fu_764_p2)
    begin
                ap_condition_400 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, and_ln2167_fu_634_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_lv1_1 = and_ln2167_fu_634_p2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_repCnt_2_phi_fu_496_p4_assign_proc : process(icmp_ln2170_reg_2110, and_ln2194_fu_764_p2, icmp_ln2196_fu_773_p2, and_ln2167_reg_2106, count_2_fu_741_p2, ap_phi_reg_pp0_iter1_repCnt_2_reg_493)
    begin
        if (((ap_const_lv1_0 = and_ln2167_reg_2106) and (icmp_ln2170_reg_2110 = ap_const_lv1_1))) then
            if ((ap_const_lv1_1 = and_ln2194_fu_764_p2)) then 
                ap_phi_mux_repCnt_2_phi_fu_496_p4 <= ap_const_lv8_0;
            elsif (((ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1))) then 
                ap_phi_mux_repCnt_2_phi_fu_496_p4 <= count_2_fu_741_p2;
            else 
                ap_phi_mux_repCnt_2_phi_fu_496_p4 <= ap_phi_reg_pp0_iter1_repCnt_2_reg_493;
            end if;
        else 
            ap_phi_mux_repCnt_2_phi_fu_496_p4 <= ap_phi_reg_pp0_iter1_repCnt_2_reg_493;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_repCnt_2_reg_493 <= "XXXXXXXX";

    ap_predicate_op278_write_state4_assign_proc : process(icmp_ln2170_reg_2110_pp0_iter2_reg, and_ln2194_reg_2146_pp0_iter2_reg, icmp_ln2196_reg_2150_pp0_iter2_reg, icmp_ln2200_reg_2159_pp0_iter2_reg)
    begin
                ap_predicate_op278_write_state4 <= ((icmp_ln2200_reg_2159_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln2196_reg_2150_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln2194_reg_2146_pp0_iter2_reg) and (icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op288_write_state4_assign_proc : process(icmp_ln2170_reg_2110_pp0_iter2_reg, and_ln2194_reg_2146_pp0_iter2_reg, icmp_ln2196_reg_2150_pp0_iter2_reg, icmp_ln2200_reg_2159_pp0_iter2_reg, icmp_ln2217_reg_2168_pp0_iter2_reg)
    begin
                ap_predicate_op288_write_state4 <= ((icmp_ln2217_reg_2168_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln2200_reg_2159_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln2196_reg_2150_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln2194_reg_2146_pp0_iter2_reg) and (icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op301_write_state4_assign_proc : process(icmp_ln2170_reg_2110_pp0_iter2_reg, and_ln2194_reg_2146_pp0_iter2_reg, icmp_ln2196_reg_2150_pp0_iter2_reg, icmp_ln2200_reg_2159_pp0_iter2_reg, icmp_ln2217_reg_2168_pp0_iter2_reg)
    begin
                ap_predicate_op301_write_state4 <= ((icmp_ln2217_reg_2168_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln2200_reg_2159_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln2196_reg_2150_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln2194_reg_2146_pp0_iter2_reg) and (icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_curlen_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln2170_reg_2110, ap_block_pp0_stage0, and_ln2194_fu_764_p2, icmp_ln2196_fu_773_p2, prevlen_1_fu_344, curlen_fu_348)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_curlen_load <= prevlen_1_fu_344;
        else 
            ap_sig_allocacmp_curlen_load <= curlen_fu_348;
        end if; 
    end process;


    ap_sig_allocacmp_n_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln2170_reg_2110, ap_block_pp0_stage0, and_ln2194_fu_764_p2, icmp_ln2196_fu_773_p2, ap_loop_init, n_fu_336, grp_fu_509_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_n_1 <= ap_const_lv16_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1)) or ((icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1)))))) then 
            ap_sig_allocacmp_n_1 <= grp_fu_509_p2;
        else 
            ap_sig_allocacmp_n_1 <= n_fu_336;
        end if; 
    end process;


    ap_sig_allocacmp_prevlen_1_load_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln2170_reg_2110, ap_block_pp0_stage0, and_ln2194_fu_764_p2, icmp_ln2196_fu_773_p2, prevlen_1_fu_344, zext_ln2192_2_fu_733_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_prevlen_1_load_4 <= zext_ln2192_2_fu_733_p1;
        else 
            ap_sig_allocacmp_prevlen_1_load_4 <= prevlen_1_fu_344;
        end if; 
    end process;


    ap_sig_allocacmp_tmp_28_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln2170_reg_2110, ap_block_pp0_stage0, and_ln2194_fu_764_p2, icmp_ln2196_fu_773_p2, ap_phi_mux_repCnt_2_phi_fu_496_p4, tmp_fu_324, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((ap_const_lv1_1 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1)) or ((icmp_ln2170_reg_2110 = ap_const_lv1_1) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1))))) then 
            ap_sig_allocacmp_tmp_28 <= ap_phi_mux_repCnt_2_phi_fu_496_p4;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)))) then 
            ap_sig_allocacmp_tmp_28 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_tmp_28 <= tmp_fu_324;
        end if; 
    end process;

    cond_fu_660_p2 <= "1" when (tmp_34_fu_650_p4 = ap_const_lv6_0) else "0";
    count_2_fu_741_p2 <= std_logic_vector(unsigned(count_fu_360) + unsigned(ap_const_lv8_1));
    count_3_fu_971_p3 <= 
        count_2_reg_2141 when (icmp_ln2202_fu_942_p2(0) = '1') else 
        reg_537;
    empty_fu_1035_p1 <= p_1_0_0_02082_fu_332(4 - 1 downto 0);
    grp_fu_509_p2 <= std_logic_vector(unsigned(n_1_reg_2101) + unsigned(ap_const_lv16_1));
    grp_fu_514_p4 <= outCodes_q0(19 downto 15);
    grp_fu_527_p4 <= outHufCode_2_fu_364(56 downto 38);
    icmp_ln2167_1_fu_628_p2 <= "1" when (ap_sig_allocacmp_tmp_28 = ap_const_lv8_0) else "0";
    icmp_ln2167_fu_622_p2 <= "1" when (unsigned(zext_ln2192_cast_fu_545_p1) < unsigned(ap_sig_allocacmp_n_1)) else "0";
    icmp_ln2170_fu_644_p2 <= "1" when (ap_sig_allocacmp_tmp_28 = ap_const_lv8_0) else "0";
    icmp_ln2178_1_fu_686_p2 <= "1" when (ap_sig_allocacmp_tmp_28 = ap_const_lv8_2) else "0";
    icmp_ln2178_fu_680_p2 <= "1" when (ap_sig_allocacmp_tmp_28 = ap_const_lv8_1) else "0";
    icmp_ln2194_1_fu_758_p2 <= "1" when (prevlen_1_fu_344 = zext_ln2192_2_fu_733_p1) else "0";
    icmp_ln2194_fu_752_p2 <= "1" when (signed(zext_ln2194_fu_748_p1) < signed(max_count_fu_352)) else "0";
    icmp_ln2196_fu_773_p2 <= "1" when (signed(zext_ln2194_fu_748_p1) < signed(min_count_fu_356)) else "0";
    icmp_ln2200_fu_782_p2 <= "1" when (prevlen_1_fu_344 = ap_const_lv8_0) else "0";
    icmp_ln2202_fu_942_p2 <= "1" when (prevlen_1_load_1_reg_2154 = prevlen_fu_340) else "0";
    icmp_ln2217_fu_803_p2 <= "1" when (unsigned(count_2_fu_741_p2) < unsigned(ap_const_lv8_B)) else "0";
    icmp_ln2239_fu_835_p2 <= "1" when (ap_sig_allocacmp_prevlen_1_load_4 = ap_const_lv8_0) else "0";
    icmp_ln2241_fu_846_p2 <= "1" when (ap_sig_allocacmp_curlen_load = ap_sig_allocacmp_prevlen_1_load_4) else "0";
    idx_fu_1198_p2 <= (icmp_ln2202_reg_2185 xor ap_const_lv1_1);

    intlHufCodeStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter3, intlHufCodeStream_full_n, icmp_ln2170_reg_2110_pp0_iter2_reg, ap_predicate_op278_write_state4, ap_predicate_op288_write_state4, ap_predicate_op301_write_state4, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op301_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op288_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op278_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            intlHufCodeStream_blk_n <= intlHufCodeStream_full_n;
        else 
            intlHufCodeStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    intlHufCodeStream_din_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln2170_reg_2110_pp0_iter2_reg, ap_predicate_op278_write_state4, ap_predicate_op288_write_state4, ap_predicate_op301_write_state4, p_0_fu_1156_p5, ap_block_pp0_stage0_01001, p_s_fu_1824_p11, p_2_fu_1887_p6, p_1_fu_1952_p6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((ap_predicate_op301_write_state4 = ap_const_boolean_1)) then 
                intlHufCodeStream_din <= p_1_fu_1952_p6;
            elsif ((ap_predicate_op288_write_state4 = ap_const_boolean_1)) then 
                intlHufCodeStream_din <= p_2_fu_1887_p6;
            elsif ((ap_predicate_op278_write_state4 = ap_const_boolean_1)) then 
                intlHufCodeStream_din <= p_s_fu_1824_p11;
            elsif ((icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_0)) then 
                intlHufCodeStream_din <= p_0_fu_1156_p5;
            else 
                intlHufCodeStream_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            intlHufCodeStream_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    intlHufCodeStream_write_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln2170_reg_2110_pp0_iter2_reg, ap_predicate_op278_write_state4, ap_predicate_op288_write_state4, ap_predicate_op301_write_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op301_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op288_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op278_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln2170_reg_2110_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)))) then 
            intlHufCodeStream_write <= ap_const_logic_1;
        else 
            intlHufCodeStream_write <= ap_const_logic_0;
        end if; 
    end process;

    lclCnt_1_fu_1115_p3 <= 
        ap_const_lv2_2 when (icmp_ln2178_reg_2118_pp0_iter2_reg(0) = '1') else 
        ap_const_lv2_3;
    lclCnt_2_fu_1130_p3 <= 
        lclCnt_fu_1090_p3 when (or_ln2178_fu_1101_p2(0) = '1') else 
        lclCnt_1_fu_1115_p3;
    lclCnt_fu_1090_p3 <= 
        ap_const_lv2_1 when (icmp_ln2178_reg_2118_pp0_iter2_reg(0) = '1') else 
        ap_const_lv2_2;
    or_ln174_fu_1768_p2 <= (trunc_ln2209_2_fu_1239_p1 or and_ln2209_1_fu_1242_p2);
    or_ln1_fu_1049_p4 <= ((tmp_14_fu_1039_p4 & empty_fu_1035_p1) & outHufCode_0_0_0_0_0_0_load1018_fu_328);
    or_ln2178_fu_1101_p2 <= (icmp_ln2178_reg_2118_pp0_iter2_reg or icmp_ln2178_1_reg_2126_pp0_iter2_reg);
    or_ln2180_1_fu_1069_p6 <= ((((tmp_s_fu_1059_p4 & empty_fu_1035_p1) & outHufCode_0_0_0_0_0_0_load1018_fu_328) & empty_fu_1035_p1) & outHufCode_0_0_0_0_0_0_load1018_fu_328);
    or_ln2180_2_fu_1105_p4 <= ((empty_fu_1035_p1 & outHufCode_0_0_0_0_0_0_load1018_fu_328) & trunc_ln2172_fu_1097_p1);
    or_ln2209_fu_1292_p2 <= (select_ln2209_reg_2215 or and_ln2209_4_fu_1286_p2);
    or_ln2210_fu_1470_p2 <= (select_ln2210_fu_1366_p3 or and_ln2210_4_fu_1464_p2);
    or_ln2212_1_fu_1607_p2 <= (sext_ln2212_1_fu_1545_p1 or and_ln2212_1_fu_1591_p2);
    or_ln2212_fu_1563_p2 <= (select_ln2209_reg_2215 or and_ln2209_3_fu_1280_p2);
    or_ln2213_1_fu_1708_p2 <= (select_ln2213_fu_1647_p3 or and_ln2213_2_fu_1702_p2);
    or_ln2213_fu_1623_p2 <= (select_ln2210_fu_1366_p3 or and_ln2210_3_fu_1458_p2);
    or_ln2215_1_fu_1744_p2 <= (trunc_ln2212_fu_1597_p1 or and_ln2212_2_fu_1601_p2);
    or_ln2215_2_fu_1750_p2 <= (trunc_ln2210_fu_1448_p1 or and_ln2210_2_fu_1452_p2);
    or_ln2215_fu_1728_p2 <= (trunc_ln2215_fu_1724_p1 or select_ln2213_4_fu_1689_p3);
    or_ln2223_1_fu_1944_p3 <= (ap_const_lv1_1 & or_ln2223_fu_1938_p2);
    or_ln2223_fu_1938_p2 <= (or_ln2_fu_1926_p5 or ap_const_lv58_C00000000);
    or_ln2231_1_fu_1879_p3 <= (ap_const_lv1_1 & or_ln2231_fu_1873_p2);
    or_ln2231_fu_1873_p2 <= (or_ln3_fu_1860_p6 or ap_const_lv58_1C00000000);
    or_ln2_fu_1926_p5 <= (((ap_const_lv1_0 & grp_fu_527_p4) & ap_const_lv4_0) & sext_ln2223_1_fu_1922_p1);
    or_ln3_fu_1860_p6 <= ((((ap_const_lv1_0 & grp_fu_527_p4) & ap_const_lv11_0) & add_ln260_1_fu_1854_p2) & outCodes_load_4);
    or_ln4_fu_1138_p3 <= (lclCnt_2_fu_1130_p3 & select_ln2178_2_fu_1122_p3);
    or_ln5_fu_1184_p3 <= (tmp_16_fu_1174_p4 & trunc_ln2205_reg_2210);
    or_ln6_fu_1327_p4 <= ((tmp_18_fu_1307_p4 & tmp_17_fu_1297_p4) & or_ln2209_fu_1292_p2);
    or_ln7_fu_1506_p4 <= ((tmp_26_fu_1486_p4 & tmp_25_fu_1476_p4) & or_ln2210_fu_1470_p2);
    or_ln8_fu_1639_p3 <= (tmp_32_fu_1613_p4 & or_ln2212_1_fu_1607_p2);
    or_ln9_fu_1915_p3 <= (add_ln260_fu_1906_p2 & outCodes_load_3);
    or_ln_fu_1756_p5 <= (((ap_const_lv1_1 & idx_fu_1198_p2) & tmp_36_fu_1714_p4) & or_ln2213_1_fu_1708_p2);

    outCodes_address0_assign_proc : process(icmp_ln2196_fu_773_p2, icmp_ln2200_fu_782_p2, and_ln2167_reg_2106, zext_ln587_1_fu_798_p1, zext_ln587_fu_903_p1, ap_condition_400)
    begin
        if ((ap_const_boolean_1 = ap_condition_400)) then
            if (((ap_const_lv1_0 = and_ln2167_reg_2106) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1))) then 
                outCodes_address0 <= zext_ln587_fu_903_p1(9 - 1 downto 0);
            elsif (((icmp_ln2200_fu_782_p2 = ap_const_lv1_0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0))) then 
                outCodes_address0 <= zext_ln587_1_fu_798_p1(9 - 1 downto 0);
            else 
                outCodes_address0 <= "XXXXXXXXX";
            end if;
        else 
            outCodes_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    outCodes_address1 <= zext_ln2192_1_fu_709_p1(9 - 1 downto 0);

    outCodes_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln2170_reg_2110, ap_block_pp0_stage0_11001, and_ln2194_fu_764_p2, icmp_ln2196_fu_773_p2, icmp_ln2200_fu_782_p2, and_ln2167_reg_2106)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2167_reg_2106) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln2194_fu_764_p2) and (icmp_ln2170_reg_2110 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln2200_fu_782_p2 = ap_const_lv1_0) and (icmp_ln2196_fu_773_p2 = ap_const_lv1_0)))) then 
            outCodes_ce0 <= ap_const_logic_1;
        else 
            outCodes_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    outCodes_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outCodes_ce1 <= ap_const_logic_1;
        else 
            outCodes_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    outHufCode_2_out <= outHufCode_2_fu_364;

    outHufCode_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, and_ln2167_reg_2106_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln2167_reg_2106_pp0_iter1_reg))) then 
            outHufCode_2_out_ap_vld <= ap_const_logic_1;
        else 
            outHufCode_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_fu_1156_p5 <= (((lclCnt_2_fu_1130_p3 & tmp_15_fu_1146_p4) & empty_fu_1035_p1) & outHufCode_0_0_0_0_0_0_load1018_fu_328);
    p_1_fu_1952_p6 <= ((((ap_const_lv2_2 & grp_fu_527_p4) & ap_const_lv4_3) & sext_ln2223_fu_1911_p1) & outCodes_load_3);
    p_2_fu_1887_p6 <= ((((ap_const_lv2_2 & grp_fu_527_p4) & ap_const_lv11_380) & add_ln260_1_fu_1854_p2) & outCodes_load_4);
    p_s_fu_1824_p11 <= (((((((((ap_const_lv1_1 & idx_fu_1198_p2) & tmp_36_fu_1714_p4) & tmp_39_fu_1814_p4) & trunc_ln174_1_fu_1804_p4) & tmp_37_fu_1734_p4) & tmp_38_fu_1794_p4) & trunc_ln174_s_fu_1784_p4) & trunc_ln174_9_fu_1774_p4) & or_ln174_fu_1768_p2);
    repCnt_fu_672_p3 <= 
        ap_const_lv8_0 when (cond_fu_660_p2(0) = '1') else 
        add_ln2174_fu_666_p2;
    ret_V_1_fu_792_p2 <= std_logic_vector(unsigned(zext_ln1541_1_fu_788_p1) + unsigned(ap_const_lv9_13E));
    ret_V_fu_897_p2 <= std_logic_vector(unsigned(zext_ln1541_fu_893_p1) + unsigned(ap_const_lv9_13E));
    select_ln2145_1_cast_cast_cast_cast_fu_860_p3 <= 
        ap_const_lv32_6 when (icmp_ln2241_fu_846_p2(0) = '1') else 
        ap_const_lv32_7;
    select_ln2145_1_cast_fu_852_p3 <= 
        ap_const_lv32_3 when (icmp_ln2241_fu_846_p2(0) = '1') else 
        ap_const_lv32_4;
    select_ln2145_cast_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln2145),32));
    select_ln2178_2_fu_1122_p3 <= 
        select_ln2178_fu_1083_p3 when (or_ln2178_fu_1101_p2(0) = '1') else 
        or_ln2180_2_fu_1105_p4;
    select_ln2178_fu_1083_p3 <= 
        or_ln1_fu_1049_p4 when (icmp_ln2178_reg_2118_pp0_iter2_reg(0) = '1') else 
        or_ln2180_1_fu_1069_p6;
    select_ln2202_1_fu_955_p3 <= 
        p_1_0_0_02082_fu_332 when (icmp_ln2202_fu_942_p2(0) = '1') else 
        grp_fu_514_p4;
    select_ln2202_2_fu_963_p3 <= 
        outHufCode_0_0_0_0_0_0_load1018_fu_328 when (icmp_ln2202_fu_942_p2(0) = '1') else 
        trunc_ln2203_fu_947_p1;
    select_ln2202_fu_1191_p3 <= 
        trunc_ln2167_fu_1025_p1 when (icmp_ln2202_reg_2185(0) = '1') else 
        or_ln5_fu_1184_p3;
    select_ln2209_1_fu_1203_p3 <= 
        ap_const_lv57_1FFFFFFFFFF8000 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv57_1FFFFFC0007FFFF;
    select_ln2209_2_fu_1210_p3 <= 
        ap_const_lv15_7FFF when (idx_fu_1198_p2(0) = '1') else 
        ap_const_lv15_0;
    select_ln2209_3_fu_1222_p3 <= 
        ap_const_lv46_3FFFFFFF8000 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv46_3FFC0007FFFF;
    select_ln2209_4_fu_1252_p3 <= 
        ap_const_lv34_3FFF80000 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv34_0;
    select_ln2209_5_fu_1267_p3 <= 
        ap_const_lv34_3FFFF8000 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv34_7FFFF;
    select_ln2209_fu_978_p3 <= 
        zext_ln2140_cast_reg_2096 when (icmp_ln2202_fu_942_p2(0) = '1') else 
        shl_ln;
    select_ln2210_1_fu_1373_p3 <= 
        ap_const_lv57_1FFFFFFFFF87FFF when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv57_1FFFFC3FFFFFFFF;
    select_ln2210_2_fu_1380_p3 <= 
        ap_const_lv50_3FFFFFFF87FFF when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv50_3FFC3FFFFFFFF;
    select_ln2210_3_fu_1413_p3 <= 
        ap_const_lv38_3C00000000 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv38_0;
    select_ln2210_4_fu_1420_p3 <= 
        ap_const_lv19_0 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv19_78000;
    select_ln2210_5_fu_1427_p3 <= 
        ap_const_lv38_3FFFF87FFF when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv38_3FFFFFFFF;
    select_ln2210_fu_1366_p3 <= 
        zext_ln2210_fu_1354_p1 when (icmp_ln2202_reg_2185(0) = '1') else 
        sf2_fu_1358_p3;
    select_ln2212_1_fu_1549_p3 <= 
        ap_const_lv57_1FFFFFC0007FFFF when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv57_1E0003FFFFFFFFF;
    select_ln2212_2_fu_1556_p3 <= 
        ap_const_lv53_1FFFFC0007FFFF when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv53_3FFFFFFFFF;
    select_ln2212_3_fu_1584_p3 <= 
        ap_const_lv34_0 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv34_3FFF80000;
    select_ln2212_fu_1538_p3 <= 
        zext_ln2212_fu_1527_p1 when (icmp_ln2202_reg_2185(0) = '1') else 
        tmp_30_fu_1531_p3;
    select_ln2213_1_fu_1654_p3 <= 
        ap_const_lv57_1FFFFC3FFFFFFFF when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv57_1FFFFFFFFFFFFF;
    select_ln2213_2_fu_1661_p3 <= 
        ap_const_lv55_7FFFC3FFFFFFFF when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv55_1FFFFFFFFFFFFF;
    select_ln2213_3_fu_1676_p3 <= 
        ap_const_lv38_0 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv38_3C00000000;
    select_ln2213_4_fu_1689_p3 <= 
        ap_const_lv36_800000000 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv36_0;
    select_ln2213_fu_1647_p3 <= 
        ap_const_lv55_800000000 when (icmp_ln2202_reg_2185(0) = '1') else 
        ap_const_lv55_40000000000000;
    select_ln587_cast_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln587),32));
        sext_ln2212_1_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln2212_fu_1538_p3),53));

        sext_ln2212_fu_1523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_29_fu_1516_p3),34));

        sext_ln2223_1_fu_1922_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(or_ln9_fu_1915_p3),34));

        sext_ln2223_fu_1911_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln260_fu_1906_p2),15));

    sf2_fu_1358_p3 <= (tmp_20_fu_1337_p4 & ap_const_lv34_0);
    tmp_14_fu_1039_p4 <= outHufCode_2_fu_364(56 downto 19);
    tmp_15_fu_1146_p4 <= select_ln2178_2_fu_1122_p3(56 downto 19);
    tmp_16_fu_1174_p4 <= outHufCode_2_fu_364(56 downto 19);
    tmp_17_fu_1297_p4 <= and_ln2209_2_fu_1274_p2(45 downto 34);
    tmp_18_fu_1307_p4 <= and_ln2209_fu_1233_p2(56 downto 46);
    tmp_19_fu_1317_p4 <= and_ln2209_fu_1233_p2(49 downto 46);
    tmp_20_fu_1337_p4 <= outCodes_load_2(18 downto 15);
    tmp_21_fu_1346_p3 <= (tmp_20_fu_1337_p4 & ap_const_lv15_0);
    tmp_22_fu_1387_p4 <= and_ln2209_2_fu_1274_p2(37 downto 34);
    tmp_23_fu_1397_p4 <= ((tmp_19_fu_1317_p4 & tmp_17_fu_1297_p4) & or_ln2209_fu_1292_p2);
    tmp_24_fu_1434_p3 <= (tmp_22_fu_1387_p4 & or_ln2209_fu_1292_p2);
    tmp_25_fu_1476_p4 <= and_ln2210_1_fu_1442_p2(49 downto 38);
    tmp_26_fu_1486_p4 <= and_ln2210_fu_1407_p2(56 downto 50);
    tmp_27_fu_1496_p4 <= and_ln2210_fu_1407_p2(52 downto 50);
    tmp_29_fu_1516_p3 <= (add_ln260_2_reg_2222 & ap_const_lv19_0);
    tmp_30_fu_1531_p3 <= (add_ln260_2_reg_2222 & ap_const_lv38_0);
    tmp_31_fu_1568_p4 <= ((tmp_27_fu_1496_p4 & tmp_25_fu_1476_p4) & or_ln2210_fu_1470_p2);
    tmp_32_fu_1613_p4 <= and_ln2212_fu_1578_p2(56 downto 53);
    tmp_33_fu_1629_p4 <= and_ln2212_fu_1578_p2(54 downto 53);
    tmp_34_fu_650_p4 <= ap_sig_allocacmp_tmp_28(7 downto 2);
    tmp_35_fu_1668_p3 <= (tmp_33_fu_1629_p4 & or_ln2212_1_fu_1607_p2);
    tmp_36_fu_1714_p4 <= and_ln2213_fu_1683_p2(56 downto 55);
    tmp_37_fu_1734_p4 <= and_ln2213_1_fu_1696_p2(37 downto 36);
    tmp_38_fu_1794_p4 <= or_ln2215_fu_1728_p2(35 downto 34);
    tmp_39_fu_1814_p4 <= or_ln2213_1_fu_1708_p2(54 downto 53);
    tmp_s_fu_1059_p4 <= outHufCode_2_fu_364(56 downto 38);
    trunc_ln174_1_fu_1804_p4 <= or_ln2212_1_fu_1607_p2(52 downto 38);
    trunc_ln174_9_fu_1774_p4 <= or_ln2215_2_fu_1750_p2(18 downto 15);
    trunc_ln174_s_fu_1784_p4 <= or_ln2215_1_fu_1744_p2(33 downto 19);
    trunc_ln2167_1_fu_640_p1 <= ap_sig_allocacmp_n_1(9 - 1 downto 0);
    trunc_ln2167_fu_1025_p1 <= outHufCode_2_fu_364(57 - 1 downto 0);
    trunc_ln2172_fu_1097_p1 <= select_ln2178_fu_1083_p3(38 - 1 downto 0);
    trunc_ln2194_fu_737_p1 <= count_fu_360(4 - 1 downto 0);
    trunc_ln2197_fu_1008_p1 <= outCodes_q0(15 - 1 downto 0);
    trunc_ln2203_fu_947_p1 <= outCodes_q0(15 - 1 downto 0);
    trunc_ln2205_fu_951_p1 <= outCodes_q0(19 - 1 downto 0);
    trunc_ln2209_1_fu_1229_p1 <= select_ln2202_fu_1191_p3(46 - 1 downto 0);
    trunc_ln2209_2_fu_1239_p1 <= select_ln2209_reg_2215(15 - 1 downto 0);
    trunc_ln2209_3_fu_1248_p1 <= select_ln2202_fu_1191_p3(19 - 1 downto 0);
    trunc_ln2209_4_fu_1259_p1 <= select_ln2202_fu_1191_p3(34 - 1 downto 0);
    trunc_ln2209_5_fu_1263_p1 <= select_ln2202_fu_1191_p3(38 - 1 downto 0);
    trunc_ln2209_fu_1218_p1 <= select_ln2202_fu_1191_p3(15 - 1 downto 0);
    trunc_ln2210_fu_1448_p1 <= select_ln2210_fu_1366_p3(19 - 1 downto 0);
    trunc_ln2212_fu_1597_p1 <= select_ln2212_fu_1538_p3(34 - 1 downto 0);
    trunc_ln2215_fu_1724_p1 <= and_ln2213_1_fu_1696_p2(36 - 1 downto 0);
    trunc_ln7_fu_723_p4 <= outCodes_q1(19 downto 15);
    zext_ln1541_1_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(prevlen_1_fu_344),9));
    zext_ln1541_fu_893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(prevlen_1_fu_344),9));
    zext_ln2140_cast_fu_541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln2140),34));
    zext_ln2143_1_cast_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln2143_1),8));
    zext_ln2192_1_fu_709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln2192_1_fu_703_p2),64));
    zext_ln2192_2_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln7_fu_723_p4),8));
    zext_ln2192_cast_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln2192),16));
    zext_ln2194_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_2_fu_741_p2),32));
    zext_ln2210_fu_1354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_1346_p3),38));
    zext_ln2212_fu_1527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln2212_fu_1523_p1),47));
    zext_ln260_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_3_fu_971_p3),9));
    zext_ln587_1_fu_798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_1_fu_792_p2),64));
    zext_ln587_fu_903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_897_p2),64));
end behav;
