#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x252c660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x252c7f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x25367e0 .functor NOT 1, L_0x25607a0, C4<0>, C4<0>, C4<0>;
L_0x2560500 .functor XOR 1, L_0x25603a0, L_0x2560460, C4<0>, C4<0>;
L_0x2560690 .functor XOR 1, L_0x2560500, L_0x25605c0, C4<0>, C4<0>;
v0x255cdd0_0 .net *"_ivl_10", 0 0, L_0x25605c0;  1 drivers
v0x255ced0_0 .net *"_ivl_12", 0 0, L_0x2560690;  1 drivers
v0x255cfb0_0 .net *"_ivl_2", 0 0, L_0x255ed80;  1 drivers
v0x255d070_0 .net *"_ivl_4", 0 0, L_0x25603a0;  1 drivers
v0x255d150_0 .net *"_ivl_6", 0 0, L_0x2560460;  1 drivers
v0x255d280_0 .net *"_ivl_8", 0 0, L_0x2560500;  1 drivers
v0x255d360_0 .net "a", 0 0, v0x255a0f0_0;  1 drivers
v0x255d400_0 .net "b", 0 0, v0x255a190_0;  1 drivers
v0x255d4a0_0 .net "c", 0 0, v0x255a230_0;  1 drivers
v0x255d540_0 .var "clk", 0 0;
v0x255d5e0_0 .net "d", 0 0, v0x255a370_0;  1 drivers
v0x255d680_0 .net "q_dut", 0 0, L_0x2560130;  1 drivers
v0x255d720_0 .net "q_ref", 0 0, L_0x255ddc0;  1 drivers
v0x255d7c0_0 .var/2u "stats1", 159 0;
v0x255d860_0 .var/2u "strobe", 0 0;
v0x255d900_0 .net "tb_match", 0 0, L_0x25607a0;  1 drivers
v0x255d9c0_0 .net "tb_mismatch", 0 0, L_0x25367e0;  1 drivers
v0x255da80_0 .net "wavedrom_enable", 0 0, v0x255a460_0;  1 drivers
v0x255db20_0 .net "wavedrom_title", 511 0, v0x255a500_0;  1 drivers
L_0x255ed80 .concat [ 1 0 0 0], L_0x255ddc0;
L_0x25603a0 .concat [ 1 0 0 0], L_0x255ddc0;
L_0x2560460 .concat [ 1 0 0 0], L_0x2560130;
L_0x25605c0 .concat [ 1 0 0 0], L_0x255ddc0;
L_0x25607a0 .cmp/eeq 1, L_0x255ed80, L_0x2560690;
S_0x252c980 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x252c7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2518ea0 .functor NOT 1, v0x255a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x252d0e0 .functor XOR 1, L_0x2518ea0, v0x255a190_0, C4<0>, C4<0>;
L_0x2536850 .functor XOR 1, L_0x252d0e0, v0x255a230_0, C4<0>, C4<0>;
L_0x255ddc0 .functor XOR 1, L_0x2536850, v0x255a370_0, C4<0>, C4<0>;
v0x2536a50_0 .net *"_ivl_0", 0 0, L_0x2518ea0;  1 drivers
v0x2536af0_0 .net *"_ivl_2", 0 0, L_0x252d0e0;  1 drivers
v0x2518ff0_0 .net *"_ivl_4", 0 0, L_0x2536850;  1 drivers
v0x2519090_0 .net "a", 0 0, v0x255a0f0_0;  alias, 1 drivers
v0x25594b0_0 .net "b", 0 0, v0x255a190_0;  alias, 1 drivers
v0x25595c0_0 .net "c", 0 0, v0x255a230_0;  alias, 1 drivers
v0x2559680_0 .net "d", 0 0, v0x255a370_0;  alias, 1 drivers
v0x2559740_0 .net "q", 0 0, L_0x255ddc0;  alias, 1 drivers
S_0x25598a0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x252c7f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x255a0f0_0 .var "a", 0 0;
v0x255a190_0 .var "b", 0 0;
v0x255a230_0 .var "c", 0 0;
v0x255a2d0_0 .net "clk", 0 0, v0x255d540_0;  1 drivers
v0x255a370_0 .var "d", 0 0;
v0x255a460_0 .var "wavedrom_enable", 0 0;
v0x255a500_0 .var "wavedrom_title", 511 0;
E_0x25275c0/0 .event negedge, v0x255a2d0_0;
E_0x25275c0/1 .event posedge, v0x255a2d0_0;
E_0x25275c0 .event/or E_0x25275c0/0, E_0x25275c0/1;
E_0x2527810 .event posedge, v0x255a2d0_0;
E_0x25119f0 .event negedge, v0x255a2d0_0;
S_0x2559bf0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x25598a0;
 .timescale -12 -12;
v0x2559df0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2559ef0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x25598a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x255a660 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x252c7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x255def0 .functor NOT 1, v0x255a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x255df60 .functor NOT 1, v0x255a190_0, C4<0>, C4<0>, C4<0>;
L_0x255dff0 .functor AND 1, L_0x255def0, L_0x255df60, C4<1>, C4<1>;
L_0x255e0b0 .functor NOT 1, v0x255a230_0, C4<0>, C4<0>, C4<0>;
L_0x255e150 .functor AND 1, L_0x255dff0, L_0x255e0b0, C4<1>, C4<1>;
L_0x255e260 .functor NOT 1, v0x255a370_0, C4<0>, C4<0>, C4<0>;
L_0x255e310 .functor AND 1, L_0x255e150, L_0x255e260, C4<1>, C4<1>;
L_0x255e420 .functor NOT 1, v0x255a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x255e4e0 .functor NOT 1, v0x255a190_0, C4<0>, C4<0>, C4<0>;
L_0x255e550 .functor AND 1, L_0x255e420, L_0x255e4e0, C4<1>, C4<1>;
L_0x255e6c0 .functor NOT 1, v0x255a230_0, C4<0>, C4<0>, C4<0>;
L_0x255e730 .functor AND 1, L_0x255e550, L_0x255e6c0, C4<1>, C4<1>;
L_0x255e860 .functor AND 1, L_0x255e730, v0x255a370_0, C4<1>, C4<1>;
L_0x255e920 .functor OR 1, L_0x255e310, L_0x255e860, C4<0>, C4<0>;
L_0x255e7f0 .functor NOT 1, v0x255a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x255eab0 .functor NOT 1, v0x255a190_0, C4<0>, C4<0>, C4<0>;
L_0x255ebb0 .functor AND 1, L_0x255e7f0, L_0x255eab0, C4<1>, C4<1>;
L_0x255ecc0 .functor AND 1, L_0x255ebb0, v0x255a230_0, C4<1>, C4<1>;
L_0x255ee20 .functor AND 1, L_0x255ecc0, v0x255a370_0, C4<1>, C4<1>;
L_0x255eee0 .functor OR 1, L_0x255e920, L_0x255ee20, C4<0>, C4<0>;
L_0x255f0a0 .functor NOT 1, v0x255a0f0_0, C4<0>, C4<0>, C4<0>;
L_0x255f220 .functor AND 1, L_0x255f0a0, v0x255a190_0, C4<1>, C4<1>;
L_0x255f4b0 .functor NOT 1, v0x255a230_0, C4<0>, C4<0>, C4<0>;
L_0x255f630 .functor AND 1, L_0x255f220, L_0x255f4b0, C4<1>, C4<1>;
L_0x255f810 .functor AND 1, L_0x255f630, v0x255a370_0, C4<1>, C4<1>;
L_0x255f9e0 .functor OR 1, L_0x255eee0, L_0x255f810, C4<0>, C4<0>;
L_0x255fbd0 .functor NOT 1, v0x255a190_0, C4<0>, C4<0>, C4<0>;
L_0x255fc40 .functor AND 1, v0x255a0f0_0, L_0x255fbd0, C4<1>, C4<1>;
L_0x255fdf0 .functor NOT 1, v0x255a230_0, C4<0>, C4<0>, C4<0>;
L_0x255fe60 .functor AND 1, L_0x255fc40, L_0x255fdf0, C4<1>, C4<1>;
L_0x2560070 .functor AND 1, L_0x255fe60, v0x255a370_0, C4<1>, C4<1>;
L_0x2560130 .functor OR 1, L_0x255f9e0, L_0x2560070, C4<0>, C4<0>;
v0x255a950_0 .net *"_ivl_0", 0 0, L_0x255def0;  1 drivers
v0x255aa30_0 .net *"_ivl_10", 0 0, L_0x255e260;  1 drivers
v0x255ab10_0 .net *"_ivl_12", 0 0, L_0x255e310;  1 drivers
v0x255ac00_0 .net *"_ivl_14", 0 0, L_0x255e420;  1 drivers
v0x255ace0_0 .net *"_ivl_16", 0 0, L_0x255e4e0;  1 drivers
v0x255ae10_0 .net *"_ivl_18", 0 0, L_0x255e550;  1 drivers
v0x255aef0_0 .net *"_ivl_2", 0 0, L_0x255df60;  1 drivers
v0x255afd0_0 .net *"_ivl_20", 0 0, L_0x255e6c0;  1 drivers
v0x255b0b0_0 .net *"_ivl_22", 0 0, L_0x255e730;  1 drivers
v0x255b190_0 .net *"_ivl_24", 0 0, L_0x255e860;  1 drivers
v0x255b270_0 .net *"_ivl_26", 0 0, L_0x255e920;  1 drivers
v0x255b350_0 .net *"_ivl_28", 0 0, L_0x255e7f0;  1 drivers
v0x255b430_0 .net *"_ivl_30", 0 0, L_0x255eab0;  1 drivers
v0x255b510_0 .net *"_ivl_32", 0 0, L_0x255ebb0;  1 drivers
v0x255b5f0_0 .net *"_ivl_34", 0 0, L_0x255ecc0;  1 drivers
v0x255b6d0_0 .net *"_ivl_36", 0 0, L_0x255ee20;  1 drivers
v0x255b7b0_0 .net *"_ivl_38", 0 0, L_0x255eee0;  1 drivers
v0x255b890_0 .net *"_ivl_4", 0 0, L_0x255dff0;  1 drivers
v0x255b970_0 .net *"_ivl_40", 0 0, L_0x255f0a0;  1 drivers
v0x255ba50_0 .net *"_ivl_42", 0 0, L_0x255f220;  1 drivers
v0x255bb30_0 .net *"_ivl_44", 0 0, L_0x255f4b0;  1 drivers
v0x255bc10_0 .net *"_ivl_46", 0 0, L_0x255f630;  1 drivers
v0x255bcf0_0 .net *"_ivl_48", 0 0, L_0x255f810;  1 drivers
v0x255bdd0_0 .net *"_ivl_50", 0 0, L_0x255f9e0;  1 drivers
v0x255beb0_0 .net *"_ivl_52", 0 0, L_0x255fbd0;  1 drivers
v0x255bf90_0 .net *"_ivl_54", 0 0, L_0x255fc40;  1 drivers
v0x255c070_0 .net *"_ivl_56", 0 0, L_0x255fdf0;  1 drivers
v0x255c150_0 .net *"_ivl_58", 0 0, L_0x255fe60;  1 drivers
v0x255c230_0 .net *"_ivl_6", 0 0, L_0x255e0b0;  1 drivers
v0x255c310_0 .net *"_ivl_60", 0 0, L_0x2560070;  1 drivers
v0x255c3f0_0 .net *"_ivl_8", 0 0, L_0x255e150;  1 drivers
v0x255c4d0_0 .net "a", 0 0, v0x255a0f0_0;  alias, 1 drivers
v0x255c570_0 .net "b", 0 0, v0x255a190_0;  alias, 1 drivers
v0x255c870_0 .net "c", 0 0, v0x255a230_0;  alias, 1 drivers
v0x255c960_0 .net "d", 0 0, v0x255a370_0;  alias, 1 drivers
v0x255ca50_0 .net "q", 0 0, L_0x2560130;  alias, 1 drivers
S_0x255cbb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x252c7f0;
 .timescale -12 -12;
E_0x2527360 .event anyedge, v0x255d860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x255d860_0;
    %nor/r;
    %assign/vec4 v0x255d860_0, 0;
    %wait E_0x2527360;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x25598a0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255a230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255a190_0, 0;
    %assign/vec4 v0x255a0f0_0, 0;
    %wait E_0x25119f0;
    %wait E_0x2527810;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255a230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255a190_0, 0;
    %assign/vec4 v0x255a0f0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25275c0;
    %load/vec4 v0x255a0f0_0;
    %load/vec4 v0x255a190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x255a230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x255a370_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x255a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255a230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255a190_0, 0;
    %assign/vec4 v0x255a0f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2559ef0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25275c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x255a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255a230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x255a190_0, 0;
    %assign/vec4 v0x255a0f0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x252c7f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x255d540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x255d860_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x252c7f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x255d540_0;
    %inv;
    %store/vec4 v0x255d540_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x252c7f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x255a2d0_0, v0x255d9c0_0, v0x255d360_0, v0x255d400_0, v0x255d4a0_0, v0x255d5e0_0, v0x255d720_0, v0x255d680_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x252c7f0;
T_7 ;
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x252c7f0;
T_8 ;
    %wait E_0x25275c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x255d7c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255d7c0_0, 4, 32;
    %load/vec4 v0x255d900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255d7c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x255d7c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255d7c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x255d720_0;
    %load/vec4 v0x255d720_0;
    %load/vec4 v0x255d680_0;
    %xor;
    %load/vec4 v0x255d720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255d7c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x255d7c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x255d7c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit2/iter0/response11/top_module.sv";
