
---------- Begin Simulation Statistics ----------
final_tick                               533039268000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86963                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739248                       # Number of bytes of host memory used
host_op_rate                                    87252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7053.79                       # Real time elapsed on the host
host_tick_rate                               75567771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613415724                       # Number of instructions simulated
sim_ops                                     615454497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.533039                       # Number of seconds simulated
sim_ticks                                533039268000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.042137                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               74903600                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            86054413                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6625415                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        116002804                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10303193                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10431288                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          128095                       # Number of indirect misses.
system.cpu0.branchPred.lookups              149285007                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053487                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509383                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4667542                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138990697                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18495276                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532367                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36324547                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561815730                       # Number of instructions committed
system.cpu0.commit.committedOps             562326411                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    959653412                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.585968                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.375490                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    688380918     71.73%     71.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165525092     17.25%     88.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37076181      3.86%     92.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34890276      3.64%     96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9781571      1.02%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3352529      0.35%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       933991      0.10%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1217578      0.13%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18495276      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    959653412                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672143                       # Number of function calls committed.
system.cpu0.commit.int_insts                543441394                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759295                       # Number of loads committed
system.cpu0.commit.membars                    1019970                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019976      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311081956     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.24% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268670     31.17%     87.59% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69802080     12.41%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562326411                       # Class of committed instruction
system.cpu0.commit.refs                     245070774                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561815730                       # Number of Instructions Simulated
system.cpu0.committedOps                    562326411                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.872063                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.872063                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             94594680                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1964064                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74296599                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             610367337                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               435018111                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                430993967                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4674445                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3998720                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1760701                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  149285007                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106227695                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    531211664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2976875                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          123                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     619630946                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13264642                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141939                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         429197763                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          85206793                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.589140                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         967041904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.641534                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.898506                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               523564256     54.14%     54.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               330341741     34.16%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                68312219      7.06%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36054297      3.73%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3831048      0.40%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2757066      0.29%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  138326      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021648      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1021303      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           967041904                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      28                       # number of floating regfile writes
system.cpu0.idleCycles                       84712302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4717881                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               142579807                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.560605                       # Inst execution rate
system.cpu0.iew.exec_refs                   261136297                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  73240269                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               78704847                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            189012980                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            606150                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2268621                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75017584                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          598639236                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            187896028                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4761291                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            589619002                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                515687                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1838417                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4674445                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2830625                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66925                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        10131098                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26762                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7181                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2386362                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14253685                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4706105                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7181                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       862021                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3855860                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                238924035                       # num instructions consuming a value
system.cpu0.iew.wb_count                    583922800                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.880900                       # average fanout of values written-back
system.cpu0.iew.wb_producers                210468094                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.555189                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     583956448                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               718751830                       # number of integer regfile reads
system.cpu0.int_regfile_writes              373092642                       # number of integer regfile writes
system.cpu0.ipc                              0.534170                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.534170                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020990      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324348944     54.57%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138838      0.70%     55.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018050      0.17%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           190151339     31.99%     87.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73702075     12.40%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             594380294                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     60                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                118                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               186                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     669223                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001126                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 118033     17.64%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                498685     74.52%     92.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                52503      7.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             594028467                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2156511342                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    583922748                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        634958474                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 596831363                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                594380294                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1807873                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36312821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            39746                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        275506                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15994145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    967041904                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.614638                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.813575                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          533997698     55.22%     55.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          303175962     31.35%     86.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          106693414     11.03%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17802227      1.84%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3764299      0.39%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             447459      0.05%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1047252      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              75924      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              37669      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      967041904                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.565132                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7461508                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1667461                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           189012980                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75017584                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1028                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1051754206                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    14324387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               84720476                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357832837                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3030311                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               440325351                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3081148                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5778                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            739499150                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             605702953                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          387697981                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                427159274                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3885888                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4674445                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10055073                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29865136                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       739499110                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        107285                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3203                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6713177                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3197                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1539796328                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1204696033                       # The number of ROB writes
system.cpu0.timesIdled                       15816422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  995                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.675081                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2865633                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3596649                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           382616                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4775911                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            133770                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         136515                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2745                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5377939                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8644                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509184                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           284257                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418225                       # Number of branches committed
system.cpu1.commit.bw_lim_events               443182                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528221                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2233699                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19237859                       # Number of instructions committed
system.cpu1.commit.committedOps              19747240                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    106485633                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.185445                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.837089                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     98132851     92.16%     92.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4160576      3.91%     96.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1413774      1.33%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1328813      1.25%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       374651      0.35%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       104200      0.10%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       485485      0.46%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        42101      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       443182      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    106485633                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227300                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18546855                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319195                       # Number of loads committed
system.cpu1.commit.membars                    1018430                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018430      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11641722     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5828379     29.51%     93.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1258571      6.37%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19747240                       # Class of committed instruction
system.cpu1.commit.refs                       7086962                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19237859                       # Number of Instructions Simulated
system.cpu1.committedOps                     19747240                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.580365                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.580365                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             93783929                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               106128                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2746536                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22995430                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3177756                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8545528                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                284630                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               249709                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1154365                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5377939                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3124312                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    103143348                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                33805                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23453454                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           53                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                 765992                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050095                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3419796                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           2999403                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.218468                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         106946208                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.224073                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.655234                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                92271101     86.28%     86.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8743985      8.18%     94.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3452302      3.23%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1717358      1.61%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  659145      0.62%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   89742      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11191      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     379      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1005      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           106946208                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         408074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              301600                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4733392                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198850                       # Inst execution rate
system.cpu1.iew.exec_refs                     7711277                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1853323                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               82149741                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5925704                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510006                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           280889                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1918908                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           21974665                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5857954                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           279567                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21347433                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                393924                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               837463                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                284630                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1828482                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15101                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          108466                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3650                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          782                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       606509                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       151141                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           344                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        90126                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        211474                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 11804729                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21099496                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.868065                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10247269                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.196541                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21105228                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26632714                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14133590                       # number of integer regfile writes
system.cpu1.ipc                              0.179200                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.179200                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018643      4.71%      4.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12816362     59.26%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6431821     29.74%     93.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1360030      6.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21627000                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     562520                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.026010                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  99704     17.72%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                415412     73.85%     91.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                47402      8.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21170863                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         150783648                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21099484                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24202276                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20446076                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21627000                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528589                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2227424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            20946                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           368                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       894733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    106946208                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202223                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658507                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           93782288     87.69%     87.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8254809      7.72%     95.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2947944      2.76%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             940263      0.88%     99.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             722709      0.68%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             111826      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             117080      0.11%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              51244      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              18045      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      106946208                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.201454                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3199363                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          307159                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5925704                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1918908                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu1.numCycles                       107354282                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   958717228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               87541088                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13161583                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3414380                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3754390                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                718787                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5269                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28343207                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22642892                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15165568                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8792977                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2275011                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                284630                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6550697                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2003985                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28343195                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22426                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               778                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7071080                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           763                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   128022415                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44423220                       # The number of ROB writes
system.cpu1.timesIdled                           4599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.514927                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2212871                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2782963                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           251581                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3933340                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             94577                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          97219                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2642                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4323542                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2581                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509150                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           168185                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3646674                       # Number of branches committed
system.cpu2.commit.bw_lim_events               390547                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528165                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1542673                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16502347                       # Number of instructions committed
system.cpu2.commit.committedOps              17011708                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    106260547                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.160094                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.789447                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     99198296     93.35%     93.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3506995      3.30%     96.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1140060      1.07%     97.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1150036      1.08%     98.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       275551      0.26%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        82182      0.08%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       481165      0.45%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        35715      0.03%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       390547      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    106260547                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              173966                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15890202                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696769                       # Number of loads committed
system.cpu2.commit.membars                    1018406                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018406      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9794639     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5205919     30.60%     94.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992606      5.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17011708                       # Class of committed instruction
system.cpu2.commit.refs                       6198537                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16502347                       # Number of Instructions Simulated
system.cpu2.committedOps                     17011708                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.466764                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.466764                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             96886072                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                88635                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2120459                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19176645                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2233123                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6129403                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                168457                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               212152                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1148117                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4323542                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2424352                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    103715271                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                11447                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19413692                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                 503708                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.040514                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2598028                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2307448                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.181918                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         106565172                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.186966                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.607362                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                94477430     88.66%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7083012      6.65%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2965922      2.78%     98.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1337726      1.26%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  612432      0.57%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   86040      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                    2374      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      63      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     173      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           106565172                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         151617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              182090                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3898981                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.170109                       # Inst execution rate
system.cpu2.iew.exec_refs                     6607225                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1523277                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               85187925                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5099751                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            509975                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           163389                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1544049                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18549578                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5083948                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           160626                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18153498                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                339771                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               871576                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                168457                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1802198                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        13235                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           73445                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         2512                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          288                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       402982                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        42281                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           110                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        47899                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        134191                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10366313                       # num instructions consuming a value
system.cpu2.iew.wb_count                     17995423                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.877607                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9097552                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.168628                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      17999132                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22433742                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12165603                       # number of integer regfile writes
system.cpu2.ipc                              0.154637                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.154637                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018598      5.56%      5.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10651820     58.16%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.72% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5624759     30.71%     94.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1018807      5.56%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18314124                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     545037                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029760                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  93683     17.19%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     17.19% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408490     74.95%     92.14% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                42862      7.86%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17840549                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         143761532                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     17995411                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20087523                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17021027                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18314124                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528551                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1537869                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            23101                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           386                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       546550                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    106565172                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.171858                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.616667                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           95415347     89.54%     89.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7196659      6.75%     96.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2220201      2.08%     98.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             760138      0.71%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             705140      0.66%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             100049      0.09%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             109869      0.10%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              45522      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              12247      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      106565172                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.171614                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3134991                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          325328                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5099751                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1544049                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    190                       # number of misc regfile reads
system.cpu2.numCycles                       106716789                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   959354718                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               90537714                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11440040                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3431013                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2672434                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                753356                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3370                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23451314                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              18954273                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12830259                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6493153                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2348341                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                168457                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6665055                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1390219                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23451302                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28359                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               796                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6852578                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           781                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   124423341                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37413588                       # The number of ROB writes
system.cpu2.timesIdled                           1843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.639722                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2126576                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2887811                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           393969                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3742367                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             99841                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         179625                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           79784                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4181020                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1279                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509169                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           229666                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470327                       # Number of branches committed
system.cpu3.commit.bw_lim_events               351767                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2098483                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859788                       # Number of instructions committed
system.cpu3.commit.committedOps              16369138                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     98857497                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.165583                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.794452                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     91908918     92.97%     92.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3508568      3.55%     96.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1197544      1.21%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1042474      1.05%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       262965      0.27%     99.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        73696      0.07%     99.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       477371      0.48%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        34194      0.03%     99.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       351767      0.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     98857497                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151205                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254165                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568555                       # Number of loads committed
system.cpu3.commit.membars                    1018386                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018386      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353214     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077724     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919676      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369138                       # Class of committed instruction
system.cpu3.commit.refs                       5997412                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859788                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369138                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.264437                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.264437                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             89311945                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               165037                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2057057                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19356283                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 2449480                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6083811                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                229958                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               286060                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1158942                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4181020                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2460126                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     96156880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                24147                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      19701032                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 788522                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.042083                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2682994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2226417                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.198294                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          99234136                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.203672                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.632605                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                87053280     87.73%     87.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7052586      7.11%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3028531      3.05%     97.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1369108      1.38%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  660336      0.67%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   69286      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     755      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      52      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     202      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            99234136                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         118505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              241488                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3734969                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.178673                       # Inst execution rate
system.cpu3.iew.exec_refs                     6373991                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1440358                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               77729088                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5031453                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510029                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           142563                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1451979                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18463998                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4933633                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           281599                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17751682                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                393545                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               908463                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                229958                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1916088                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        12464                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           63247                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1641                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          112                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       462898                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        23122                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           112                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        42681                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        198807                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10276351                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17608211                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.879630                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9039389                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.177229                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17611521                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21780701                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12016280                       # number of integer regfile writes
system.cpu3.ipc                              0.159631                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.159631                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018608      5.65%      5.65% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10610677     58.84%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.49% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5469852     30.33%     94.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             934002      5.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18033281                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     541911                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.030051                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  92432     17.06%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406668     75.04%     92.10% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                42809      7.90%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17556570                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         135873088                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17608199                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20558923                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  16935461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18033281                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528537                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2094859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            30505                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           349                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       814298                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     99234136                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.181725                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.632996                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           88263040     88.94%     88.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7089757      7.14%     96.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2157623      2.17%     98.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             755165      0.76%     99.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             711989      0.72%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              93444      0.09%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             107227      0.11%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              42883      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              13008      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       99234136                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.181508                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3096702                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          307982                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5031453                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1451979                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu3.numCycles                        99352641                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   966718969                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               82972703                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036379                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3381708                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3047959                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                719338                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1806                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             23277196                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              18930668                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13084514                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6301112                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2367709                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                229958                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6657966                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2048135                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        23277184                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24438                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               837                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7038752                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           824                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   116972038                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37312260                       # The number of ROB writes
system.cpu3.timesIdled                           1530                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3511879                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                50535                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3630219                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 79165                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4741564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9434420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       196935                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        76517                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34473687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2679843                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     69063549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2756360                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3513315                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1645924                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3046816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              991                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            563                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1226519                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1226478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3513315                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           283                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14174204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14174204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    408685888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               408685888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1449                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4741671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4741671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4741671                       # Request fanout histogram
system.membus.respLayer1.occupancy        24411881393                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         17039755883                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                219                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4357999259.090909                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   24309675334.215668                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          107     97.27%     97.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.91%     98.18% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.91%     99.09% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 220901870500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    53659349500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 479379918500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2421987                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2421987                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2421987                       # number of overall hits
system.cpu2.icache.overall_hits::total        2421987                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         2365                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2365                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         2365                       # number of overall misses
system.cpu2.icache.overall_misses::total         2365                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    152859000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    152859000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    152859000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    152859000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2424352                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2424352                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2424352                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2424352                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000976                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000976                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000976                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000976                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64633.826638                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64633.826638                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64633.826638                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64633.826638                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         2080                       # number of writebacks
system.cpu2.icache.writebacks::total             2080                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          253                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          253                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          253                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          253                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         2112                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2112                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         2112                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2112                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    135829000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    135829000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    135829000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    135829000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000871                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000871                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000871                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000871                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64312.973485                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64312.973485                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64312.973485                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64312.973485                       # average overall mshr miss latency
system.cpu2.icache.replacements                  2080                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2421987                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2421987                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         2365                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2365                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    152859000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    152859000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2424352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2424352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000976                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000976                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64633.826638                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64633.826638                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          253                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          253                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         2112                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2112                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    135829000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    135829000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000871                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000871                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64312.973485                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64312.973485                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.981813                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2396336                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2080                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1152.084615                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        301024000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.981813                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999432                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999432                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4850816                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4850816                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4761919                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4761919                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4761919                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4761919                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1182114                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1182114                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1182114                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1182114                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 105907479841                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 105907479841                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 105907479841                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 105907479841                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5944033                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5944033                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5944033                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5944033                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.198874                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.198874                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.198874                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.198874                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89591.595938                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89591.595938                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89591.595938                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89591.595938                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1015496                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        23219                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            14382                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            246                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    70.608817                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    94.386179                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       533429                       # number of writebacks
system.cpu2.dcache.writebacks::total           533429                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       854513                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       854513                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       854513                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       854513                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       327601                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       327601                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       327601                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       327601                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  30584876285                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30584876285                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  30584876285                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30584876285                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055114                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055114                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055114                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055114                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93360.143238                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93360.143238                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93360.143238                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93360.143238                       # average overall mshr miss latency
system.cpu2.dcache.replacements                533429                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4279091                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4279091                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       672743                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       672743                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  52228694500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  52228694500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4951834                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4951834                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.135857                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.135857                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 77635.433591                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77635.433591                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       516289                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       516289                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       156454                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       156454                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  11501636000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11501636000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031595                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031595                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 73514.489882                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73514.489882                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       482828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        482828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       509371                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       509371                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  53678785341                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  53678785341                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992199                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992199                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.513376                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.513376                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 105382.492017                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 105382.492017                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       338224                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       338224                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       171147                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       171147                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19083240285                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19083240285                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.172493                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.172493                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 111502.043769                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 111502.043769                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          196                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4997500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4997500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.370510                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.370510                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25497.448980                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25497.448980                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          131                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          131                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           65                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       440500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       440500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.122873                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.122873                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6776.923077                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6776.923077                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1024500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1024500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.452575                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.452575                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6134.730539                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6134.730539                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       880500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       880500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.441734                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.441734                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5401.840491                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5401.840491                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       295000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       295000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       276000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       276000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284893                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284893                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224257                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224257                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  21070740500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  21070740500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509150                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509150                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440454                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440454                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93958.005770                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93958.005770                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224257                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224257                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20846483500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20846483500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440454                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440454                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92958.005770                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92958.005770                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.772513                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5594006                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           551669                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.140149                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        301035500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.772513                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.899141                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.899141                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13459860                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13459860                       # Number of data accesses
system.cpu3.numPwrStateTransitions                241                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3992201739.669422                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23199666463.522587                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          118     97.52%     97.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.83%     98.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.83%     99.17% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.83%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 220901845000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    49982857500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 483056410500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2457953                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2457953                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2457953                       # number of overall hits
system.cpu3.icache.overall_hits::total        2457953                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2173                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2173                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2173                       # number of overall misses
system.cpu3.icache.overall_misses::total         2173                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    123109500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    123109500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    123109500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    123109500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2460126                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2460126                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2460126                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2460126                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000883                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000883                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000883                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000883                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56654.164749                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56654.164749                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56654.164749                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56654.164749                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         1865                       # number of writebacks
system.cpu3.icache.writebacks::total             1865                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          276                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          276                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          276                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          276                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         1897                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1897                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         1897                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1897                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    106059500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    106059500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    106059500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    106059500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000771                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000771                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000771                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000771                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 55909.066948                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 55909.066948                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 55909.066948                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 55909.066948                       # average overall mshr miss latency
system.cpu3.icache.replacements                  1865                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2457953                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2457953                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2173                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2173                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    123109500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    123109500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2460126                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2460126                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000883                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000883                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56654.164749                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56654.164749                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          276                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         1897                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1897                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    106059500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    106059500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 55909.066948                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 55909.066948                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.981499                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2457476                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1865                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1317.681501                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        306612000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.981499                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999422                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4922149                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4922149                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4595595                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4595595                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4595595                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4595595                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1143298                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1143298                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1143298                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1143298                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 103363025618                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 103363025618                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 103363025618                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 103363025618                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5738893                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5738893                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5738893                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5738893                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.199219                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.199219                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.199219                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.199219                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90407.772617                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90407.772617                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90407.772617                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90407.772617                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1000054                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        13452                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            13622                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            155                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    73.414623                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.787097                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       497729                       # number of writebacks
system.cpu3.dcache.writebacks::total           497729                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       835821                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       835821                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       835821                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       835821                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       307477                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       307477                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       307477                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       307477                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  27895610330                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  27895610330                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  27895610330                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  27895610330                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053578                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053578                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053578                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053578                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90724.217844                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90724.217844                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90724.217844                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90724.217844                       # average overall mshr miss latency
system.cpu3.dcache.replacements                497729                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4159125                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4159125                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       660491                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       660491                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  52260323000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  52260323000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4819616                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4819616                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.137042                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.137042                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 79123.444528                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 79123.444528                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       509141                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       509141                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       151350                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       151350                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  11250032500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11250032500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031403                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031403                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 74331.235547                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 74331.235547                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       436470                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        436470                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       482807                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       482807                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  51102702618                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  51102702618                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.525203                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.525203                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 105844.991100                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 105844.991100                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       326680                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       326680                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       156127                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       156127                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16645577830                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16645577830                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169837                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169837                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 106615.625933                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 106615.625933                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          188                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          188                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4636000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4636000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.354049                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.354049                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24659.574468                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24659.574468                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          125                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           63                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       351500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       351500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.118644                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.118644                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5579.365079                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5579.365079                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       717000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       717000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          375                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.429333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.429333                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  4453.416149                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4453.416149                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          158                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       585000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       585000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.421333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.421333                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  3702.531646                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3702.531646                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       407000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       407000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       381000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       381000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305370                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305370                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203799                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203799                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19180518500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19180518500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400258                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400258                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94114.880348                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94114.880348                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203799                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203799                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18976719500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18976719500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400258                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400258                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93114.880348                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93114.880348                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.641965                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5409066                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           511052                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.584179                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        306623500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.641965                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.895061                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.895061                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13009014                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13009014                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       511585750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   846813477.001117                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        69500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2556175500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             14                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   525877067500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   7162200500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     88477402                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        88477402                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     88477402                       # number of overall hits
system.cpu0.icache.overall_hits::total       88477402                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17750293                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17750293                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17750293                       # number of overall misses
system.cpu0.icache.overall_misses::total     17750293                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 230813491995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 230813491995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 230813491995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 230813491995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106227695                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106227695                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106227695                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106227695                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167097                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167097                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167097                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167097                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13003.362367                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13003.362367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13003.362367                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13003.362367                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2317                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.646154                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16738973                       # number of writebacks
system.cpu0.icache.writebacks::total         16738973                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1011286                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1011286                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1011286                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1011286                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16739007                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16739007                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16739007                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16739007                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 204767611998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 204767611998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 204767611998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 204767611998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157577                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157577                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157577                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157577                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12232.960533                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12232.960533                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12232.960533                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12232.960533                       # average overall mshr miss latency
system.cpu0.icache.replacements              16738973                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     88477402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       88477402                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17750293                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17750293                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 230813491995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 230813491995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106227695                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106227695                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167097                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167097                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13003.362367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13003.362367                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1011286                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1011286                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16739007                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16739007                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 204767611998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 204767611998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157577                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157577                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12232.960533                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12232.960533                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999933                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105167070                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16738974                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.282767                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999933                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229194396                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229194396                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    217024490                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       217024490                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    217024490                       # number of overall hits
system.cpu0.dcache.overall_hits::total      217024490                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     27835954                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      27835954                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     27835954                       # number of overall misses
system.cpu0.dcache.overall_misses::total     27835954                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 556424950698                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 556424950698                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 556424950698                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 556424950698                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    244860444                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    244860444                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    244860444                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    244860444                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.113681                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.113681                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.113681                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.113681                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19989.433475                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19989.433475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19989.433475                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19989.433475                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3628956                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        69656                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            74183                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            751                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.918971                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.750999                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     16168176                       # number of writebacks
system.cpu0.dcache.writebacks::total         16168176                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11839656                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11839656                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11839656                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11839656                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15996298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15996298                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15996298                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15996298                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 260439842566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 260439842566                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 260439842566                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 260439842566                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.065328                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.065328                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.065328                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.065328                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16281.257236                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16281.257236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16281.257236                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16281.257236                       # average overall mshr miss latency
system.cpu0.dcache.replacements              16168176                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    156499900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      156499900                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18560461                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18560461                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 346741468500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 346741468500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    175060361                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    175060361                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.106023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.106023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18681.727167                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18681.727167                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5332196                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5332196                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13228265                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13228265                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 200811089500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 200811089500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075564                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15180.455600                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15180.455600                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     60524590                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60524590                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9275493                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9275493                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 209683482198                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 209683482198                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69800083                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69800083                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.132887                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.132887                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 22606.181925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22606.181925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6507460                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6507460                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2768033                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2768033                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  59628753066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  59628753066                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039657                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039657                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21541.922754                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21541.922754                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1215                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1215                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          898                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          898                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10519500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10519500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.424988                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.424988                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11714.365256                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11714.365256                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          855                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          855                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           43                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1503000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.020350                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.020350                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34953.488372                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34953.488372                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          272                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2143500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2143500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.135256                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.135256                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7880.514706                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7880.514706                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          265                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          265                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1878500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1878500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.131775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.131775                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7088.679245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7088.679245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318089                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318089                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191294                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191294                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15276331500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15276331500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509383                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509383                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 79857.870608                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 79857.870608                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191294                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191294                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15085037500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15085037500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 78857.870608                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 78857.870608                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.855820                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          233533033                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         16187313                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.426918                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.855820                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        506935247                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       506935247                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16715111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15506079                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              151449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 895                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              128692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 931                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              133945                       # number of demand (read+write) hits
system.l2.demand_hits::total                 32638715                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16715111                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15506079                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1613                       # number of overall hits
system.l2.overall_hits::.cpu1.data             151449                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                895                       # number of overall hits
system.l2.overall_hits::.cpu2.data             128692                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                931                       # number of overall hits
system.l2.overall_hits::.cpu3.data             133945                       # number of overall hits
system.l2.overall_hits::total                32638715                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             23895                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            659371                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2825                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            396044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1217                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            405619                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            364755                       # number of demand (read+write) misses
system.l2.demand_misses::total                1854692                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            23895                       # number of overall misses
system.l2.overall_misses::.cpu0.data           659371                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2825                       # number of overall misses
system.l2.overall_misses::.cpu1.data           396044                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1217                       # number of overall misses
system.l2.overall_misses::.cpu2.data           405619                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              966                       # number of overall misses
system.l2.overall_misses::.cpu3.data           364755                       # number of overall misses
system.l2.overall_misses::total               1854692                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2171186996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  66835809186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    277823000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  47918374713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    121822499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  48897763180                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     91998999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  44371018719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     210685797292                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2171186996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  66835809186                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    277823000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  47918374713                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    121822499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  48897763180                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     91998999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  44371018719                       # number of overall miss cycles
system.l2.overall_miss_latency::total    210685797292                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16739006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        16165450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4438                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          547493                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            2112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          534311                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            1897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          498700                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             34493407                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16739006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       16165450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4438                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         547493                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           2112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         534311                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           1897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         498700                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            34493407                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001428                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.040789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.636548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.723377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.576231                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.759144                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.509225                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.731412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.053769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001428                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.040789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.636548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.723377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.576231                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.759144                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.509225                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.731412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.053769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90863.653317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101362.979546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98344.424779                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120992.553133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100100.656532                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120550.968224                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95237.059006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121646.087700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113596.110455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90863.653317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101362.979546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98344.424779                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120992.553133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100100.656532                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120550.968224                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95237.059006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121646.087700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113596.110455                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             314705                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5767                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      54.569967                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2449938                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1645924                       # number of writebacks
system.l2.writebacks::total                   1645924                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          99160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            291                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          30614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          28273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            252                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          26457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              185358                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         99160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           291                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         30614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         28273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           252                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         26457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             185358                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        23822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       560211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       365430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       377346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       338298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1669334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        23822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       560211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       365430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       377346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       338298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3199694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4869028                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1928722997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  53565746840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    231142000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  41023566842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     94961999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  42025370827                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     65627500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  37981986333                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 176917125338                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1928722997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  53565746840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    231142000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  41023566842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     94961999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  42025370827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     65627500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  37981986333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 300965361685                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 477882487023                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.034655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.570978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.667461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.463542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.706229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.376384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.678360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048396                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.034655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.570978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.667461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.463542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.706229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.376384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.678360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141158                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80963.940769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95617.092203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91216.258879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112261.081033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 96998.977528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111370.919069                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91915.266106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 112273.753711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105980.663749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80963.940769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95617.092203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91216.258879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112261.081033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 96998.977528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111370.919069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91915.266106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 112273.753711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94060.670078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98147.409919                       # average overall mshr miss latency
system.l2.replacements                        7314395                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4245843                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4245843                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4245843                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4245843                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30147063                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30147063                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30147063                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30147063                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3199694                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3199694                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 300965361685                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 300965361685                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94060.670078                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94060.670078                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  100                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            93                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                107                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1629000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1688000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.978947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.166667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.073171                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.142857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.516908                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17516.129032                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4916.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15775.700935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           107                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1864500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       123000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2149500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.978947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.166667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.073171                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.142857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.516908                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20048.387097                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20088.785047                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                100                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.343750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.210526                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.114286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.242424                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       449000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        79500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       647500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.343750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.210526                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.114286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.142857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.242424                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20234.375000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2529626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            69315                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            57618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            65562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2722121                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         408086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         305574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         320717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         282358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1316735                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  42720423861                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  36947137389                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38508656879                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  34185266867                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  152361484996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2937712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       374889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       378335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4038856                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.138913                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.815105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.847706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.811560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.326017                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104684.855303                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120910.605578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120070.519739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 121070.650971                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115711.578257                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50945                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        14183                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        13631                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        13353                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            92112                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       357141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       291391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       307086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       269005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1224623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  34885208422                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  32470868438                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  33868809432                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  29934690414                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 131159576706                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.121571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.777273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.811677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.773181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.303210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97679.091513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111434.012849                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110290.958989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 111279.308615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107102.003397                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16715111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           895                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16718550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        23895                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          966                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            28903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2171186996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    277823000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    121822499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     91998999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2662831494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16739006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         2112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         1897                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16747453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001428                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.636548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.576231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.509225                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90863.653317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98344.424779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100100.656532                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95237.059006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92129.934401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          291                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          252                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           854                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        23822                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2534                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          979                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        28049                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1928722997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    231142000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     94961999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     65627500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2320454496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.570978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.463542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.376384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80963.940769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91216.258879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 96998.977528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91915.266106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82728.599807                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12976453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        82134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        71074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        68383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13198044                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       251285                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        90470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        84902                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        82397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          509054                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  24115385325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  10971237324                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  10389106301                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  10185751852                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  55661480802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13227738                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       172604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       150780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13707098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.018997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.524148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.544327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.546472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037138                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95968.264421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121269.341483                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 122365.860651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123617.994005                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109342.978941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        48215                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16431                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        14642                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        13104                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        92392                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       203070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        74039                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        70260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        69293                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       416662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  18680538418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   8552698404                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   8156561395                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   8047295919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43437094136                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.015352                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.428953                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.450454                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.459564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91990.635830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115516.125339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116091.110091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116134.326974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104250.193529                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          451                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               474                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          368                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           42                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             493                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8478481                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2359985                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1856483                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1988982                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14683931                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          819                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           45                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           967                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.449328                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.821429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.893617                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.822222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.509824                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23039.350543                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 51304.021739                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 44201.976190                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 53756.270270                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29784.849899                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          146                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           20                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           24                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          215                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          222                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          278                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4449494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       530244                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       343000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       273999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5596737                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.271062                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.464286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.361702                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.288889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.287487                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20042.765766                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20394                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20176.470588                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21076.846154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20132.147482                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999885                       # Cycle average of tags in use
system.l2.tags.total_refs                    71772011                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7315079                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.811516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.649221                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.502844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.006144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.391279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.001691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.409751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.391823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.637662                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.039107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.171971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.006402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.275588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 558416095                       # Number of tag accesses
system.l2.tags.data_accesses                558416095                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1524736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      35969536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        162176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      23418048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         62656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      24180608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         45696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      21678592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    196304704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          303346752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1524736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       162176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        62656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        45696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1795264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    105339136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       105339136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          23824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         562024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         365907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         377822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         338728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3067261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4739793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1645924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1645924                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2860457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         67480087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           304248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         43933063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           117545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         45363652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            85727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         40669784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    368274376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             569088940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2860457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       304248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       117545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        85727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3367977                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197619842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197619842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197619842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2860457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        67480087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          304248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        43933063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          117545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        45363652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           85727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        40669784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    368274376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            766708782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1594361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     23824.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    500968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2534.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    361069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    371577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    331952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3052232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001865907250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98185                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98185                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7794832                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1505672                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4739793                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1645924                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4739793                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1645924                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  93944                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51563                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            215711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            204423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            222357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            289440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            303970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            353294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            327369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            288038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            506600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            362757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           319978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           273757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           291932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           240546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             72569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             68179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            116758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            133358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            118816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            102766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            177106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            136327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74132                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 224372194492                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23229245000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            311481863242                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48295.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67045.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3509984                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  995354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4739793                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1645924                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  433309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  483555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  579113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  519717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  515423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  475399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  394238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  328593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  254246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  176441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 144899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 132077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  76801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  44373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  33771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  21119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  16274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  11416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  95681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 110459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 105939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1734850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.205364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.691485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   215.690172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       471781     27.19%     27.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       848574     48.91%     76.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       138112      7.96%     84.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       115040      6.63%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        44719      2.58%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21610      1.25%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17705      1.02%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12061      0.70%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65248      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1734850                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.317034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.700484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98180     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98185                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221081                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.785310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88653     90.29%     90.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              580      0.59%     90.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5753      5.86%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2122      2.16%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              670      0.68%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              260      0.26%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               96      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98185                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              297334336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6012416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102037824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               303346752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            105339136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       557.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    569.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  533038956000                       # Total gap between requests
system.mem_ctrls.avgGap                      83473.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1524736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32061952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       162176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     23108416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        62656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     23780928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        45696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     21244928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    195342848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102037824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2860457.177425059956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 60149324.683524064720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 304247.753844656690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 43352183.201632343233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 117544.810976290028                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 44613838.843857936561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 85727.267657886696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 39856215.621247626841                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 366469901.425723850727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191426467.289835751057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        23824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       562024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       365907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       377822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       338728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3067261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1645924                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    937765979                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  30775210535                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    123681216                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25733099738                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     53549551                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26251287133                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     35388784                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23853364063                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 203718516243                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12820623841705                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39362.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54757.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48808.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70326.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     54698.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69480.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49564.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     70420.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66417.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7789317.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6704959800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3563766855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17430503580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4424779980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42077639760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      87843342390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130713738240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       292758730605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.225448                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 338889742335                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17799340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 176350185665                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5681883480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3019988895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15740858280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3897680040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42077639760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     117246791820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     105952938720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       293617780995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.837056                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 274181543043                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17799340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 241058384957                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3685133553.846154                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22395122500.390659                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          127     97.69%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220901907500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    53971906000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 479067362000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3119031                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3119031                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3119031                       # number of overall hits
system.cpu1.icache.overall_hits::total        3119031                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5281                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5281                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5281                       # number of overall misses
system.cpu1.icache.overall_misses::total         5281                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    362801999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    362801999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    362801999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    362801999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3124312                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3124312                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3124312                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3124312                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001690                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001690                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001690                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001690                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68699.488544                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68699.488544                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68699.488544                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68699.488544                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4407                       # number of writebacks
system.cpu1.icache.writebacks::total             4407                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          842                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          842                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          842                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          842                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4439                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4439                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4439                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4439                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    303542499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    303542499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    303542499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    303542499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001421                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001421                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001421                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001421                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68380.828790                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68380.828790                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68380.828790                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68380.828790                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4407                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3119031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3119031                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5281                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5281                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    362801999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    362801999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3124312                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3124312                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001690                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001690                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68699.488544                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68699.488544                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          842                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          842                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4439                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4439                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    303542499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    303542499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001421                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68380.828790                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68380.828790                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.982180                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3018144                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4407                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           684.852280                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        294931500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.982180                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999443                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999443                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6253063                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6253063                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5654045                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5654045                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5654045                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5654045                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1283071                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1283071                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1283071                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1283071                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 109545800410                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 109545800410                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 109545800410                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 109545800410                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6937116                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6937116                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6937116                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6937116                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184957                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184957                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184957                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184957                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85377.816512                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85377.816512                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85377.816512                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85377.816512                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1092295                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        34860                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16310                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            372                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.970877                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.709677                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       547354                       # number of writebacks
system.cpu1.dcache.writebacks::total           547354                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       932144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       932144                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       932144                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       932144                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       350927                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       350927                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       350927                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       350927                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31825573101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31825573101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31825573101                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31825573101                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050587                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050587                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050587                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050587                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90690.009891                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90690.009891                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90690.009891                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90690.009891                       # average overall mshr miss latency
system.cpu1.dcache.replacements                547354                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4938339                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4938339                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       740596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       740596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  55619104000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  55619104000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5678935                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5678935                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.130411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.130411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75100.465031                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75100.465031                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       567497                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       567497                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       173099                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       173099                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  12241404000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12241404000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70719.091387                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70719.091387                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       715706                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        715706                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       542475                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       542475                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  53926696410                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  53926696410                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258181                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258181                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.431158                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.431158                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99408.629725                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99408.629725                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       364647                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       364647                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19584169101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19584169101                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141337                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141337                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110129.839513                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110129.839513                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5107500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5107500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.405039                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.405039                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24437.799043                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24437.799043                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           70                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           70                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       383500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       383500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.135659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.135659                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5478.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5478.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       757500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       757500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          353                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.419263                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.419263                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5118.243243                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5118.243243                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       635500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       635500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.419263                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.419263                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4293.918919                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4293.918919                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       429500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       429500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       403500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       403500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292263                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292263                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216921                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216921                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19143008000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19143008000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509184                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509184                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426017                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426017                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88248.754155                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88248.754155                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216921                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216921                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18926087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18926087000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426017                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426017                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87248.754155                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87248.754155                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.177966                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6513192                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           567671                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.473533                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        294943000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.177966                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.911811                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.911811                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15462038                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15462038                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 533039268000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30456857                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5891767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30248144                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5668471                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5159713                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              30                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1084                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           663                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1747                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           71                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           71                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4107380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4107380                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16747455                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13709403                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          967                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          967                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50216985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     48522508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1663034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1619957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1508021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             103555752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2142590592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2069352320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       566080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     70070528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       268288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68335104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       240768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63771392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4415195072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12546448                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109878784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47042130                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070239                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.303732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44110793     93.77%     93.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2761625      5.87%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  22543      0.05%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  93081      0.20%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  52208      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1880      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47042130                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69027023720                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         828755821                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3290198                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         767696119                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2980146                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24282212981                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25131540838                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         852834129                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6809613                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            45011                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               821728210000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183006                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740272                       # Number of bytes of host memory used
host_op_rate                                   183452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4578.95                       # Real time elapsed on the host
host_tick_rate                               63046979                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   837976516                       # Number of instructions simulated
sim_ops                                     840018633                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.288689                       # Number of seconds simulated
sim_ticks                                288688942000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.865081                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               52740584                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            52811837                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2704431                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         58937286                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              9447                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          16076                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            6629                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59736644                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1874                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           770                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2702177                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  32183381                       # Number of branches committed
system.cpu0.commit.bw_lim_events              8142620                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           3405                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       78805201                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           140740531                       # Number of instructions committed
system.cpu0.commit.committedOps             140741169                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    556021108                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.253122                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.214703                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    520650229     93.64%     93.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8515498      1.53%     95.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     10765374      1.94%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1654900      0.30%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       593501      0.11%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       749925      0.13%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       177793      0.03%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4771268      0.86%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      8142620      1.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    556021108                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               11213                       # Number of function calls committed.
system.cpu0.commit.int_insts                140130788                       # Number of committed integer instructions.
system.cpu0.commit.loads                     43314067                       # Number of loads committed
system.cpu0.commit.membars                       1010                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1061      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        96671200     68.69%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            963      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.69% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       43314781     30.78%     99.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        752615      0.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        140741169                       # Class of committed instruction
system.cpu0.commit.refs                      44067490                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  140740531                       # Number of Instructions Simulated
system.cpu0.committedOps                    140741169                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.046269                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.046269                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            429120563                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2311                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            45998185                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             233549537                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32436181                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 95132308                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2703171                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6607                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8945596                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59736644                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 53798528                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    510522806                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               794741                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     265243124                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                5410850                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.104898                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          55109588                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          52750031                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.465769                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         568337819                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.466702                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.750261                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               373572843     65.73%     65.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               134460974     23.66%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55268032      9.72%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2181863      0.38%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1710822      0.30%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    6741      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1133524      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     635      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2385      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           568337819                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1136263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2833999                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                41329837                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.466289                       # Inst execution rate
system.cpu0.iew.exec_refs                   136637062                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    805281                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               53906830                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             67368630                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2622                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1857395                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1168977                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          217791604                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            135831781                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2279361                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            265539686                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                442602                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            259529641                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2703171                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            260040492                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8360985                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           88179                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          789                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          485                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24054563                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       415554                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           485                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       662729                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2171270                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                153010610                       # num instructions consuming a value
system.cpu0.iew.wb_count                    182383485                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753705                       # average fanout of values written-back
system.cpu0.iew.wb_producers                115324822                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.320267                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     183001176                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               327053286                       # number of integer regfile reads
system.cpu0.int_regfile_writes              140873532                       # number of integer regfile writes
system.cpu0.ipc                              0.247141                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.247141                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1610      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            129748693     48.45%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1265      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  248      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                106      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     48.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           137170372     51.22%     99.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             896536      0.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             267819046                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    322                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                644                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15887942                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.059323                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 896661      5.64%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14989608     94.35%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1671      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             283705056                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1122846912                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    182383165                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        294842168                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 217787882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                267819046                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3722                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       77050438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2983702                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           317                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47326485                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    568337819                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.471232                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.158081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          447440278     78.73%     78.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           60238330     10.60%     89.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           22191244      3.90%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           10208302      1.80%     95.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15507729      2.73%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8344926      1.47%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2666442      0.47%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1105420      0.19%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             635148      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      568337819                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.470292                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2845002                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          223840                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            67368630                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1168977                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    874                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       569474082                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7903802                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              318689394                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            107810975                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10455995                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                38038962                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             107338291                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               196448                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            303009098                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             225681887                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          173753384                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 96545257                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                709025                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2703171                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            112267973                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                65942417                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       303008784                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93062                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1737                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51328651                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1718                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   767418111                       # The number of ROB reads
system.cpu0.rob.rob_writes                  451423690                       # The number of ROB writes
system.cpu0.timesIdled                          16316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  549                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.570950                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14047135                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14107664                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1915001                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21098266                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2747                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16821                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14074                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22020211                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          301                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           606                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1914218                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8375491                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1828869                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       38922824                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            36087886                       # Number of instructions committed
system.cpu1.commit.committedOps              36088811                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    143758916                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.251037                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.110887                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    131456526     91.44%     91.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5279220      3.67%     95.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3014180      2.10%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       687372      0.48%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       382203      0.27%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       577244      0.40%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        59983      0.04%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       473319      0.33%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1828869      1.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    143758916                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4214                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35479281                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9338781                       # Number of loads committed
system.cpu1.commit.membars                       1323                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1323      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        26062714     72.22%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        9339387     25.88%     98.10% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        685147      1.90%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         36088811                       # Class of committed instruction
system.cpu1.commit.refs                      10024534                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   36087886                       # Number of Instructions Simulated
system.cpu1.committedOps                     36088811                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.177413                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.177413                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             92556475                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  872                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11787263                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84896721                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13146670                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 41059524                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1918487                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2021                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1862726                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22020211                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15334569                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    132692694                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               600149                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      99951718                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3838540                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.146067                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15931918                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14049882                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.663012                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         150543882                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.663954                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.014362                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                87159921     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39718093     26.38%     84.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17443453     11.59%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2544123      1.69%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2167693      1.44%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   18403      0.01%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1491676      0.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      97      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     423      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           150543882                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         210118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2027033                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12690671                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.414601                       # Inst execution rate
system.cpu1.iew.exec_refs                    20359103                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    789694                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               36346229                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19570169                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2008                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2331881                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1374520                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           74624648                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19569409                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1627775                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62502748                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                205883                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             34318087                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1918487                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             34625059                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       719351                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          196828                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1571                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3963                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10231388                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       688767                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3963                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       900291                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1126742                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 44844293                       # num instructions consuming a value
system.cpu1.iew.wb_count                     55647628                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.739402                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 33157942                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.369129                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      55920239                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80369426                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42442950                       # number of integer regfile writes
system.cpu1.ipc                              0.239383                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.239383                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1662      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             42939107     66.96%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1588      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20299649     31.65%     98.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             888357      1.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64130523                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1069474                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016677                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 110233     10.31%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                959105     89.68%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  136      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              65198335                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         280252829                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55647628                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        113164433                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  74621232                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64130523                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               3416                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       38535837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           378427                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           434                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25704556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    150543882                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.425992                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.969637                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          115505411     76.73%     76.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19238201     12.78%     89.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8759628      5.82%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3142016      2.09%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2491479      1.65%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             797251      0.53%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             370755      0.25%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             142811      0.09%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              96330      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      150543882                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.425398                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3502154                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          385796                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19570169                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1374520                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    339                       # number of misc regfile reads
system.cpu1.numCycles                       150754000                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   426537553                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               76502235                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27029707                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               1806767                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15203543                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              14540649                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               197883                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            108992702                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              80998754                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           61756755                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 40182860                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                700602                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1918487                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16701005                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                34727048                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       108992702                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         35752                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1543                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7371811                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1516                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   216940200                       # The number of ROB reads
system.cpu1.rob.rob_writes                  156819965                       # The number of ROB writes
system.cpu1.timesIdled                           2799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.431839                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                6693821                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6732070                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1044176                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12042758                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              2880                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           9650                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6770                       # Number of indirect misses.
system.cpu2.branchPred.lookups               13053080                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          400                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           579                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1043377                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5708360                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1125768                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           2868                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       21709164                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            24615369                       # Number of instructions committed
system.cpu2.commit.committedOps              24616261                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     80243736                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.306769                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.180352                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     71082991     88.58%     88.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      4343937      5.41%     94.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2132194      2.66%     96.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       506436      0.63%     97.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       320068      0.40%     97.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       439120      0.55%     98.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        45942      0.06%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       247280      0.31%     98.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1125768      1.40%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     80243736                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                4159                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24006773                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5706689                       # Number of loads committed
system.cpu2.commit.membars                       1286                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1286      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18194320     73.91%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             80      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             160      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5707268     23.18%     97.10% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        713147      2.90%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24616261                       # Class of committed instruction
system.cpu2.commit.refs                       6420415                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   24615369                       # Number of Instructions Simulated
system.cpu2.committedOps                     24616261                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.417639                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.417639                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             50380404                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  842                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             5865526                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              52077512                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7167615                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 24104685                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1048511                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 2152                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1189535                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   13053080                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7513954                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     75026216                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               269675                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      59968001                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2098620                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.155160                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           7815212                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           6696701                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.712832                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          83890750                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.714862                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.121347                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                48951473     58.35%     58.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20248272     24.14%     82.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9416096     11.22%     93.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2718941      3.24%     96.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1293298      1.54%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   17075      0.02%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1245135      1.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      47      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     413      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            83890750                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         235695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1127716                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8055281                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.447157                       # Inst execution rate
system.cpu2.iew.exec_refs                     9826688                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    818013                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               26826178                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10957603                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              1851                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1412714                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1216826                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           46196792                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              9008675                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           928101                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             37617719                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                129234                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             11214611                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1048511                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             11421587                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        99640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           57440                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          270                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4812                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5250914                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       503100                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4812                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       659525                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        468191                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 28001364                       # num instructions consuming a value
system.cpu2.iew.wb_count                     36078959                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.749672                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20991842                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.428866                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      36275517                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                49274200                       # number of integer regfile reads
system.cpu2.int_regfile_writes               27405305                       # number of integer regfile writes
system.cpu2.ipc                              0.292600                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.292600                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             1616      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             28305864     73.43%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1228      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  160      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     73.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9379574     24.33%     97.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             857378      2.22%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              38545820                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     161773                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004197                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  39905     24.67%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                121844     75.32%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   24      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              38705977                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         161194666                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     36078959                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         67782132                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  46193491                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 38545820                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               3301                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       21580531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            50503                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           433                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     13802001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     83890750                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.459476                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.977243                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           62830949     74.90%     74.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           10825969     12.90%     87.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6088997      7.26%     95.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2158817      2.57%     97.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1313469      1.57%     99.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             396146      0.47%     99.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             156507      0.19%     99.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              67410      0.08%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              52486      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       83890750                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.458189                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2051569                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          438123                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10957603                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1216826                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    330                       # number of misc regfile reads
system.cpu2.numCycles                        84126445                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   493164991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               42408069                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             18196237                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               1313448                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 8274979                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               6314591                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               170650                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             67540243                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              50037989                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           37805006                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 23835485                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                711364                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1048511                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8285871                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                19608769                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        67540243                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         37835                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              1357                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3889588                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          1330                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   125441846                       # The number of ROB reads
system.cpu2.rob.rob_writes                   96303179                       # The number of ROB writes
system.cpu2.timesIdled                           2714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.591418                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4739207                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4758650                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           530817                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8808932                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              2914                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups           6116                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3202                       # Number of indirect misses.
system.cpu3.branchPred.lookups                9741043                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          335                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           592                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           529854                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5334986                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1141527                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           2955                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       13590718                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            23117006                       # Number of instructions committed
system.cpu3.commit.committedOps              23117895                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     64995930                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.355682                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.291193                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     56729625     87.28%     87.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3827800      5.89%     93.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1910686      2.94%     96.11% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       470029      0.72%     96.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       274008      0.42%     97.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       309738      0.48%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        45921      0.07%     97.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       286596      0.44%     98.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1141527      1.76%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     64995930                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                4292                       # Number of function calls committed.
system.cpu3.commit.int_insts                 22508421                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5215778                       # Number of loads committed
system.cpu3.commit.membars                       1245                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1245      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17145507     74.17%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             80      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             160      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.17% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5216370     22.56%     96.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        754533      3.26%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         23117895                       # Class of committed instruction
system.cpu3.commit.refs                       5970903                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   23117006                       # Number of Instructions Simulated
system.cpu3.committedOps                     23117895                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.913463                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.913463                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             43812596                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  975                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4267381                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              39750769                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 4720136                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16908188                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                536288                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 2967                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1160549                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    9741043                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5242016                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     61168717                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               123624                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      44485211                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1074502                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.144632                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5431789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4742121                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.660503                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          67137757                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.662637                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.100186                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                41541503     61.88%     61.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                14520817     21.63%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 6819528     10.16%     93.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2604318      3.88%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  691822      1.03%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   11870      0.02%     98.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  947313      1.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      65      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     521      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            67137757                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         212781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              588290                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 6745622                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.466196                       # Inst execution rate
system.cpu3.iew.exec_refs                     8339245                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    838726                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               22051709                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8470407                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              1989                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           554393                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1130096                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           36631354                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              7500519                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           464188                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             31398557                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                118638                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             10205497                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                536288                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10420282                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        81396                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           26810                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         6040                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3254629                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       374971                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          6040                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       396631                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        191659                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 23841247                       # num instructions consuming a value
system.cpu3.iew.wb_count                     30175172                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.740752                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 17660459                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.448032                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      30321381                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                41728747                       # number of integer regfile reads
system.cpu3.int_regfile_writes               22740235                       # number of integer regfile writes
system.cpu3.ipc                              0.343234                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.343234                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             1644      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             23330433     73.22%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 686      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  160      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     73.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7680350     24.10%     97.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             849472      2.67%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              31862745                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     159577                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005008                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  35982     22.55%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                123582     77.44%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   13      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32020678                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         131046071                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     30175172                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         50150852                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  36628028                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 31862745                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               3326                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       13513459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            23247                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           371                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8897226                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     67137757                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.474588                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.014844                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           50408166     75.08%     75.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8179456     12.18%     87.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4807461      7.16%     94.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1931667      2.88%     97.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1190186      1.77%     99.08% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             370464      0.55%     99.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             141993      0.21%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              58568      0.09%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              49796      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       67137757                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.473088                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1551904                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          509150                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8470407                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1130096                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    399                       # number of misc regfile reads
system.cpu3.numCycles                        67350538                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   509940790                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               35700252                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             17030024                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               1777748                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5443334                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               5946630                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               120390                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             52465247                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              38575396                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           28899593                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 17079747                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                723891                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                536288                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8313212                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                11869569                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        52465247                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         64924                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              1513                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  4581561                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          1487                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   100560559                       # The number of ROB reads
system.cpu3.rob.rob_writes                   75561533                       # The number of ROB writes
system.cpu3.timesIdled                           2668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         21664177                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               232889                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            22914245                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             532299                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                402609                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29359864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      57942968                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1187309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1489421                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13747842                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11098784                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27982751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       12588205                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           29334799                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       531483                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28055360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7791                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1092                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12420                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12276                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      29334802                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     87290026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               87290026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1912227712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1912227712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4236                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29356108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29356108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            29356108                       # Request fanout histogram
system.membus.respLayer1.occupancy       150187302670                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             52.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67721942322                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                422                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          212                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1163329370.283019                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2737847050.572235                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          212    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   8104700000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            212                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    42063115500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 246625826500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7510636                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7510636                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7510636                       # number of overall hits
system.cpu2.icache.overall_hits::total        7510636                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3318                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3318                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3318                       # number of overall misses
system.cpu2.icache.overall_misses::total         3318                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    216960999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    216960999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    216960999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    216960999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7513954                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7513954                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7513954                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7513954                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000442                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000442                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000442                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000442                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65389.089512                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65389.089512                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65389.089512                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65389.089512                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.900000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3028                       # number of writebacks
system.cpu2.icache.writebacks::total             3028                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          290                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          290                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          290                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          290                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3028                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3028                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3028                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3028                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    195672499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    195672499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    195672499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    195672499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000403                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000403                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000403                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000403                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 64621.036658                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64621.036658                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 64621.036658                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64621.036658                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3028                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7510636                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7510636                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3318                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3318                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    216960999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    216960999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7513954                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7513954                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000442                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000442                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65389.089512                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65389.089512                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          290                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          290                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3028                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3028                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    195672499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    195672499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000403                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 64621.036658                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64621.036658                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7541427                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3060                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2464.518627                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15030936                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15030936                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7276948                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7276948                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7276948                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7276948                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1734968                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1734968                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1734968                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1734968                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 148067061494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 148067061494                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 148067061494                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 148067061494                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      9011916                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9011916                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      9011916                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9011916                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.192519                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.192519                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.192519                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.192519                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85342.819864                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85342.819864                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85342.819864                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85342.819864                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7985635                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        30682                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           107241                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            333                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    74.464384                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    92.138138                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       621037                       # number of writebacks
system.cpu2.dcache.writebacks::total           621037                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1109943                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1109943                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1109943                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1109943                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       625025                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       625025                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       625025                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       625025                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  64903509994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  64903509994                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  64903509994                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  64903509994                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.069355                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.069355                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.069355                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.069355                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 103841.462332                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103841.462332                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 103841.462332                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103841.462332                       # average overall mshr miss latency
system.cpu2.dcache.replacements                621030                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      6780573                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6780573                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1518869                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1518869                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 131246956000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 131246956000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8299442                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8299442                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.183009                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.183009                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86410.978169                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86410.978169                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       914887                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       914887                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       603982                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       603982                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  63317306500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  63317306500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.072774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072774                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104833.101814                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104833.101814                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       496375                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        496375                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       216099                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       216099                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  16820105494                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16820105494                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       712474                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       712474                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.303308                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.303308                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77835.184309                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77835.184309                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       195056                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       195056                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21043                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21043                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1586203494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1586203494                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.029535                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029535                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 75379.151927                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75379.151927                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          650                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          650                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     10108500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     10108500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.263873                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.263873                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 43384.120172                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 43384.120172                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          103                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          130                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          130                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       885000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.147225                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.147225                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6807.692308                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6807.692308                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          357                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          357                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          304                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          304                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1656000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1656000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          661                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          661                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.459909                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.459909                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5447.368421                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5447.368421                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          304                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          304                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1391000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1391000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.459909                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.459909                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4575.657895                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4575.657895                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       655500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       655500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       616500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       616500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          177                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            177                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          402                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          402                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      1897500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      1897500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          579                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          579                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.694301                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.694301                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4720.149254                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4720.149254                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          402                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          402                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      1495500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      1495500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.694301                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.694301                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3720.149254                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3720.149254                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.363915                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7910078                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           624205                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.672244                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.363915                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.855122                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.855122                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18652254                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18652254                       # Number of data accesses
system.cpu3.numPwrStateTransitions                424                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          213                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1197247788.732394                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2855887770.081477                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          213    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8614924000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            213                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33675163000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 255013779000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5238789                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5238789                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5238789                       # number of overall hits
system.cpu3.icache.overall_hits::total        5238789                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3227                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3227                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3227                       # number of overall misses
system.cpu3.icache.overall_misses::total         3227                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    203181000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    203181000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    203181000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    203181000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5242016                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5242016                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5242016                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5242016                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000616                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000616                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000616                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000616                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 62962.813759                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62962.813759                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 62962.813759                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62962.813759                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           71                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    14.200000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2924                       # number of writebacks
system.cpu3.icache.writebacks::total             2924                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          303                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          303                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2924                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2924                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2924                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2924                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    183695500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    183695500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    183695500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    183695500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000558                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000558                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000558                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000558                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62823.358413                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62823.358413                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62823.358413                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62823.358413                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2924                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5238789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5238789                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3227                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3227                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    203181000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    203181000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5242016                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5242016                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000616                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000616                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 62962.813759                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62962.813759                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          303                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2924                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2924                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    183695500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    183695500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62823.358413                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62823.358413                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5244087                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2956                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1774.048376                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10486956                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10486956                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5958378                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5958378                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5958378                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5958378                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1632265                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1632265                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1632265                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1632265                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 134917719989                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 134917719989                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 134917719989                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 134917719989                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      7590643                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7590643                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      7590643                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7590643                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.215036                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.215036                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.215036                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.215036                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82656.749970                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82656.749970                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82656.749970                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82656.749970                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5834153                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        46310                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            85444                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            390                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    68.280429                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   118.743590                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       531562                       # number of writebacks
system.cpu3.dcache.writebacks::total           531562                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1094159                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1094159                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1094159                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1094159                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       538106                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       538106                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       538106                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       538106                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  50025105489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50025105489                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  50025105489                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  50025105489                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.070891                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.070891                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.070891                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.070891                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 92965.150898                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92965.150898                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 92965.150898                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92965.150898                       # average overall mshr miss latency
system.cpu3.dcache.replacements                531561                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      5419291                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        5419291                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1417538                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1417538                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 117930454000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 117930454000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6836829                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6836829                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.207339                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.207339                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 83193.857237                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 83193.857237                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       899634                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       899634                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       517904                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       517904                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  48436745500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48436745500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.075752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.075752                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 93524.563433                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93524.563433                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       539087                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        539087                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       214727                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       214727                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  16987265989                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16987265989                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       753814                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       753814                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.284854                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.284854                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 79110.992046                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79110.992046                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       194525                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       194525                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        20202                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        20202                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1588359989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1588359989                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.026800                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026800                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 78623.898079                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 78623.898079                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          680                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          680                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          263                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          263                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     11663500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     11663500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.278897                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.278897                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 44347.908745                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44347.908745                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          126                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          126                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1409500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1409500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.133616                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.133616                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 11186.507937                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11186.507937                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          401                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          401                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          310                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          310                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      2019500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2019500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          711                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          711                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.436006                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.436006                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6514.516129                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6514.516129                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          308                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          308                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1759500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1759500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.433193                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.433193                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5712.662338                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5712.662338                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       821000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       821000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       773000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       773000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          213                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            213                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          379                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          379                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      1810500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      1810500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          592                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          592                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.640203                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.640203                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4777.044855                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4777.044855                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          379                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          379                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1431500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1431500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.640203                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.640203                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3777.044855                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3777.044855                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.482693                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6503038                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           537890                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.089903                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.482693                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.827584                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.827584                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         15723642                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        15723642                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 58                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           29                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    136272948.275862                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   124816616.939923                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    250369500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             29                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   284737026500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3951915500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     53781738                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53781738                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     53781738                       # number of overall hits
system.cpu0.icache.overall_hits::total       53781738                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16790                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16790                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16790                       # number of overall misses
system.cpu0.icache.overall_misses::total        16790                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1007076500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1007076500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1007076500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1007076500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     53798528                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53798528                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     53798528                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53798528                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000312                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000312                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000312                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000312                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 59980.732579                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59980.732579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 59980.732579                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59980.732579                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1915                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.194444                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15457                       # number of writebacks
system.cpu0.icache.writebacks::total            15457                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1332                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1332                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1332                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1332                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15458                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15458                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15458                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15458                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    917812000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    917812000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    917812000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    917812000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000287                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000287                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000287                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000287                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 59374.563333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59374.563333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 59374.563333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59374.563333                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15457                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     53781738                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53781738                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16790                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16790                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1007076500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1007076500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     53798528                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53798528                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000312                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000312                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 59980.732579                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59980.732579                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1332                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1332                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15458                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15458                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    917812000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    917812000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000287                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 59374.563333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59374.563333                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53846533                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15489                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3476.437020                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        107612513                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       107612513                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39197742                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39197742                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39197742                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39197742                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18291341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18291341                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18291341                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18291341                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1361887160107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1361887160107                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1361887160107                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1361887160107                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     57489083                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     57489083                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     57489083                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     57489083                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.318171                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.318171                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.318171                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.318171                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74455.293360                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74455.293360                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74455.293360                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74455.293360                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    386504672                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        86691                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8543754                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1319                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.238273                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.724792                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     10991813                       # number of writebacks
system.cpu0.dcache.writebacks::total         10991813                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7295161                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7295161                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7295161                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7295161                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10996180                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10996180                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10996180                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10996180                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 951228084241                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 951228084241                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 951228084241                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 951228084241                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.191274                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.191274                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.191274                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.191274                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 86505.321324                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86505.321324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 86505.321324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86505.321324                       # average overall mshr miss latency
system.cpu0.dcache.replacements              10991810                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38678953                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38678953                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18058502                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18058502                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1344527282000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1344527282000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     56737455                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     56737455                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318282                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318282                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74453.976415                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74453.976415                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7089949                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7089949                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     10968553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     10968553                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 949321793500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 949321793500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.193321                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.193321                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86549.410255                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86549.410255                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       518789                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        518789                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       232839                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       232839                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  17359878107                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17359878107                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       751628                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       751628                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.309780                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.309780                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74557.432848                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74557.432848                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       205212                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       205212                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        27627                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        27627                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1906290741                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1906290741                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036756                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036756                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69001.004126                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69001.004126                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          474                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          474                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11601000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11601000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411816                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411816                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24474.683544                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24474.683544                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          452                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          452                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       251000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       251000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019114                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019114                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11409.090909                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11409.090909                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          516                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          516                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          495                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          495                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      4359000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      4359000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.489614                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.489614                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8806.060606                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8806.060606                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          495                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          495                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      3865000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      3865000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.489614                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.489614                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7808.080808                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7808.080808                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          114                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       510500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       510500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          770                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          770                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.148052                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.148052                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4478.070175                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4478.070175                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          114                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       396500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       396500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.148052                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.148052                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3478.070175                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3478.070175                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963804                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50200890                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         10993286                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.566505                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963804                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        125977284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       125977284                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6527                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1610148                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1361                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              266390                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1283                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              131337                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              144484                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2162960                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6527                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1610148                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1361                       # number of overall hits
system.l2.overall_hits::.cpu1.data             266390                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1283                       # number of overall hits
system.l2.overall_hits::.cpu2.data             131337                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1430                       # number of overall hits
system.l2.overall_hits::.cpu3.data             144484                       # number of overall hits
system.l2.overall_hits::total                 2162960                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8931                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9378349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1391128                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1745                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489575                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1494                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            385614                       # number of demand (read+write) misses
system.l2.demand_misses::total               11658427                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8931                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9378349                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1591                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1391128                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1745                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489575                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1494                       # number of overall misses
system.l2.overall_misses::.cpu3.data           385614                       # number of overall misses
system.l2.overall_misses::total              11658427                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    822994983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 910958923631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    154890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 171265259889                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    174972486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  61504752422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    160825949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46836869716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1191879489076                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    822994983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 910958923631                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    154890000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 171265259889                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    174972486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  61504752422                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    160825949                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46836869716                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1191879489076                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        10988497                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2952                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1657518                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3028                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2924                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          530098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13821387                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       10988497                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2952                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1657518                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3028                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2924                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         530098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13821387                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.577759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.853470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.538957                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.576288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.788477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.510944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.727439                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843506                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.577759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.853470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.538957                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.576288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.788477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.510944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.727439                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843506                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92150.373194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97134.252909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97353.865493                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 123112.510056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 100270.765616                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 125628.866715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 107647.890897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121460.501216                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102233.302063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92150.373194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97134.252909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97353.865493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 123112.510056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 100270.765616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 125628.866715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 107647.890897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121460.501216                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102233.302063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            6204290                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    521068                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      11.906872                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17704008                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              531483                       # number of writebacks
system.l2.writebacks::total                    531483                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1308572                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            376                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          39917                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            456                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          25159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          36795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1411692                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1308572                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           376                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         39917                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           456                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         25159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         36795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1411692                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         8869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8069777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1351211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       464416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       348819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10246735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8069777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1351211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       464416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       348819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19857937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         30104672                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    730498483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 754703128335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    116182500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154746091142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    129563486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  54865073636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    123052450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  40466742986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1005880333018                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    730498483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 754703128335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    116182500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154746091142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    129563486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  54865073636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    123052450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  40466742986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1544884872103                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2550765205121                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.573748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.734384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.411585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.815201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.425694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.747958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.389535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.658027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741368                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.573748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.734384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.411585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.815201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.425694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.747958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.389535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.658027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.178122                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82365.371857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93522.178907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 95623.456790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114524.001908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 100514.729247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 118137.776554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 108035.513608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 116010.718986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98165.936078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82365.371857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93522.178907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 95623.456790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114524.001908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 100514.729247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 118137.776554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 108035.513608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 116010.718986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77796.846274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84729.878642                       # average overall mshr miss latency
system.l2.replacements                       39309380                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       594559                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           594559                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       594559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       594559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12318572                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12318572                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12318572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12318572                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19857937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19857937                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1544884872103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1544884872103                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77796.846274                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77796.846274                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             455                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3123                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             154                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              87                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3819                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1680                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2374                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           510                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4704                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     41422989                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     59818995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      9388493                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2617998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    113248475                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2135                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5497                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          664                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          227                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8523                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.786885                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.431872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.768072                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.616740                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.551918                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 24656.541071                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 25197.554760                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 18408.809804                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 18699.985714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 24074.930910                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              22                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1676                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2361                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          506                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          139                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4682                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     33844999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     48063999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     10362497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      2867499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     95138994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.785012                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.429507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.762048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.612335                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.549337                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20193.913484                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20357.475222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20479.243083                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20629.489209                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20320.161042                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                174                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          134                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            258                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.395522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.064516                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.085106                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.543478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.325581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1070500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       512999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1703499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.395522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.064516                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.085106                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.543478                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.325581                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20198.113208                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20519.960000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20279.750000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             7387                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6198                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             5896                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             5580                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25061                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          14360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          14090                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          14078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59709                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1706365000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1464105499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1464637997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1483139987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6118248483                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        24568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        20558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84770                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.699324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.698512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.704993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.716146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.704365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99316.978057                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101957.207451                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103948.757771                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105351.611522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102467.776767                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        12495                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        11993                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        11586                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        11509                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            47583                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         4686                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         2367                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         2504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         2569                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    546425500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    347136999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    364861497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    379238987                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1637662983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.190736                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.115138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.125288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.130685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.143046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 116608.087921                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 146656.949303                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 145711.460463                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 147621.248346                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 135053.849827                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1283                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1745                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1494                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13761                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    822994983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    154890000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    174972486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    160825949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1313683418                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15458                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24362                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.577759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.538957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.576288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.510944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.564855                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92150.373194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97353.865493                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 100270.765616                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 107647.890897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95464.240826                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          376                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          456                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          355                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1249                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1139                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    730498483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    116182500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    129563486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    123052450                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1099296919                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.573748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.411585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.425694                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.389535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.513587                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82365.371857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 95623.456790                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 100514.729247                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 108035.513608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87859.408488                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1602761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       260192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       125441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       138904                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2127298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      9361168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1376768                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       475485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       371536                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11584957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 909252558631                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 169801154390                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  60040114425                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45353729729                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1184447557175                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     10963929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1636960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       600926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       510440                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13712255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.853815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.841052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.791254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.727874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.844862                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97130.246849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123333.164622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 126271.311240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122070.888767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102240.134096                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1296077                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        27924                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        13573                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        25286                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1362860                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8065091                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1348844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       461912                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       346250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10222097                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 754156702835                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 154398954143                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  54500212139                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  40087503999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1003143373116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.735602                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.823993                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.768667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.678336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.745472                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93508.765473                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114467.613855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 117988.301103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115776.184835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98134.793000                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               5                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data        34999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       339500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       374499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 17499.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data       339500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 74899.800000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        46499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        22500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        68999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 23249.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        22500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22999.666667                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                    44431045                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39309446                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.130289                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.692035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.026787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.421269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.513049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.506443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.474685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.356799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.245188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.225332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.007417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.489950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 253259990                       # Number of tag accesses
system.l2.tags.data_accesses                253259990                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        567552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     518758272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         77760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      86524032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         82688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      29728768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         72960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      22337280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1220063552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1878212864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       567552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        77760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        82688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        72960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        800960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34014912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34014912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8105598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1351938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         464512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         349020                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     19063493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29347076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       531483                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             531483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1965964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1796945420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           269356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        299713704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           286426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        102978548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           252729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         77374907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4226221980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6506009032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1965964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       269356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       286426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       252729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2774474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      117825476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            117825476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      117825476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1965964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1796945420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          269356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       299713704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          286426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       102978548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          252729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        77374907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4226221980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6623834508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    512271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8057238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1338183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    459961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    345376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18994994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015988143750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31771                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31771                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            44402363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             485086                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29347078                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     531483                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29347078                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   531483                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 138810                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            508250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            406860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            372526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            375241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4310687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6191434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4706588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3696543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2799773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2011092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1220979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           700573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           565008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           504849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           410662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           427203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             21273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            26653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23013                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      34.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 973162485764                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               146041340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1520817510764                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33318.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52068.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        17                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 24982553                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  435863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              29347078                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               531483                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1677687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2325831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2962710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3170257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3243085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3074543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2452773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2010063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1410059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1071987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1206172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1946485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1491421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 465896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 316640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 200938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 112699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  49984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  13155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  26537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  26678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4302105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    442.134518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   311.631935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.603854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       400870      9.32%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1681563     39.09%     48.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       280432      6.52%     54.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       450999     10.48%     65.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       256335      5.96%     71.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       118785      2.76%     74.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       146081      3.40%     77.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       105324      2.45%     79.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       861716     20.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4302105                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     919.334015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    166.337128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17277.040953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        31740     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303           14      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720896-753663            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::753664-786431           12      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::786432-819199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31771                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.123698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.114493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.580120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30045     94.57%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              344      1.08%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              886      2.79%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              311      0.98%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              116      0.37%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               31      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               20      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31771                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1869329152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8883840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32785024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1878212992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34014912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6475.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6506.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    117.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        51.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    50.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  288689240500                       # Total gap between requests
system.mem_ctrls.avgGap                       9662.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       567616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    515663232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        77760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     85643712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        82688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29437504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        72960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     22104064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1215679616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32785024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1966185.459226907231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1786224399.270547628403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 269355.658243397484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 296664331.535081803799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 286425.934527135454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 101969627.918758317828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 252728.765759237140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 76567061.581458151340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4211036306.336943149567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113565222.737211734056                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8105598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1351938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       464512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       349020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     19063494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       531483                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    361146844                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 417743330431                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64770558                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  98218647886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     74786831                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  35440259891                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     74752591                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25873863310                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 942965952422                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7701426836590                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40720.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51537.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     53309.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72650.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     57884.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76295.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     65572.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     74132.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49464.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14490448.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12142583880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6453913620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         61690592460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1190702880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22788392640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     128232471360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2871314400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       235369971240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        815.306501                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6322409641                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9639760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 272726772359                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18574538640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9872574855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        146856441060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1483325640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22788392640.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     130808256900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        702231840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       331085761575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1146.859867                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    700189373                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9639760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 278348992627                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                454                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          228                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    935579192.982456                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2273306728.751620                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          228    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6792654000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            228                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    75376886000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 213312056000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15331248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15331248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15331248                       # number of overall hits
system.cpu1.icache.overall_hits::total       15331248                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3321                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3321                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3321                       # number of overall misses
system.cpu1.icache.overall_misses::total         3321                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    197172000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    197172000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    197172000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    197172000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15334569                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15334569                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15334569                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15334569                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000217                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000217                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000217                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000217                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59371.273713                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59371.273713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59371.273713                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59371.273713                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          124                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    17.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2952                       # number of writebacks
system.cpu1.icache.writebacks::total             2952                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          369                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          369                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          369                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2952                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2952                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2952                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2952                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    175709500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    175709500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    175709500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    175709500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000193                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000193                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 59522.188347                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59522.188347                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 59522.188347                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59522.188347                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2952                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15331248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15331248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3321                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3321                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    197172000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    197172000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15334569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15334569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000217                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59371.273713                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59371.273713                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          369                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2952                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2952                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    175709500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    175709500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000193                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 59522.188347                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59522.188347                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15439526                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2984                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5174.103887                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30672090                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30672090                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11473080                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11473080                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11473080                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11473080                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3252106                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3252106                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3252106                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3252106                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 285663448777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 285663448777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 285663448777                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 285663448777                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     14725186                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14725186                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     14725186                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14725186                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220853                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220853                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220853                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220853                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87839.525765                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87839.525765                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87839.525765                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87839.525765                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     49945874                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        26449                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           756020                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            338                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.064223                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.251479                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1657809                       # number of writebacks
system.cpu1.dcache.writebacks::total          1657809                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1585058                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1585058                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1585058                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1585058                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1667048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1667048                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1667048                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1667048                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 178472414800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 178472414800                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 178472414800                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 178472414800                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.113211                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.113211                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.113211                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.113211                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107058.953791                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107058.953791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107058.953791                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107058.953791                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1657796                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11013781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11013781                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3026972                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3026972                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 268754143000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 268754143000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14040753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14040753                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.215585                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.215585                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88786.464824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88786.464824                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1386467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1386467                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1640505                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1640505                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 176777595000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 176777595000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.116839                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.116839                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107758.034873                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107758.034873                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       459299                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        459299                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       225134                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       225134                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  16909305777                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16909305777                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       684433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.328935                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.328935                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75107.739289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75107.739289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       198591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       198591                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        26543                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        26543                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1694819800                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1694819800                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038781                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038781                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 63851.855480                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63851.855480                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          701                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          701                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          251                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10438500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10438500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.263655                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.263655                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41587.649402                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41587.649402                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          134                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          134                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1209500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.140756                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.140756                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9026.119403                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9026.119403                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          398                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          398                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          305                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          305                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1369000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1369000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          703                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          703                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.433855                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.433855                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4488.524590                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4488.524590                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          303                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1122000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1122000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.431010                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.431010                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3702.970297                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3702.970297                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       940500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       940500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       884500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       884500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          193                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            193                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          413                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          413                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1891500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1891500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          606                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          606                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.681518                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.681518                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4579.903148                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4579.903148                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          413                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          413                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1478500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1478500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.681518                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.681518                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3579.903148                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3579.903148                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.435872                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13159815                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1661416                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.920843                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.435872                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919871                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         31116281                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        31116281                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 288688942000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13755345                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1126042                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13232017                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38777897                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         30679793                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           11607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          12873                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          144                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85568                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85568                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24362                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13730988                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            5                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     32979397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8856                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4988826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1868529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1600860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41510696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1978496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1406740032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       377856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    212181120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       387584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79484736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       374272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     67945984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1769470080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        70012948                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35274624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         84003203                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.196614                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.510585                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               70454664     83.87%     83.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11812522     14.06%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 620427      0.74%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 999567      1.19%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 116022      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           84003203                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27963424466                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         939636863                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4757996                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         809501574                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4547098                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16498839048                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23231892                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2501581965                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4617491                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
