{"name":"ENC1","description":"QDC","groupName":"ENC","prependToName":"","baseAddress":"0x403C8000","addressBlock":{"offset":"0","size":"0x28","usage":"registers"},"interrupts":[{"name":"ENC1","value":129}],"registers":{"CTRL":{"name":"CTRL","description":"Control Register","addressOffset":"0","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"CMPIE":{"name":"CMPIE","description":"Compare Interrupt Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CMPIE_0","description":"Disabled","value":"0"},{"name":"CMPIE_1","description":"Enabled","value":"0x1"}]},"CMPIRQ":{"name":"CMPIRQ","description":"Compare Interrupt Request","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CMPIRQ_0","description":"No match has occurred (the counter does not match the COMP value)","value":"0"},{"name":"CMPIRQ_1","description":"COMP match has occurred (the counter matches the COMP value)","value":"0x1"}]},"WDE":{"name":"WDE","description":"Watchdog Enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"WDE_0","description":"Disabled","value":"0"},{"name":"WDE_1","description":"Enabled","value":"0x1"}]},"DIE":{"name":"DIE","description":"Watchdog Timeout Interrupt Enable","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DIE_0","description":"Disabled","value":"0"},{"name":"DIE_1","description":"Enabled","value":"0x1"}]},"DIRQ":{"name":"DIRQ","description":"Watchdog Timeout Interrupt Request","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DIRQ_0","description":"No Watchdog timeout interrupt has occurred","value":"0"},{"name":"DIRQ_1","description":"Watchdog timeout interrupt has occurred","value":"0x1"}]},"XNE":{"name":"XNE","description":"Use Negative Edge of INDEX Pulse","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"XNE_0","description":"Use positive edge of INDEX pulse","value":"0"},{"name":"XNE_1","description":"Use negative edge of INDEX pulse","value":"0x1"}]},"XIP":{"name":"XIP","description":"INDEX Triggered Initialization of Position Counters UPOS and LPOS","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"XIP_0","description":"INDEX pulse does not initialize the position counter","value":"0"},{"name":"XIP_1","description":"INDEX pulse initializes the position counter","value":"0x1"}]},"XIE":{"name":"XIE","description":"INDEX Pulse Interrupt Enable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"XIE_0","description":"Disabled","value":"0"},{"name":"XIE_1","description":"Enabled","value":"0x1"}]},"XIRQ":{"name":"XIRQ","description":"INDEX Pulse Interrupt Request","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"XIRQ_0","description":"INDEX pulse has not occurred","value":"0"},{"name":"XIRQ_1","description":"INDEX pulse has occurred","value":"0x1"}]},"PH1":{"name":"PH1","description":"Enable Signal Phase Count Mode","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PH1_0","description":"Use the standard quadrature decoder, where PHASEA and PHASEB represent a two-phase quadrature signal.","value":"0"},{"name":"PH1_1","description":"Bypass the quadrature decoder. A positive transition of the PHASEA input generates a count signal. The PHASEB input and the REV bit control the counter direction: If CTRL[REV] = 0, PHASEB = 0, then count up If CTRL[REV] = 1, PHASEB = 1, then count up If CTRL[REV] = 0, PHASEB = 1, then count down If CTRL[REV] = 1, PHASEB = 0, then count down","value":"0x1"}]},"REV":{"name":"REV","description":"Enable Reverse Direction Counting","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REV_0","description":"Count normally","value":"0"},{"name":"REV_1","description":"Count in the reverse direction","value":"0x1"}]},"SWIP":{"name":"SWIP","description":"Software-Triggered Initialization of Position Counters UPOS and LPOS","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SWIP_0","description":"No action","value":"0"},{"name":"SWIP_1","description":"Initialize position counter (using upper and lower initialization registers, UINIT and LINIT)","value":"0x1"}]},"HNE":{"name":"HNE","description":"Use Negative Edge of HOME Input","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HNE_0","description":"Use positive-going edge-to-trigger initialization of position counters UPOS and LPOS","value":"0"},{"name":"HNE_1","description":"Use negative-going edge-to-trigger initialization of position counters UPOS and LPOS","value":"0x1"}]},"HIP":{"name":"HIP","description":"Enable HOME to Initialize Position Counters UPOS and LPOS","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HIP_0","description":"No action","value":"0"},{"name":"HIP_1","description":"HOME signal initializes the position counter","value":"0x1"}]},"HIE":{"name":"HIE","description":"HOME Interrupt Enable","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HIE_0","description":"Disabled","value":"0"},{"name":"HIE_1","description":"Enabled","value":"0x1"}]},"HIRQ":{"name":"HIRQ","description":"HOME Signal Transition Interrupt Request","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HIRQ_0","description":"No transition on the HOME signal has occurred","value":"0"},{"name":"HIRQ_1","description":"A transition on the HOME signal has occurred","value":"0x1"}]}}},"FILT":{"name":"FILT","description":"Input Filter Register","addressOffset":"0x2","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"FILT_PER":{"name":"FILT_PER","description":"Input Filter Sample Period","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"FILT_CNT":{"name":"FILT_CNT","description":"Input Filter Sample Count","bitOffset":8,"bitWidth":3,"access":"read-write","enumeratedValues":[]},"FILT_PRSC":{"name":"FILT_PRSC","description":"prescaler divide IPbus clock to FILT clk","bitOffset":13,"bitWidth":3,"access":"read-write","enumeratedValues":[]}}},"WTR":{"name":"WTR","description":"Watchdog Timeout Register","addressOffset":"0x4","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"WDOG":{"name":"WDOG","description":"WDOG","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"POSD":{"name":"POSD","description":"Position Difference Counter Register","addressOffset":"0x6","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"POSD":{"name":"POSD","description":"POSD","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"POSDH":{"name":"POSDH","description":"Position Difference Hold Register","addressOffset":"0x8","size":16,"access":"read-only","resetValue":"0","resetMask":"0xFFFF","fields":{"POSDH":{"name":"POSDH","description":"POSDH","bitOffset":0,"bitWidth":16,"access":"read-only","enumeratedValues":[]}}},"REV":{"name":"REV","description":"Revolution Counter Register","addressOffset":"0xA","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"REV":{"name":"REV","description":"REV","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"REVH":{"name":"REVH","description":"Revolution Hold Register","addressOffset":"0xC","size":16,"access":"read-only","resetValue":"0","resetMask":"0xFFFF","fields":{"REVH":{"name":"REVH","description":"REVH","bitOffset":0,"bitWidth":16,"access":"read-only","enumeratedValues":[]}}},"UPOS":{"name":"UPOS","description":"Upper Position Counter Register","addressOffset":"0xE","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"POS":{"name":"POS","description":"POS","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"LPOS":{"name":"LPOS","description":"Lower Position Counter Register","addressOffset":"0x10","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"POS":{"name":"POS","description":"POS","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"UPOSH":{"name":"UPOSH","description":"Upper Position Hold Register","addressOffset":"0x12","size":16,"access":"read-only","resetValue":"0","resetMask":"0xFFFF","fields":{"POSH":{"name":"POSH","description":"POSH","bitOffset":0,"bitWidth":16,"access":"read-only","enumeratedValues":[]}}},"LPOSH":{"name":"LPOSH","description":"Lower Position Hold Register","addressOffset":"0x14","size":16,"access":"read-only","resetValue":"0","resetMask":"0xFFFF","fields":{"POSH":{"name":"POSH","description":"POSH","bitOffset":0,"bitWidth":16,"access":"read-only","enumeratedValues":[]}}},"UINIT":{"name":"UINIT","description":"Upper Initialization Register","addressOffset":"0x16","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"INIT":{"name":"INIT","description":"INIT","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"LINIT":{"name":"LINIT","description":"Lower Initialization Register","addressOffset":"0x18","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"INIT":{"name":"INIT","description":"INIT","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"IMR":{"name":"IMR","description":"Input Monitor Register","addressOffset":"0x1A","size":16,"access":"read-only","resetValue":"0","resetMask":"0xFFFF","fields":{"HOME":{"name":"HOME","description":"HOME","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"INDEX":{"name":"INDEX","description":"INDEX","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PHB":{"name":"PHB","description":"PHB","bitOffset":2,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"PHA":{"name":"PHA","description":"PHA","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"FHOM":{"name":"FHOM","description":"FHOM","bitOffset":4,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"FIND":{"name":"FIND","description":"FIND","bitOffset":5,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"FPHB":{"name":"FPHB","description":"FPHB","bitOffset":6,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"FPHA":{"name":"FPHA","description":"FPHA","bitOffset":7,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"TST":{"name":"TST","description":"Test Register","addressOffset":"0x1C","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"TEST_COUNT":{"name":"TEST_COUNT","description":"TEST_COUNT","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"TEST_PERIOD":{"name":"TEST_PERIOD","description":"TEST_PERIOD","bitOffset":8,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"QDN":{"name":"QDN","description":"Quadrature Decoder Negative Signal","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"QDN_0","description":"Generates a positive quadrature decoder signal","value":"0"},{"name":"QDN_1","description":"Generates a negative quadrature decoder signal","value":"0x1"}]},"TCE":{"name":"TCE","description":"Test Counter Enable","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TCE_0","description":"Disabled","value":"0"},{"name":"TCE_1","description":"Enabled","value":"0x1"}]},"TEN":{"name":"TEN","description":"Test Mode Enable","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"TEN_0","description":"Disabled","value":"0"},{"name":"TEN_1","description":"Enabled","value":"0x1"}]}}},"CTRL2":{"name":"CTRL2","description":"Control 2 Register","addressOffset":"0x1E","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"UPDHLD":{"name":"UPDHLD","description":"Update Hold Registers","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UPDHLD_0","description":"Disable updates of hold registers on the rising edge of TRIGGER input signal","value":"0"},{"name":"UPDHLD_1","description":"Enable updates of hold registers on the rising edge of TRIGGER input signal","value":"0x1"}]},"UPDPOS":{"name":"UPDPOS","description":"Update Position Registers","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UPDPOS_0","description":"No action for POSD, REV, UPOS and LPOS registers on rising edge of TRIGGER","value":"0"},{"name":"UPDPOS_1","description":"Clear POSD, REV, UPOS and LPOS registers on rising edge of TRIGGER","value":"0x1"}]},"MOD":{"name":"MOD","description":"Enable Modulo Counting","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MOD_0","description":"Disable modulo counting","value":"0"},{"name":"MOD_1","description":"Enable modulo counting","value":"0x1"}]},"DIR":{"name":"DIR","description":"Count Direction Flag","bitOffset":3,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"DIR_0","description":"Last count was in the down direction","value":"0"},{"name":"DIR_1","description":"Last count was in the up direction","value":"0x1"}]},"RUIE":{"name":"RUIE","description":"Roll-under Interrupt Enable","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RUIE_0","description":"Disabled","value":"0"},{"name":"RUIE_1","description":"Enabled","value":"0x1"}]},"RUIRQ":{"name":"RUIRQ","description":"Roll-under Interrupt Request","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RUIRQ_0","description":"No roll-under has occurred","value":"0"},{"name":"RUIRQ_1","description":"Roll-under has occurred","value":"0x1"}]},"ROIE":{"name":"ROIE","description":"Roll-over Interrupt Enable","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ROIE_0","description":"Disabled","value":"0"},{"name":"ROIE_1","description":"Enabled","value":"0x1"}]},"ROIRQ":{"name":"ROIRQ","description":"Roll-over Interrupt Request","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ROIRQ_0","description":"No roll-over has occurred","value":"0"},{"name":"ROIRQ_1","description":"Roll-over has occurred","value":"0x1"}]},"REVMOD":{"name":"REVMOD","description":"Revolution Counter Modulus Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REVMOD_0","description":"Use INDEX pulse to increment/decrement revolution counter (REV)","value":"0"},{"name":"REVMOD_1","description":"Use modulus counting roll-over/under to increment/decrement revolution counter (REV)","value":"0x1"}]},"OUTCTL":{"name":"OUTCTL","description":"Output Control","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"OUTCTL_0","description":"POSMATCH pulses when a match occurs between the position counters (POS) and the corresponding compare value (COMP )","value":"0"},{"name":"OUTCTL_1","description":"POSMATCH pulses when the UPOS, LPOS, REV, or POSD registers are read","value":"0x1"}]}}},"UMOD":{"name":"UMOD","description":"Upper Modulus Register","addressOffset":"0x20","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"MOD":{"name":"MOD","description":"MOD","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"LMOD":{"name":"LMOD","description":"Lower Modulus Register","addressOffset":"0x22","size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":{"MOD":{"name":"MOD","description":"MOD","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"UCOMP":{"name":"UCOMP","description":"Upper Position Compare Register","addressOffset":"0x24","size":16,"access":"read-write","resetValue":"0xFFFF","resetMask":"0xFFFF","fields":{"COMP":{"name":"COMP","description":"COMP","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"LCOMP":{"name":"LCOMP","description":"Lower Position Compare Register","addressOffset":"0x26","size":16,"access":"read-write","resetValue":"0xFFFF","resetMask":"0xFFFF","fields":{"COMP":{"name":"COMP","description":"COMP","bitOffset":0,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}}},"derivedFrom":null}