// Seed: 1545612334
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_14(
      .id_0(), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(1), .id_5(), .id_6(1), .id_7(id_8)
  );
  genvar id_15;
  wor id_16 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_15,
      id_5,
      id_10,
      id_3,
      id_12
  );
endmodule
