# ğŸ” AES Accelerator Documentation

## ğŸ¯ Tá»•ng Quan

Dá»± Ã¡n AES Accelerator trÃªn Caravel Platform - triá»ƒn khai pháº§n cá»©ng thuáº­t toÃ¡n mÃ£ hÃ³a AES Ä‘Æ°á»£c tÃ­ch há»£p vÃ o SoC mÃ£ nguá»“n má»Ÿ Caravel.

## ğŸ“– TÃ i Liá»‡u

### **ğŸš€ Báº¯t Äáº§u**
- **[01_theory.md](01_theory.md)** - LÃ½ thuyáº¿t AES vÃ  Caravel
- **[02_rtl_design.md](02_rtl_design.md)** - Kiáº¿n trÃºc RTL vÃ  CPU flow
- **[03_rtl_testbench.md](03_rtl_testbench.md)** - Testbench vÃ  káº¿t quáº£

### **ğŸ—ï¸ RTL Modules**
- **[rtl_aes.md](rtl_aes.md)** - Module chÃ­nh AES
- **[rtl_aes_core.md](rtl_aes_core.md)** - Module Ä‘iá»u khiá»ƒn
- **[rtl_aes_key_mem.md](rtl_aes_key_mem.md)** - Module khÃ³a
- **[rtl_aes_encipher_block.md](rtl_aes_encipher_block.md)** - Module mÃ£ hÃ³a
- **[rtl_aes_decipher_block.md](rtl_aes_decipher_block.md)** - Module giáº£i mÃ£

### **ğŸ§ª Testbench**
- **[tb_aes.md](tb_aes.md)** - Testbench chÃ­nh
- **[tb_aes_core.md](tb_aes_core.md)** - Testbench Ä‘iá»u khiá»ƒn
- **[tb_aes_key_mem.md](tb_aes_key_mem.md)** - Testbench khÃ³a
- **[tb_aes_encipher_block.md](tb_aes_encipher_block.md)** - Testbench mÃ£ hÃ³a
- **[tb_aes_decipher_block.md](tb_aes_decipher_block.md)** - Testbench giáº£i mÃ£

### **ğŸ”§ Thá»±c HÃ nh**
- **[cpu_flow.md](cpu_flow.md)** - CPU interface
- **[04_openlane2_flow.md](04_openlane2_flow.md)** - OpenLane2 flow
- **[05_future_devs.md](05_future_devs.md)** - HÆ°á»›ng phÃ¡t triá»ƒn
- **[06_references.md](06_references.md)** - TÃ i liá»‡u tham kháº£o

## ğŸ¯ TÃ­nh NÄƒng

- **AES-128/256**: Há»— trá»£ khÃ³a 128-bit vÃ  256-bit
- **NIST FIPS 197**: TuÃ¢n thá»§ chuáº©n quá»‘c táº¿
- **Wishbone Bus**: Giao diá»‡n bus chuáº©n
- **Caravel Integration**: TÃ­ch há»£p Caravel Platform
- **Open Source**: MÃ£ nguá»“n má»Ÿ hoÃ n toÃ n
