// Seed: 2373638829
module module_0;
  wire id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd15
);
  wire _id_1;
  wire [1 : id_1] id_2;
  parameter id_3 = 1'h0;
  module_0 modCall_1 ();
endmodule
program module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output reg id_2;
  inout reg id_1;
  initial id_1 <= id_4;
  bit id_5 = id_4;
  localparam id_6 = 1;
  logic id_7 [1 'b0 -  1 'b0 : -1 'b0];
  wire  id_8;
  ;
  assign id_1 = -1;
  initial id_2 <= id_5;
  module_0 modCall_1 ();
  logic id_9;
  ;
  assign id_9 = -1'b0;
  for (id_10 = id_1; 1'b0 ? "" : id_6; id_9 = {-1 ==? 1{-1}}) localparam id_11 = -1;
  ;
  always id_5 <= id_10 ? id_1 : id_8;
endprogram
