[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2920555 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 53 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2920555 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2920555 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 14026461 heartbeat IPC: 0.9004 cumulative IPC: 0.9004 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 23943788 heartbeat IPC: 1.008 cumulative IPC: 0.9513 (Simulation time: 00 hr 04 min 05 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 32579184 heartbeat IPC: 1.158 cumulative IPC: 1.012 (Simulation time: 00 hr 05 min 29 sec)
Simulation finished CPU 0 instructions: 40000001 cycles: 39427299 cumulative IPC: 1.015 (Simulation time: 00 hr 06 min 59 sec)
Simulation complete CPU 0 instructions: 40000001 cycles: 39427299 cumulative IPC: 1.015 (Simulation time: 00 hr 06 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.015 instructions: 40000001 cycles: 39427299
CPU 0 Branch Prediction Accuracy: 91.81% MPKI: 18.2 Average ROB Occupancy at Mispredict: 25.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 15.41
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331274 HIT:     329726 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331274 HIT:     329726 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 348.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     874910 HIT:     830076 MISS:      44834 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711568 HIT:     678111 MISS:      33457 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43466 HIT:      35217 MISS:       8249 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116657 HIT:     116544 MISS:        113 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3219 HIT:        204 MISS:       3015 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 60.55 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4398630 HIT:    4005004 MISS:     393626 MSHR_MERGE:      87050
cpu0->cpu0_L1I LOAD         ACCESS:    4398630 HIT:    4005004 MISS:     393626 MSHR_MERGE:      87050
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.821 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14714631 HIT:   14117007 MISS:     597624 MSHR_MERGE:     145946
cpu0->cpu0_L1D LOAD         ACCESS:    8373251 HIT:    7892853 MISS:     480398 MSHR_MERGE:      75406
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6337912 HIT:    6223912 MISS:     114000 MSHR_MERGE:      70533
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3468 HIT:        242 MISS:       3226 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3860514 HIT:    3767149 MISS:      93365 MSHR_MERGE:      56289
cpu0->cpu0_ITLB LOAD         ACCESS:    3860514 HIT:    3767149 MISS:      93365 MSHR_MERGE:      56289
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.847 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14018650 HIT:   13650618 MISS:     368032 MSHR_MERGE:      73834
cpu0->cpu0_DTLB LOAD         ACCESS:   14018650 HIT:   13650618 MISS:     368032 MSHR_MERGE:      73834
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.734 cycles
cpu0->LLC TOTAL        ACCESS:      59075 HIT:      47036 MISS:      12039 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33457 HIT:      25853 MISS:       7604 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8249 HIT:       5466 MISS:       2783 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14354 HIT:      14332 MISS:         22 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3015 HIT:       1385 MISS:       1630 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        672
  ROW_BUFFER_MISS:      11344
  AVG DBUS CONGESTED CYCLE: 19.13
Channel 0 WQ ROW_BUFFER_HIT:        235
  ROW_BUFFER_MISS:        821
  FULL:          0
Channel 0 REFRESHES ISSUED:       3285