EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 3 8
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	12150 1600 12050 1600
Wire Wire Line
	12150 1700 12050 1700
Wire Wire Line
	12150 1900 12050 1900
Wire Wire Line
	12150 2000 12050 2000
Wire Wire Line
	12150 2100 12050 2100
Wire Wire Line
	12150 2200 12050 2200
Text Label 12050 1600 2    50   ~ 0
FLASH_CS_B
Text Label 12050 1700 2    50   ~ 0
FLASH_CLK
Text Label 12050 1900 2    50   ~ 0
FLASH_MOSI
Text Label 12050 2000 2    50   ~ 0
FLASH_MISO
Text Label 12050 2100 2    50   ~ 0
FLASH_IO2
Text Label 12050 2200 2    50   ~ 0
FLASH_IO3
$Comp
L ng_fpga_lattice_ecp5:LFE5U-25F-xBG256x U1
U 2 1 5F42BA4E
P 5000 1500
F 0 "U1" H 5750 1700 60  0000 C CNN
F 1 "LFE5U-25F-xBG256x" H 5750 1600 60  0000 C CNN
F 2 "ng_fpga_lattice_ecp5:LFE5U-25F_BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Pad0.35mm" H 5750 -2550 60  0001 C CNN
F 3 "" H 6550 650 60  0001 R CNN
F 4 "LFE5U-25F-xBG256x" H 5750 -2450 60  0001 C CNN "MPN"
F 5 "Lattice" H 5000 1500 50  0001 C CNN "MFR"
	2    5000 1500
	1    0    0    -1  
$EndComp
$Comp
L ng_fpga_lattice_ecp5:LFE5U-25F-xBG256x U1
U 4 1 5F440308
P 5000 5500
F 0 "U1" H 5750 5700 60  0000 C CNN
F 1 "LFE5U-25F-xBG256x" H 5750 5600 60  0000 C CNN
F 2 "ng_fpga_lattice_ecp5:LFE5U-25F_BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Pad0.35mm" H 5750 1450 60  0001 C CNN
F 3 "" H 6550 4650 60  0001 R CNN
F 4 "LFE5U-25F-xBG256x" H 5750 1550 60  0001 C CNN "MPN"
F 5 "Lattice" H 5000 5500 50  0001 C CNN "MFR"
	4    5000 5500
	1    0    0    -1  
$EndComp
$Comp
L ng_fpga_lattice_ecp5:LFE5U-25F-xBG256x U1
U 5 1 5F447604
P 8500 5500
F 0 "U1" H 9250 5700 60  0000 C CNN
F 1 "LFE5U-25F-xBG256x" H 9250 5600 60  0000 C CNN
F 2 "ng_fpga_lattice_ecp5:LFE5U-25F_BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Pad0.35mm" H 9250 1450 60  0001 C CNN
F 3 "" H 10050 4650 60  0001 R CNN
F 4 "LFE5U-25F-xBG256x" H 9250 1550 60  0001 C CNN "MPN"
F 5 "Lattice" H 8500 5500 50  0001 C CNN "MFR"
	5    8500 5500
	1    0    0    -1  
$EndComp
$Comp
L ng_fpga_lattice_ecp5:LFE5U-25F-xBG256x U1
U 6 1 5F44FEEE
P 12000 5500
F 0 "U1" H 12750 5700 60  0000 C CNN
F 1 "LFE5U-25F-xBG256x" H 12750 5600 60  0000 C CNN
F 2 "ng_fpga_lattice_ecp5:LFE5U-25F_BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Pad0.35mm" H 12750 1450 60  0001 C CNN
F 3 "" H 13550 4650 60  0001 R CNN
F 4 "LFE5U-25F-xBG256x" H 12750 1550 60  0001 C CNN "MPN"
F 5 "Lattice" H 12000 5500 50  0001 C CNN "MFR"
	6    12000 5500
	1    0    0    -1  
$EndComp
$Comp
L ng_fpga_lattice_ecp5:LFE5U-25F-xBG256x U1
U 7 1 5F4585A0
P 8500 1500
F 0 "U1" H 9250 1700 60  0000 C CNN
F 1 "LFE5U-25F-xBG256x" H 9250 1600 60  0000 C CNN
F 2 "ng_fpga_lattice_ecp5:LFE5U-25F_BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Pad0.35mm" H 9250 -2550 60  0001 C CNN
F 3 "" H 10050 650 60  0001 R CNN
F 4 "LFE5U-25F-xBG256x" H 9250 -2450 60  0001 C CNN "MPN"
F 5 "Lattice" H 8500 1500 50  0001 C CNN "MFR"
	7    8500 1500
	1    0    0    -1  
$EndComp
Wire Wire Line
	10200 3600 10300 3600
Wire Wire Line
	10200 2400 10300 2400
Wire Wire Line
	10200 3300 10300 3300
Wire Wire Line
	10200 3200 10300 3200
Wire Wire Line
	10200 3100 10300 3100
Wire Wire Line
	10200 3000 10300 3000
Text Label 10300 3600 0    50   ~ 0
FLASH_CS_B
Text Label 10300 2400 0    50   ~ 0
FLASH_CLK
Text Label 10300 3300 0    50   ~ 0
FLASH_MOSI
Text Label 10300 3200 0    50   ~ 0
FLASH_MISO
Text Label 10300 3100 0    50   ~ 0
FLASH_IO2
Text Label 10300 3000 0    50   ~ 0
FLASH_IO3
Wire Wire Line
	10200 4000 10800 4000
Wire Wire Line
	10200 4100 10300 4100
Wire Wire Line
	10200 4200 10300 4200
Wire Wire Line
	10200 4300 10300 4300
Wire Wire Line
	10200 1600 10300 1600
Wire Wire Line
	10200 1800 10300 1800
Wire Wire Line
	10300 1800 10300 1600
Wire Wire Line
	10200 1700 10500 1700
Text GLabel 10500 1700 2    50   UnSpc ~ 0
P3V3
Wire Wire Line
	14750 3500 14850 3500
$Comp
L Device:R R3
U 1 1 5F64C834
P 10950 4000
F 0 "R3" V 10743 4000 50  0000 C CNN
F 1 "4k7" V 10834 4000 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 10880 4000 50  0001 C CNN
F 3 "~" H 10950 4000 50  0001 C CNN
F 4 "RC0402FR-074K7L" H 10950 4000 50  0001 C CNN "MPN"
F 5 "Yageo" H 10950 4000 50  0001 C CNN "MFR"
	1    10950 4000
	0    1    1    0   
$EndComp
Text Label 10300 4000 0    50   ~ 0
JTAG_TCK
Text Label 10300 4100 0    50   ~ 0
JTAG_TDI
Text Label 10300 4200 0    50   ~ 0
JTAG_TDO
Text Label 10300 4300 0    50   ~ 0
JTAG_TMS
Wire Wire Line
	11100 4000 11200 4000
Wire Wire Line
	14850 1600 14950 1600
$Comp
L Device:R R2
U 1 1 5F67D9E4
P 14700 1950
F 0 "R2" V 14493 1950 50  0000 C CNN
F 1 "DNP" V 14584 1950 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 14630 1950 50  0001 C CNN
F 3 "~" H 14700 1950 50  0001 C CNN
	1    14700 1950
	0    1    1    0   
$EndComp
Wire Wire Line
	14850 1950 14950 1950
Text GLabel 14950 1950 2    50   UnSpc ~ 0
P3V3
Text GLabel 14950 1600 2    50   UnSpc ~ 0
P3V3
$Comp
L ng_fpga_lattice_ecp5:LFE5U-25F-xBG256x U1
U 1 1 5F4162F0
P 1500 1500
F 0 "U1" H 2250 1700 60  0000 C CNN
F 1 "LFE5U-25F-xBG256x" H 2250 1600 60  0000 C CNN
F 2 "ng_fpga_lattice_ecp5:LFE5U-25F_BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Pad0.35mm" H 2250 -2550 60  0001 C CNN
F 3 "" H 3050 650 60  0001 R CNN
F 4 "LFE5U-25F-xBG256x" H 2250 -2450 60  0001 C CNN "MPN"
F 5 "Lattice" H 1500 1500 50  0001 C CNN "MFR"
	1    1500 1500
	1    0    0    -1  
$EndComp
$Comp
L ng_fpga_lattice_ecp5:LFE5U-25F-xBG256x U1
U 3 1 5F434A0C
P 1500 5500
F 0 "U1" H 2250 5700 60  0000 C CNN
F 1 "LFE5U-25F-xBG256x" H 2250 5600 60  0000 C CNN
F 2 "ng_fpga_lattice_ecp5:LFE5U-25F_BGA-256_14.0x14.0mm_Layout16x16_P0.8mm_Pad0.35mm" H 2250 1450 60  0001 C CNN
F 3 "" H 3050 4650 60  0001 R CNN
F 4 "LFE5U-25F-xBG256x" H 2250 1550 60  0001 C CNN "MPN"
F 5 "Lattice" H 1500 5500 50  0001 C CNN "MFR"
	3    1500 5500
	1    0    0    -1  
$EndComp
$Comp
L ng_time:XO_Generic_NC X1
U 1 1 5F7FED75
P 12550 3050
F 0 "X1" H 12550 3365 50  0000 C CNN
F 1 "XO_Generic_NC" H 12550 3274 50  0000 C CNN
F 2 "ng_time:Oscillator_2.5x2.0" H 12550 2950 50  0001 C CNN
F 3 "" H 12550 2950 50  0001 C CNN
	1    12550 3050
	1    0    0    -1  
$EndComp
Wire Wire Line
	12200 3100 12100 3100
Wire Wire Line
	12100 3100 12100 3200
Wire Wire Line
	12200 3000 12100 3000
Text GLabel 13700 3000 2    50   UnSpc ~ 0
P3V3
Text GLabel 12100 3000 0    50   UnSpc ~ 0
P3V3
$Comp
L ng_power:GND #PWR05
U 1 1 5F809997
P 12100 3200
F 0 "#PWR05" H 12100 2950 50  0001 C CNN
F 1 "GND" H 12103 3074 50  0000 C CNN
F 2 "" H 12000 2850 50  0001 C CNN
F 3 "" H 12100 3200 50  0001 C CNN
	1    12100 3200
	1    0    0    -1  
$EndComp
$Comp
L Device:C C1
U 1 1 5F81782E
P 13350 1850
F 0 "C1" H 13465 1896 50  0000 L CNN
F 1 "100n" H 13465 1805 50  0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 13388 1700 50  0001 C CNN
F 3 "~" H 13350 1850 50  0001 C CNN
F 4 "Samsung" H 13350 1850 50  0001 C CNN "MFR"
F 5 "CL05B104KO5NNNC" H 13350 1850 50  0001 C CNN "MPN"
	1    13350 1850
	1    0    0    -1  
$EndComp
Wire Wire Line
	13350 1700 13350 1600
Wire Wire Line
	13350 1600 13250 1600
Wire Wire Line
	13250 2200 13350 2200
Wire Wire Line
	13350 2200 13350 2100
Wire Wire Line
	13350 1600 13450 1600
Connection ~ 13350 1600
Wire Wire Line
	13350 2200 13350 2300
Connection ~ 13350 2200
$Comp
L ng_power:GND #PWR07
U 1 1 5F8236E3
P 13350 2300
F 0 "#PWR07" H 13350 2050 50  0001 C CNN
F 1 "GND" H 13353 2174 50  0000 C CNN
F 2 "" H 13250 1950 50  0001 C CNN
F 3 "" H 13350 2300 50  0001 C CNN
	1    13350 2300
	-1   0    0    -1  
$EndComp
Text GLabel 13450 1600 2    50   UnSpc ~ 0
P3V3
$Comp
L Device:C C2
U 1 1 5F839810
P 13600 3250
F 0 "C2" H 13715 3296 50  0000 L CNN
F 1 "100n" H 13715 3205 50  0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 13638 3100 50  0001 C CNN
F 3 "~" H 13600 3250 50  0001 C CNN
F 4 "Samsung" H 13600 3250 50  0001 C CNN "MFR"
F 5 "CL05B104KO5NNNC" H 13600 3250 50  0001 C CNN "MPN"
	1    13600 3250
	1    0    0    -1  
$EndComp
Wire Wire Line
	13600 3100 13600 3000
Wire Wire Line
	13600 3000 13700 3000
$Comp
L ng_power:GND #PWR08
U 1 1 5F83DBF8
P 13600 3500
F 0 "#PWR08" H 13600 3250 50  0001 C CNN
F 1 "GND" H 13603 3374 50  0000 C CNN
F 2 "" H 13500 3150 50  0001 C CNN
F 3 "" H 13600 3500 50  0001 C CNN
	1    13600 3500
	1    0    0    -1  
$EndComp
Wire Wire Line
	13600 3400 13600 3500
Wire Wire Line
	13600 3000 12900 3000
Connection ~ 13600 3000
Wire Wire Line
	12900 3100 13000 3100
Text Label 13100 3100 0    50   ~ 0
REF_CLK
Text GLabel 3200 1600 2    50   Input ~ 0
N64_AD0
Text GLabel 3200 1700 2    50   Input ~ 0
N64_AD15
Text GLabel 3200 1800 2    50   Input ~ 0
N64_AD1
Text GLabel 3200 2300 2    50   Input ~ 0
N64_AD14
Text GLabel 3200 1900 2    50   Input ~ 0
N64_AD2
Text GLabel 3200 2700 2    50   Input ~ 0
N64_AD13
Text GLabel 3200 3300 2    50   Input ~ 0
N64_AD12
Text GLabel 6700 2000 2    50   Input ~ 0
N64_AD11
Text GLabel 3200 2800 2    50   Input ~ 0
N64_AD3
Text GLabel 3200 3900 2    50   Input ~ 0
N64_AD4
Text GLabel 6700 2400 2    50   Input ~ 0
N64_AD5
Text GLabel 6700 2600 2    50   Input ~ 0
N64_AD10
Text GLabel 3200 2900 2    50   Input ~ 0
N64_ALE_L
Text GLabel 3200 3700 2    50   Input ~ 0
N64_WRITE#
Text GLabel 3200 3800 2    50   Input ~ 0
N64_ALE_H
Text GLabel 6700 2500 2    50   Input ~ 0
N64_AD6
Text GLabel 6700 3000 2    50   Input ~ 0
N64_AD9
Text GLabel 6700 3400 2    50   Input ~ 0
N64_AD7
Text GLabel 6700 3600 2    50   Input ~ 0
N64_AD8
Text GLabel 6700 4400 2    50   Input ~ 0
N64_S_CLK
Text GLabel 6700 4100 2    50   Input ~ 0
N64_OS_EVENT#
Text GLabel 6700 4500 2    50   Input ~ 0
N64_COLD_RESET#
Text GLabel 6700 4600 2    50   Input ~ 0
N64_S_DAT
$Comp
L ng_power:GND #PWR06
U 1 1 5F676420
P 12350 4450
F 0 "#PWR06" H 12350 4200 50  0001 C CNN
F 1 "GND" H 12353 4324 50  0000 C CNN
F 2 "" H 12250 4100 50  0001 C CNN
F 3 "" H 12350 4450 50  0001 C CNN
	1    12350 4450
	-1   0    0    -1  
$EndComp
Text Label 13050 4350 0    50   ~ 0
FPGA_RESET
Text Label 13050 4250 0    50   ~ 0
JTAG_TDI
Text Label 13050 4150 0    50   ~ 0
JTAG_TDO
Text Label 13050 4050 0    50   ~ 0
JTAG_TCK
Text Label 13050 3950 0    50   ~ 0
JTAG_TMS
Wire Wire Line
	12950 4350 13050 4350
Wire Wire Line
	12950 4250 13050 4250
Wire Wire Line
	12950 4150 13050 4150
Wire Wire Line
	12950 4050 13050 4050
Wire Wire Line
	12950 3950 13050 3950
Text GLabel 12250 3950 0    50   UnSpc ~ 0
P3V3
Wire Wire Line
	12450 3950 12250 3950
Wire Wire Line
	12450 4150 12350 4150
Wire Wire Line
	12350 4150 12350 4250
Connection ~ 12350 4250
Wire Wire Line
	12450 4250 12350 4250
Wire Wire Line
	12350 4250 12350 4350
Wire Wire Line
	12350 4350 12350 4450
Connection ~ 12350 4350
Wire Wire Line
	12450 4350 12350 4350
Connection ~ 12350 4150
Wire Wire Line
	12350 4050 12350 4150
Wire Wire Line
	12450 4050 12350 4050
$Comp
L Connector_Generic:Conn_02x05_Odd_Even J1
U 1 1 5F651B0D
P 12650 4150
F 0 "J1" H 12700 4567 50  0000 C CNN
F 1 "JTAG" H 12700 4476 50  0000 C CNN
F 2 "ng_conn:Samtec_FTSH-105-XX-X-DV-Mating" H 12650 4150 50  0001 C CNN
F 3 "~" H 12650 4150 50  0001 C CNN
F 4 "Samtec" H 12650 4150 50  0001 C CNN "MFR"
F 5 "FTSH-105-01-L-DV-K" H 12650 4150 50  0001 C CNN "MPN"
	1    12650 4150
	1    0    0    -1  
$EndComp
Text GLabel 13700 6000 2    50   BiDi ~ 0
HRAM_DQ0
Text GLabel 13700 5700 2    50   BiDi ~ 0
HRAM_DQ2
Text GLabel 13700 5800 2    50   BiDi ~ 0
HRAM_DQ3
Text GLabel 13700 5600 2    50   BiDi ~ 0
HRAM_DQ4
Text GLabel 13700 5900 2    50   BiDi ~ 0
HRAM_DQ5
Text GLabel 13700 6900 2    50   BiDi ~ 0
HRAM_DQ6
Text GLabel 13700 6300 2    50   BiDi ~ 0
HRAM_DQ7
Text GLabel 13700 7100 2    50   BiDi ~ 0
HRAM_RWDS
Text GLabel 13700 8600 2    50   Output ~ 0
HRAM_CS_B
Text GLabel 13700 8400 2    50   Output ~ 0
HRAM_CK_P
Text GLabel 13700 8500 2    50   Output ~ 0
HRAM_CK_N
Text GLabel 13700 8700 2    50   Output ~ 0
HRAM_RESET_B
Text GLabel 10200 7100 2    50   Output ~ 0
SD_CLK
Text GLabel 10200 5900 2    50   BiDi ~ 0
SD_DAT0
Text GLabel 10200 5800 2    50   BiDi ~ 0
SD_DAT1
Text GLabel 10200 6900 2    50   Output ~ 0
SD_CMD
Text GLabel 10200 6600 2    50   BiDi ~ 0
SD_DAT3
Text GLabel 10200 7200 2    50   BiDi ~ 0
SD_DAT2
Text GLabel 10200 6700 2    50   Input ~ 0
SD_CD
Text GLabel 6700 5700 2    50   BiDi ~ 0
USB_AD0
Text GLabel 6700 5800 2    50   BiDi ~ 0
USB_AD1
Text GLabel 6700 5900 2    50   BiDi ~ 0
USB_AD2
Text GLabel 6700 7100 2    50   BiDi ~ 0
USB_AD3
Text GLabel 6700 6600 2    50   BiDi ~ 0
USB_AD5
Text GLabel 6700 7200 2    50   BiDi ~ 0
USB_AD6
Text GLabel 6700 6700 2    50   BiDi ~ 0
USB_AD7
Text GLabel 6700 7600 2    50   BiDi ~ 0
USB_AC0
Text GLabel 6700 7700 2    50   BiDi ~ 0
USB_AC1
Text GLabel 6700 7900 2    50   BiDi ~ 0
USB_AC2
Text GLabel 6700 8100 2    50   BiDi ~ 0
USB_AC3
Text GLabel 6700 8000 2    50   BiDi ~ 0
USB_AC4
Text GLabel 6700 5600 2    50   BiDi ~ 0
USB_AC5
Text GLabel 6700 9000 2    50   BiDi ~ 0
USB_AC6
Text GLabel 6700 8900 2    50   BiDi ~ 0
USB_AC7
Text Notes 5150 9750 0    50   ~ 0
NB. Must assign IO for USB_DET signal
Text GLabel 6700 4000 2    50   Input ~ 0
N64_CIC_DATA1
Text GLabel 6700 3500 2    50   Input ~ 0
N64_CIC_DATA2
Text GLabel 6700 7500 2    50   Input ~ 0
USB_DET
Text GLabel 13700 6800 2    50   BiDi ~ 0
HRAM_DQ1
Text GLabel 3200 6000 2    50   Output ~ 0
LED_D0
Text GLabel 3200 5600 2    50   Output ~ 0
LED_D1
Text GLabel 3200 6100 2    50   Output ~ 0
LED_D2
Text GLabel 3200 5700 2    50   Output ~ 0
LED_D3
Text GLabel 3200 7200 2    50   Output ~ 0
LED_D4
Text GLabel 3200 5800 2    50   Output ~ 0
LED_D5
Text GLabel 3200 5900 2    50   Output ~ 0
LED_D6
Text GLabel 3200 6200 2    50   Output ~ 0
LED_D7
Text Notes 5150 9850 0    50   ~ 0
NB. In FT245 Sync FIFO mode, the AC5 signal is CLKOUT
Text GLabel 6700 6900 2    50   BiDi ~ 0
USB_AD4
Text GLabel 6700 1900 2    50   Input ~ 0
N64_READ#
Wire Wire Line
	3200 8400 3300 8400
Text Label 3300 8400 0    50   ~ 0
REF_CLK
$Comp
L ng_memory:W25Q128JVPIQ U2
U 1 1 5FC54331
P 13150 1500
F 0 "U2" H 13600 1665 50  0000 C CNN
F 1 "W25Q128JVPIQ" H 13600 1574 50  0000 C CNN
F 2 "Package_SON:WSON-8-1EP_6x5mm_P1.27mm_EP3.4x4mm" H 13650 650 50  0001 C CNN
F 3 "https://www.mouser.com/datasheet/2/949/w25q128jv_revf_03272018_plus-1489608.pdf" H 14150 1200 50  0001 C CNN
F 4 "Winbond" H 13150 1500 50  0001 C CNN "MFR"
F 5 "W25Q128JVPIQ" H 13150 1500 50  0001 C CNN "MPN"
	1    13150 1500
	-1   0    0    -1  
$EndComp
Connection ~ 10300 1600
Wire Wire Line
	10300 1600 10400 1600
$Comp
L ng_power:GND #PWR03
U 1 1 5F643215
P 10400 1600
F 0 "#PWR03" H 10400 1350 50  0001 C CNN
F 1 "GND" V 10404 1520 50  0000 R CNN
F 2 "" H 10300 1250 50  0001 C CNN
F 3 "" H 10400 1600 50  0001 C CNN
	1    10400 1600
	0    -1   -1   0   
$EndComp
Wire Wire Line
	13250 2100 13350 2100
Connection ~ 13350 2100
Wire Wire Line
	13350 2100 13350 2000
Wire Wire Line
	13000 3100 13000 3200
$Comp
L Connector:TestPoint TP?
U 1 1 5FDC5F08
P 13000 3200
AR Path="/5F483803/5FDC5F08" Ref="TP?"  Part="1" 
AR Path="/5F3E46DE/5FDC5F08" Ref="TP1"  Part="1" 
F 0 "TP1" H 13058 3318 50  0000 L CNN
F 1 "TestPoint" H 13058 3227 50  0001 L CNN
F 2 "TestPoint:TestPoint_Pad_D1.0mm" H 13200 3200 50  0001 C CNN
F 3 "~" H 13200 3200 50  0001 C CNN
	1    13000 3200
	1    0    0    1   
$EndComp
Connection ~ 13000 3100
Wire Wire Line
	13000 3100 13100 3100
$Comp
L Device:R R1
U 1 1 5F67946D
P 14700 1600
F 0 "R1" V 14493 1600 50  0000 C CNN
F 1 "DNP" V 14584 1600 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 14630 1600 50  0001 C CNN
F 3 "~" H 14700 1600 50  0001 C CNN
	1    14700 1600
	0    1    1    0   
$EndComp
Wire Wire Line
	14850 3000 14950 3000
Text GLabel 14950 3000 2    50   UnSpc ~ 0
P3V3
Text Notes 11150 1150 0    50   ~ 0
Pull-ups on the configuration flash CSn and CLK signals are likely unnecessary\nThe Butterstick omits pull-ups on CSn, CLK, IO2, and IO3\nThe latter are likely unnecessary for a QSPI part with fixed QE=1
Wire Wire Line
	14550 1600 14450 1600
Wire Wire Line
	14550 1950 14450 1950
Text Label 14450 1950 2    50   ~ 0
FLASH_CS_B
Text Label 14450 1600 2    50   ~ 0
FLASH_CLK
$Comp
L Device:R R26
U 1 1 5FF8D4D1
P 14850 3250
F 0 "R26" H 14920 3296 50  0000 L CNN
F 1 "4k7" H 14920 3205 50  0000 L CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 14780 3250 50  0001 C CNN
F 3 "~" H 14850 3250 50  0001 C CNN
F 4 "RC0402FR-074K7L" H 14850 3250 50  0001 C CNN "MPN"
F 5 "Yageo" H 14850 3250 50  0001 C CNN "MFR"
	1    14850 3250
	1    0    0    -1  
$EndComp
Wire Wire Line
	10200 2100 10850 2100
NoConn ~ 10200 2000
$Comp
L Device:C C45
U 1 1 5FF9EFF4
P 14850 3750
F 0 "C45" H 14965 3796 50  0000 L CNN
F 1 "100n" H 14965 3705 50  0000 L CNN
F 2 "Capacitor_SMD:C_0402_1005Metric" H 14888 3600 50  0001 C CNN
F 3 "~" H 14850 3750 50  0001 C CNN
F 4 "Samsung" H 14850 3750 50  0001 C CNN "MFR"
F 5 "CL05B104KO5NNNC" H 14850 3750 50  0001 C CNN "MPN"
	1    14850 3750
	1    0    0    -1  
$EndComp
Wire Wire Line
	14850 3500 14850 3400
Wire Wire Line
	14850 3500 14850 3600
Connection ~ 14850 3500
Wire Wire Line
	14850 3900 14850 4000
$Comp
L ng_power:GND #PWR072
U 1 1 5FFA7EA6
P 14850 4000
F 0 "#PWR072" H 14850 3750 50  0001 C CNN
F 1 "GND" H 14853 3874 50  0000 C CNN
F 2 "" H 14750 3650 50  0001 C CNN
F 3 "" H 14850 4000 50  0001 C CNN
	1    14850 4000
	1    0    0    -1  
$EndComp
Wire Wire Line
	14850 3000 14850 3100
Text Label 10300 2200 0    50   ~ 0
FPGA_RESET
Text Label 14750 3500 2    50   ~ 0
FPGA_RESET
$Comp
L Device:R R27
U 1 1 6013CF20
P 14700 2300
F 0 "R27" V 14493 2300 50  0000 C CNN
F 1 "DNP" V 14584 2300 50  0000 C CNN
F 2 "Resistor_SMD:R_0402_1005Metric" V 14630 2300 50  0001 C CNN
F 3 "~" H 14700 2300 50  0001 C CNN
	1    14700 2300
	0    1    1    0   
$EndComp
Wire Wire Line
	14850 2300 14950 2300
Text GLabel 14950 2300 2    50   UnSpc ~ 0
P3V3
Wire Wire Line
	14550 2300 14450 2300
Wire Wire Line
	10300 2200 10200 2200
Text GLabel 10850 2100 2    50   Output ~ 0
FPGA_CDONE
Text GLabel 14450 2300 0    50   Output ~ 0
FPGA_CDONE
$Comp
L ng_power:GND #PWR0103
U 1 1 601574CC
P 11200 4000
F 0 "#PWR0103" H 11200 3750 50  0001 C CNN
F 1 "GND" V 11204 3920 50  0000 R CNN
F 2 "" H 11100 3650 50  0001 C CNN
F 3 "" H 11200 4000 50  0001 C CNN
	1    11200 4000
	0    -1   -1   0   
$EndComp
$EndSCHEMATC
