make[1]: Entering directory `/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5'

################################################################################
##                                  PRINT ENV                                 ##
################################################################################
FPGA_LOCAL_DISK_COMP_DIR=
FPGA_LOCAL_DISK_COMP=NO
VCS_ARCH_OVERRIDE=linux
VCS_HOME=/opt/coe/synopsys/vcs/Q-2020.03-SP2-12
VIVADO_ENABLE_MULTI_MACHINE_MPF=0
VIVADO_ENABLE_SINGLE_MACHINE_MPF=0
XILINX_LOCAL_USER_DATA=no
ZEBU_AURA_FW_HOME=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/aura/fw
ZEBU_AURA_SW_HOME=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/aura/sw
ZEBU_COMPILATION_OBJECTIVE=
ZEBU_DISABLE_TRITON=1
ZEBU_DRIVER_PATH=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/drivers
ZEBU_FPGA_MODULE_DIR=/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0
ZEBU_FPGA_ORIGINAL_DIR=/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.Original
ZEBU_FPGA_SRC_DIR=/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.src
ZEBU_NO_INSTR_MUXCY_XORCY=1
ZEBU_PARFF_XCUI_FILE_NAME=fpgaparameterset_v7.xcui
ZEBU_PARFF_XCUI_TARGET_NAME=L5_Vivado_Remove_muxcy_xorcy
ZEBU_REMOVE_ALL_MUXCY_XORCY=1
ZEBU_ROOT=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4
ZEBU_SDF_ANALYSIS=1
ZEBU_SYSTEM_DIR=/mnt/quinn_zebu/ZEBU_SYSTEM_DIR
ZEBU_TRITON_ZS2=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/triton_zs2
ZEBU_TRITON_ZS3=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/triton_zs3
ZEBU_XIL=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/ise/ISE_DS
ZEBU_XIL_VIVADO=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/
ZEBU_XIL_VIVADO_P2=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado_p2/
ZEBU_XIL_VIVADO_P3=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado_p3/ids_lite
ZEBU_XIL_VIVADO_P4=/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado_p4/


####################################################################
###################### VERIFICATION MACHINE  #######################
####################################################################
Host name is csce-quinn-s1.engr.tamu.edu
Fpga compilation directory : /home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5

Make process id 26389
------[ CPU info (40 cores) ]-----------------------------
processor	: 0
vendor_id	: GenuineIntel
cpu family	: 6
model		: 63
model name	: Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
stepping	: 2
microcode	: 0x49
cpu MHz		: 2602.520
cache size	: 25600 KB
physical id	: 0
siblings	: 20
core id		: 0
cpu cores	: 10
apicid		: 0
initial apicid	: 0
fpu		: yes
fpu_exception	: yes
cpuid level	: 15
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc aperfmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm epb invpcid_single ssbd rsb_ctxsw ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid fsgsbase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid cqm xsaveopt cqm_llc cqm_occup_llc dtherm ida arat pln pts md_clear spec_ctrl intel_stibp flush_l1d
bogomips	: 4600.38
clflush size	: 64
cache_alignment	: 64
address sizes	: 46 bits physical, 48 bits virtual
------[ top (51 lines) ]---------------------------------
top - 13:17:01 up 87 days,  4:16,  3 users,  load average: 1.97, 1.74, 1.35
Tasks: 643 total,   8 running, 632 sleeping,   3 stopped,   0 zombie
%Cpu(s):  8.4 us, 14.4 sy,  0.0 ni, 76.6 id,  0.6 wa,  0.0 hi,  0.0 si,  0.0 st
KiB Mem : 19781961+total, 17521020+free,  6673720 used, 15935684 buff/cache
KiB Swap:  4194300 total,  4194300 free,        0 used. 18915955+avail Mem 

  PID USER      PR  NI    VIRT    RES    SHR S  %CPU %MEM     TIME+ COMMAND
 1206 root      20   0  826392 305280  87708 S 105.3  0.2   1576:18 esensor
24713 hbritton  20   0 3534632   2.3g 208720 S 100.0  1.2   1:17.87 vivado
 1897 root      20   0  367096 204960   9800 S  31.6  0.1  54:35.13 adclient
27322 hbritton  20   0  164780   2624   1668 R  31.6  0.0   0:00.06 top
27330 hbritton  20   0  164780   2620   1668 R  31.6  0.0   0:00.06 top
27344 hbritton  20   0  164780   2624   1668 R  26.3  0.0   0:00.05 top
27186 hbritton  20   0  164784   2916   1720 R  21.1  0.0   0:00.09 top
27237 hbritton  20   0  164780   2620   1668 R  21.1  0.0   0:00.08 top
27272 hbritton  20   0  164780   2620   1668 R  21.1  0.0   0:00.07 top
27377 hbritton  20   0  164780   2620   1668 R  21.1  0.0   0:00.04 top
27417 hbritton  20   0  164780   2624   1668 S  21.1  0.0   0:00.04 top
27421 hbritton  20   0  164780   2624   1668 S  21.1  0.0   0:00.04 top
27426 hbritton  20   0  164780   2620   1668 S  21.1  0.0   0:00.04 top
27414 hbritton  20   0  164780   2620   1668 S  15.8  0.0   0:00.03 top
27431 hbritton  20   0  164780   2624   1668 S  15.8  0.0   0:00.03 top
27441 hbritton  20   0  164780   2624   1668 S  15.8  0.0   0:00.03 top
19652 root       0 -20       0      0      0 S   5.3  0.0   0:51.34 kworker/8:+
    1 root      20   0  202308   7240   4228 S   0.0  0.0  42:31.88 systemd
    2 root      20   0       0      0      0 S   0.0  0.0   0:03.04 kthreadd
    4 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/0:+
    6 root      20   0       0      0      0 S   0.0  0.0   0:18.10 ksoftirqd/0
    7 root      rt   0       0      0      0 S   0.0  0.0   0:01.11 migration/0
    8 root      20   0       0      0      0 S   0.0  0.0   0:00.00 rcu_bh
    9 root      20   0       0      0      0 S   0.0  0.0  37:04.19 rcu_sched
   10 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 lru-add-dr+
   11 root      rt   0       0      0      0 S   0.0  0.0   0:15.22 watchdog/0
   12 root      rt   0       0      0      0 S   0.0  0.0   0:16.35 watchdog/1
   13 root      rt   0       0      0      0 S   0.0  0.0   0:00.95 migration/1
   14 root      20   0       0      0      0 S   0.0  0.0   0:00.96 ksoftirqd/1
   16 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/1:+
   18 root      rt   0       0      0      0 S   0.0  0.0   0:13.99 watchdog/2
   19 root      rt   0       0      0      0 S   0.0  0.0   0:01.19 migration/2
   20 root      20   0       0      0      0 S   0.0  0.0   0:01.83 ksoftirqd/2
   22 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/2:+
   24 root      rt   0       0      0      0 S   0.0  0.0   0:15.45 watchdog/3
   25 root      rt   0       0      0      0 S   0.0  0.0   0:00.93 migration/3
   26 root      20   0       0      0      0 S   0.0  0.0   0:00.83 ksoftirqd/3
   28 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/3:+
   29 root      rt   0       0      0      0 S   0.0  0.0   0:13.94 watchdog/4
   30 root      rt   0       0      0      0 S   0.0  0.0   0:01.44 migration/4
   31 root      20   0       0      0      0 S   0.0  0.0   0:01.20 ksoftirqd/4
   33 root       0 -20       0      0      0 S   0.0  0.0   0:00.00 kworker/4:+
   34 root      rt   0       0      0      0 S   0.0  0.0   0:15.51 watchdog/5
   35 root      rt   0       0      0      0 S   0.0  0.0   0:01.00 migration/5
----------------------------------------------------------------



touch zNetgen_property.db






[SW-FPGA] - INFO : run in PARFF target, ZEBU_FPGA_ORIGINAL_DIR=/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.Original


################################################################################
##                                 STEP ZNETGEN                               ##
################################################################################
znetgen start time: 1713637026
if ! [ -e znetgen_skipped.info ]; then START_TIME=$(date +%s) ; time  zNetgen design.tcl  && touch design_zlcr.zdc ; END_TIME=$(date +%s) ; ZFILENAME=xdlRename.log; if ( [ -f $ZFILENAME ] ) && ! gzip -t $ZFILENAME &> /dev/null; then gzip -f $ZFILENAME; mv ${ZFILENAME}.gz $ZFILENAME; fi; mv xdlRename.log ./fpga_reports/zNetgen/xdlRename.log.gz ; echo "`date +%s` `date +%X`     |=> zNetgen: $(( ($END_TIME - $START_TIME ) /60 )) mins" >> fpga_info.log ; fi

                                    ZeBu (R)
                                    zNetgen

              Version Q-2020.03-SP1-4 for linux64 - Oct 18, 2022 

                    Copyright (c) 2002 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zNetgen design.tcl 

# start time is Sat Apr 20 13:17:07 2024




# Build Date : Oct 18 2022 - 00:58:44
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4604.90 Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
#            Load: 1.89 1.73 1.35 9/680 29677
#            Hostname: csce-quinn-s1.engr.tamu.edu   OS: Linux 3.10.0-1160.108.1.el7.x86_64
# Memory     Total: 193183 MB Free: 169565 MB
#            Total Free including cache: 183687 MB
#            Swap cache: 0 MB Cached space: 14122 MB
#            Swap space: 4095 MB Free Swap space: 4095 MB
#            VmSize: 426 MB VmPeak: 426 MB
# Disk Space Total: 50 GB Available: 48 GB Used: 2 GB
#            Free inodes: 104830763
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            8388608              unlimited            bytes     
# -------------------------------------------------------------------- 


### warning in zNetgen [CCT0300W] : can't set stack to unlimited, zNetgen may randomly crash.
#   step INIT : Advanced commands have been loaded
zNetgen_common_pkg has been loaded
##############################################
# 1 LOAD EDIFS
##############################################
#   step ZNF PARSER : reading netlist from ZNF file 'wrapper.edf.gz'
##############################################
# 2 MERGE
##############################################
#   step EDIF LOADER : reading EDIF file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/libXilinx.edif.gz'
#   step merge : merging file 'wrapper.edf.gz'
#   step merge : setting top module 'design' from library 'zxlpar_lib'.
#   step set_top : setting module 'design' as top of netlist 'zmerge from design'
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 60 modules created
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_read_edifs.
#   step SOCKET SANITY CHECK : INSTANCE=ClockRegion000RD_12A, MOD=RecvClockRegionD1__1, PV=O
#   step SOCKET SANITY CHECK : INSTANCE=ClockRegion000RD_12A, MOD=RecvClockRegionD1__1, PV=I
#   step SOCKET SANITY CHECK : INSTANCE=ClockRegion000SD_20A, MOD=SendClockRegionD1__1, PV=I
#   step SOCKET SANITY CHECK : INSTANCE=ClockRegion000SD_20A, MOD=SendClockRegionD1__1, PV=O
##############################################
# 3 NETLIST PROCESSING
##############################################
# ZNETGEN REPORT INFO: ZOPT mode=off
   ##############################################
   # 3.0 ZEBU_DONT_TOUCH
   ##############################################
#   step DONT TOUCH : Protect all instances with 'ZEBU_VIVADO_STOP_TIMING' attribute.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step DONT TOUCH : 0 instance has been protected.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
      ##############################################
      # 3.0 INCREMENTAL MANIPULATION
      ##############################################
         ##############################################
         # 3.0 TRISTATE REMAPPING
         ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step TRISTATE_REMAP : 0 lonely zebu_PULL macros were found.
#   step remap_tristate : 0 tristate buses were remapped as pullup to ISE-compatible logic in context design.
   ##############################################
   # 3.1 ZVIEW
   ##############################################
   ##############################################
   # 3.2 XDL RENAME
   ##############################################
#   step XDL RENAME : Log file named xdlRename.log
   ##############################################
   # 3.4 MULTI-RTB
   ##############################################
#   step INSTR_MULTI_RTB : Performing multi-rtb manipulation for netlist 'zmerge'.
#   step INSTR_MULTI_RTB : '0' instances has been manipulated.
   ##############################################
   # 3.5 FW MACROS
   ##############################################
   ##############################################
   # 3.51 CLOCKLOOP
   ##############################################
   ##############################################
   # 3.52 SETUP STABILITY
   ##############################################
   ##############################################
   # 3.6 ZXLSYS
   ##############################################
#   step instr_ztig_reg : 0 instances of the writeback blackbox registers replaced.
#   step instr_zxlsys : zxlsys manipulation 
   ##############################################
   # 3.7 ZPLUG
   ##############################################
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 || $DUMPVARS
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 3.8 CLEANING CLOCKS
   ##############################################
   ##############################################
   # 3.9 INSERT ADDITIONAL BUFG
   ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_1.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_3.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Bufg 'design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clko.u_xst_wrapper_0.virtex7_bufgctrl_0' is considered as useless, it won't be counted.
#   step BUFG INSERTION : Found 5 BUFGs in the design (max 12)
   ##############################################
   # 3.10 SPLIT FANOUT
   ##############################################
   ##############################################
   # 3.11 SYNCHRO
   ##############################################
#   step synchro : design synchronization statistics
#   step CLOCK NETWORK : writing report for design 'design'
#   info :    #-------- Summary 

#   info :      - 943 synchronous items
#   info :      - 1 primary clock 
#   info :      - 31 derived clocks 
#   info :      - 0 multi-driven clock 
#   info :      - 9 stuck clocks 
#   info :      - 0 undriven clock
#   info :      - Total : 41 clocks

#   info :      - 0 zxlsys instance


#   info :    #-------- PRIMARY clocks

#   info :         44 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.sys_idel_clk (BUFG)
#   info :  

#   info :    #-------- DERIVED clocks

#   info :        455 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clk.u_xst_wrapper_0.O (BUFG)
#   info :        235 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_srb_clk.u_xst_wrapper_0.O (BUFG)
#   info :        164 items : design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_in_0.u_xst_wrapper_0.clk_dv
#   info :          9 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clk_hs.u_xst_wrapper_0.O (BUFG)
#   info :          7 items : design.zkprctrl.wrapper.fib_bridge_rx.u_xst_wrapper_0.socket_lvds_sys_slave_0.u_xst_wrapper_0.socket_lvds_gp_in_0.u_xst_wrapper_0.clk_hs
#   info :          3 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_2.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_registers_dut_0.reg_sock_ce
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_1.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_3.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.mxfcmxfx_sys_xclk2_zpt_xbuf
#   info :          1 items : design.zkprctrl.mxfcmxfx_sys_xclk_zpt_xbuf
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clko.u_xst_wrapper_0.O (BUFG)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_fb
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.pll_fb
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.pll_fb
#   info :          1 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.pll_fb
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_clkout0
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clk.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_clkout1
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clk_hs.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_clkout2
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_fib_clko.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.pll_clkout3
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_bus_dut_0.x_bufgctrl_ce_srb_clk.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.clka1d2
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_1.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.clka1d4
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_2.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.clka1d8
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.x_bufgctrl_3.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.pll_clkout0
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.pll_clkout1
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk2_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.pll_clkout0
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.pll_clkout1
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_xclk_0.x_bufgctrl_ce_sys_xclk_dv4.u_xst_wrapper_0.virtex7_bufgctrl_0
#   info : 

#   info :    #-------- STUCK clocks

#   info :          2 items : design.ddr3_ctrl_empty_128x512_0.wrapper.N155 (STUCK)
#   info :          2 items : design.ddr3_ctrl_empty_128x512_1.wrapper.N155 (STUCK)
#   info :          2 items : design.zebu_fake_zview.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_100_zMem_multiport_TO_clk_100_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_200_zMem_multiport_TO_clk_200_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_25_zMem_multiport_TO_clk_25_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_50_zMem_multiport_TO_clk_50_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_zMem_multiport_TO_.gnd (STUCK)
#   info :          1 items : design.zebu_fake_ztig.gnd (STUCK)
#   info : 


#   info : # clock buffer list:
#   info : #        bufg   design.zkprctrl.wrapper.sysclk_mxfx.u_xst_wrapper_0.sysclk_idly_0.bufg_0     net: design.zpl_wr_zkprctrlsys_idel_clk

#   info : # 1 clock buffer(s) found

   ##############################################
   # 8.1 FPGA STATS
   ##############################################
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 876 |                 901 |                   2 |                   0 |               65536 |                   0 |                  12 |                 128 |                1007 |                   0 |                   0 |                   0 |                   0 || design
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 3.12 REMOVE ALL MUXCY/XORCY
   ##############################################
#   step query_undriven_nets : Found 4 undriven nets in the netlist.
#   step query_undriven_nets : Found 0 undriven pins in the netlist.
#   step query_undriven_nets : See './fpga_reports/zNetgen/undriven_nets_and_pins.rpt.gz' report for additional information regarding undriven elements in the netlist.
##############################################
# 7 CONSISTENCY CHECK
##############################################
#   step Consistency Check : Performing consistency check on the netlist
   ##############################################
   # 3.18 VD
   ##############################################
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_before_DAP.
#   step Property DB : writing property DB into file 'zNetgen_property.db'
#   step CLUSTER_SPLIT : ZEBU_MDTMX_USE is not used
#   step CLUSTER_SPLIT : ZEBU_MDTMX_SOFT_USE is not used
#   step CLUSTER_SPLIT : ZEBU_MDTMX_PARTONLY is not used
#   step CLUSTER_SPLIT : ZEBU_MDTMX_FORCE_PDM is not used
#   step CLUSTER_SPLIT : Applying FLOW_NA
#   step CLUSTER_SPLIT : DAP engine: default - softDAP is not used
#   step CLUSTER_SPLIT : DAP mode: default
#   step CLUSTER_SPLIT : ZEBU_POST_OPT_FILTER is not used (Option is 0).
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 || $DUMPVARS
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 3.11 LOCK_SOCKET
   ##############################################
#   step XDC GENERATOR : Writing XDC file 'design_zlcr.zdc.incr_tmp' with 4 constraints
#   step XDC GENERATOR : constraints have changed - regenerate XDC file 'design_zlcr.zdc'
##############################################
# 5 GENERATION
##############################################
##############################################
# 6 CHECK AND FIX NETLIST
##############################################
#   step CHECK_AND_FIX_NETLIST : Performing check and fix for netlist 'zmerge'.
#   step RESOLVE_NAME_CONFLICTS : 0 ports have been renamed.
#   step clean_netlist : cleaning netlist 'zmerge'
#   step XDC GENERATOR : Writing XDC file 'design_fw.zdc' with 45 constraints
#   step XDC GENERATOR : Writing XDC file 'design_bufg.zdc' with 1 constraints
#   step SERIALIZE : writing netlist 'zmerge' into znl file './fpga_reports/zNetgen/design_db.znf'
#   step SERIALIZE : #bytes in: 358964, #bytes out: 111080, compression ratio: 3.231581
##############################################
# 7 VIVADO WA
##############################################
#   step aggregate_topgnd : # info : Found 11000 design IO ports on GND. 22 new GND driver created
# Checkin RAMB16
   ##############################################
   # 7 CLEAN PROPERTIES
   ##############################################
##############################################
# 8 STATS AND INFOS
##############################################
   ##############################################
   # .0 BLACKBOXES
   ##############################################
#   step show_black_box : Searching blackbox in module 'design' :
#   step show_black_box : Number of blackbox found : 0.
      ##############################################
      # 8.1  STATS
      ##############################################
#   step FPGA STATS : xilinx primitives
#   step FPGA STATS :          340 lut2
#   step FPGA STATS :          203 muxcy
#   step FPGA STATS :          199 fdre
#   step FPGA STATS :          179 fdc
#   step FPGA STATS :          171 lut4
#   step FPGA STATS :          165 lut6
#   step FPGA STATS :          128 iobuf
#   step FPGA STATS :          124 lut3
#   step FPGA STATS :          116 fd
#   step FPGA STATS :          104 lut1
#   step FPGA STATS :          104 fdce
#   step FPGA STATS :          101 xorcy
#   step FPGA STATS :           85 vcc
#   step FPGA STATS :           84 gnd
#   step FPGA STATS :           75 obuf
#   step FPGA STATS :           69 lut5
#   step FPGA STATS :           68 fds
#   step FPGA STATS :           63 fde
#   step FPGA STATS :           59 fdp
#   step FPGA STATS :           46 fdse
#   step FPGA STATS :           32 or2
#   step FPGA STATS :           29 obufds
#   step FPGA STATS :           25 fdr
#   step FPGA STATS :           13 ibufds
#   step FPGA STATS :           13 fdpe
#   step FPGA STATS :           11 bufgctrl
#   step FPGA STATS :            7 oserdese2
#   step FPGA STATS :            7 iserdese2
#   step FPGA STATS :            7 idelaye2
#   step FPGA STATS :            5 oddr
#   step FPGA STATS :            5 muxf7
#   step FPGA STATS :            4 mmcme2_base
#   step FPGA STATS :            2 ramb36_exp
#   step FPGA STATS :            2 ld
#   step FPGA STATS :            2 fdrs
#   step FPGA STATS :            1 sysmon
#   step FPGA STATS :            1 startupe2
#   step FPGA STATS :            1 muxf8
#   step FPGA STATS :            1 idelayctrl
#   step FPGA STATS :            1 capturee2
#   step FPGA STATS :            1 bufr
#   step FPGA STATS :            1 bufio
#   step FPGA STATS :            1 bufg
#   step FPGA STATS : hierachic instances
#   step FPGA STATS : 
#   step FPGA STATS : This fpga has an interface of 2 wires (1 recv_out, recv_out_fast, recv_out_direct and 1 send_in, send_in_fast, send_in_direct)
#   step FPGA STATS : 
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : |                         1 |         2 |         3 |      4 |      5 |      6 |      7 |       8 |   9 |  10 |  11 |  12 |  13 |  14 |  15 |  16 |   17 |   18 |
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : |  socket_00_08_00_00(LVDS) | U0/M0/F08 | U0/M0/F00 |      0 |      0 |      0 |      1 |    1/24 |   0 |   0 |   0 |   1 |   1 |   1 |   1 |   1 |    0 |    0 |
#   step FPGA STATS : |  socket_00_08_00_09(LVDS) | U0/M0/F08 |  U0/M0/IF |      0 |      1 |      0 |      0 |    1/24 |   0 |   1 |   0 |   0 |   1 |   1 |   1 |   1 |    0 |    0 |
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : 1  => socket name
#   step FPGA STATS : 2  => fpga from
#   step FPGA STATS : 3  => fpga to
#   step FPGA STATS : 4  => design wire out with xdr
#   step FPGA STATS : 5  => design wire out with sdr
#   step FPGA STATS : 6  => design wire in with xdr
#   step FPGA STATS : 7  => design wire in with sdr
#   step FPGA STATS : 8  => physical wire used/physical wire total
#   step FPGA STATS : 9  => physical wire used out with xdr
#   step FPGA STATS : 10  => physical wire used out with sdr
#   step FPGA STATS : 11  => physical wire used in with xdr
#   step FPGA STATS : 12  => physical wire used in with sdr
#   step FPGA STATS : 13  => min xdr out
#   step FPGA STATS : 14 => max xdr out
#   step FPGA STATS : 15 => min xdr in
#   step FPGA STATS : 16 => max xdr in
#   step FPGA STATS : 17 => Available slot out
#   step FPGA STATS : 18 => Available slot in
#   step FPGA STATS : 
#   step FPGA STATS : Number of Flip Flop Or Latches controls set (ce, s, r, pre, clr, ge) : 87 
#   step FPGA STATS : 
#   step FPGA STATS : Number of Synchronous Elements controls set (ce, s, r, pre, ge, clr, we, clk) : 126 
#   step FPGA STATS : 
#   step FPGA STATS : Number of Synchronous Elements controls set with Ise approximation used (ce, s, r, pre, clr. clk) : 62 
#   step FPGA STATS : 
      ##############################################
      # 8.1 SUBSYSTEM STATS
      ##############################################
#   step NtgTclTDMRegMarking : Warning: cannot find design/*/U0_M0_F8, exit.
#   step NtgTclTDMRegMarking : Setting inter-die TDM properties ZDEL(0 new, 0 existed) and DUT(0 new, 0 existed) on registers.
#   step NtgTclTDMRegMarking : inserted 0 inter-die TDM properties in total.

#   step FalsePathFeedThroughInserter : inserted 0 false path feedthrough(s).
#   step NtgTclFilterRegMarking : Setting 0 filter register for replication among 0 total filter registers.
#   step NtgTclFilterRegMarking : Setting 0 LUT1 for replication in Aux --> LUT1(INV) --> LD path.
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_after_DAP.
#   step NtgTclTDMRegMarking : Sanity check PASS, no duplicated attribute found on primitives.
#   step EDIF GENERATOR : writing netlist 'clean_properties' into EDIF file 'design.edf.gz'
#   step extract : Extract ZEBU_VIVADO_STOP_TIMING attributes
#   step xdlExtract : Extract XDL Names

#   exec summary :    1 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m9.791s, sys 0m0.791s
#   exec summary : Total memory: 1839600 kB - RSS memory: 1476508 kB - Data memory: 1471052 kB
#   exec summary : Successful execution

# end time is Sat Apr 20 13:17:29 2024
#   step GENERATE_DESIGN_INFO :  design_info.mk file generated

real	0m22.822s
user	0m9.826s
sys	0m0.918s

touch design_fwc.zdc



time xdc_sorter -i design_zpar.zdc design_fw.zdc design_zlcr.zdc design_bufg.zdc resyn_constr.zdc design_fwc.zdc -o design.xdc
time  /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/ise/xdc_sorter -i design_zpar.zdc design_fw.zdc design_zlcr.zdc design_bufg.zdc resyn_constr.zdc design_fwc.zdc -o design.xdc
 ---------------------------------- 
|   xdc_sorter v3.3 (09/24/2021)   |
|                                  |
|            SEV - 2021            |
 ---------------------------------- 

Reading XDC files... 
-> Reading design_zpar.zdc... OK
-> Reading design_fw.zdc... OK
-> Reading design_zlcr.zdc... OK
-> Reading design_bufg.zdc... OK
-> Reading resyn_constr.zdc... OK
-> Reading design_fwc.zdc... OK

Generating sorted XDC file... OK

[INFO] Sorting accomplished succesfully :
=> design.xdc (41 constraints)
0.38user 1.03system 0:01.43elapsed 99%CPU (0avgtext+0avgdata 1644maxresident)k
8inputs+400outputs (0major+229235minor)pagefaults 0swaps
cat: md5sum.txt: No such file or directory
cat: md5sum.txt: No such file or directory
/bin/sh: /READ//cache_read_write.sh: No such file or directory



##########################################################################
##                              STEP VIVADO                             ##
##########################################################################
# Vivado DCP Temp Dir: tmp_dcp
vivado start time: 1713637059
WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2019.1_EP06_159265 (64-bit)
  **** SW Build (by stepheny) on Fri Oct 11 16:37:07 PDT 2019
  **** IP Build 2548770 on Wed May 29 13:01:34 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Sourcing tcl script '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/vivado/scripts/Vivado_init.tcl'
source /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/vivado_v7/compil_vivado_v7.tcl -notrace
[SW_FPGA] - INFO : Loading zebu_fpga_compile_env.tcl
[SW_FPGA] - INFO : Loading vivado_common_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_proc_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_reports_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_v7_pkg.tcl
[SW_FPGA] - INFO : Loading triton_common_pkg.tcl

[SW_FPGA] - INFO : Generating XDC WA for Vivado V7 Link_design

[SW_FPGA] - INFO : Vivado Parameters used 
VIVADO_ENABLE_SINGLE_MACHINE_MPF=0
VIVADO_ENABLE_MULTI_MACHINE_MPF=0

[SW_FPGA] - INFO : top fpga name is: fx_top
[SW_FPGA] - INFO : bitgen options sets [-w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable] 
0 Beta devices matching pattern found, 0 enabled.
[SW_FPGA] - INFO : Default Vivado params loaded
[SW_FPGA] - INFO : Disable place.autoLaguna
[SW_FPGA] - INFO : place.opportunisticLagunaRegUse  false
[SW_FPGA] - INFO : physynth.enableLagunaSites  false
[SW_FPGA] - INFO : physynth.slrCrossingOptTnsInExplore false
[SW_FPGA] - INFO : VIVADO_FORCE_REPLICATION=ON
[SW_FPGA] - INFO : Default Vivado message config loaded
[SW_FPGA] - INFO : FPGA (FX)=F08 is being compiled
[SW_FPGA] - INFO : Advanced Vivado Debug parameters [Enabled]
[SW_FPGA] - INFO : Vivado params selectable: Delete Empty Hierarchy with Dont touch => [enabled]
[SW_FPGA] - hw_type is v7
[SW_FPGA] - INFO : Vivado params selectable: Multithreading value = 4
[SW_FPGA] - INFO : Vivado params selectable: Global Hold Iter => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: route SLL Assignment  => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: place_design BUFG insertion in 2017.3  => [enabled]
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_set_options_variable 1 mins
[SW_FPGA] - INFO : Extra BUFG Insertion by Vivado [disabled]

[SW_FPGA] - INFO : Sources files loading ...


[SW_FPGA]: Link design
Command: link_design -top fx_top -part xc7v2000tflg1925-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Parsing EDIF File [./design.edf]
Finished Parsing EDIF File [./design.edf]
INFO: [Project 1-454] Reading design checkpoint '/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/vd_top.dcp' for cell 'vd_top'
INFO: [Project 1-454] Reading design checkpoint '/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/vde_mon_top.dcp' for cell 'vde_mon_top'
INFO: [Netlist 29-17] Analyzing 1054 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1_AR69152
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/no_dont_touch.xdc]
Finished Parsing XDC File [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/no_dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.500 ; gain = 0.000 ; free physical = 152717 ; free virtual = 171007
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 767 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 66 instances
  FD => FDRE: 116 instances
  FDC => FDCE: 179 instances
  FDE => FDRE: 63 instances
  FDP => FDPE: 59 instances
  FDR => FDRE: 25 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 2 instances
  FDS => FDSE: 68 instances
  IOBUF => IOBUF (IBUF, OBUFT): 128 instances
  LD => LDCE: 2 instances
  MMCME2_BASE => MMCME2_ADV: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 20 instances
  OR2 => LUT2: 32 instances
  RAMB36_EXP => RAMB36E1: 2 instances
  SYSMON => XADC: 1 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 2415.500 ; gain = 889.344 ; free physical = 152710 ; free virtual = 171000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads, tcl.collectionResultDisplayLimit, tcl.statsThreshold
[SW_FPGA] - INFO : Link design ended successfully
Parsing XDC File [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/dont_touch.xdc]
Finished Parsing XDC File [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/dont_touch.xdc]
[SW_FPGA] - INFO : Sources files loaded and linked
[SW_FPGA] - INFO : Vivado message settings set
[SW_FPGA] - INFO : Settings based on environment variables beginning with VIVADO_KNOB_ :




  

#################################################################################
##                 VIVADO : STEP NETLIST_ANALYSIS_PREPROCESSING                ##
#################################################################################
##  phase:linked_analysis  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 149 GB  -  LoadAverage (5s|5min|15min / NBcpu): 11.38|4.83|2.48 / 40  MemAvail: 162 GB

[SW_FPGA] - INFO : start netlist_analys_preproc phase
netlist_analys_preproc start time: 1713637114
netlist_analys_preproc start date: Sat Apr 20 13:18:34 CDT 2024



[SW_FPGA] - REPORTS : running zVreports_fpgaIO
  |- Total interface : 2 IO + 0 MGT IO
      |- 1  	 Socket input
      |- 1  	 Socket output
      |- 0  	 MGT_Socket input
      |- 0 	 MGT_Socket output
           |- MGT version: GT_GP

[SW_FPGA] - REPORTS : running zVreports_fpgaIO_distribution target=V7
+----------------------------------++-----------------------------+
| bank 22 | R=0     | S=0          || bank 42 | R=0     | S=0     |
| bank 21 | R=0     | S=0          || bank 41 | R=0     | S=0     |
| bank 20 | R=0     | S=1          || bank 40 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 19 | R=0     | S=0          || bank 39 | R=0     | S=0     |
| bank 18 | R=0     | S=0          || bank 38 | R=0     | S=0     |
| bank 17 | R=0     | S=0          || bank 37 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 16 | R=0     | S=0          || bank 36 | R=0     | S=0     |
| bank 15 | R=0     | S=0          || bank 35 | R=0     | S=0     |
| bank 14 | R=0     | S=0          || bank 34 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 13 | R=0     | S=0          || bank 33 | R=0     | S=0     |
| bank 12 | R=1     | S=0          || bank 32 | R=0     | S=0     |
| bank 11 | R=0     | S=0          || bank 31 | R=0     | S=0     |
+----------------------------------++-----------------------------+

[SW_FPGA] - REPORTS : running zVreports_zview
  |- 2 zview cells
  |- 7 FF cells as zview
       |- 0 FF cells as zview in sockets
  |- Total = 9 cells used

[SW_FPGA] - REPORTS : running pVivado_check_zpv_data
  |- 0 fwc
  |- 0 qiwc

[SW_FPGA] - REPORTS : running zVreports_BUFG_pins @ phase: linked

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 449     | 440     | 0       | 2       | 0       | 7       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk_hs/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 9       | 2       | 0       | 0       | 7       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clko/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_srb_clk/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 232     | 229     | 0       | 1       | 1       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 44      | 41      | 0       | 0       | 0       | 0       | 0       | 0       | 1       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_1/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_3/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/x_bufgctrl_ce_sys_xclk/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/x_bufgctrl_ce_sys_xclk_dv4/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk_0/x_bufgctrl_ce_sys_xclk/u_xst_wrapper_0/virtex7_bufgctrl_0

design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk_0/x_bufgctrl_ce_sys_xclk_dv4/u_xst_wrapper_0/virtex7_bufgctrl_0
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      |  TOTAL  | clock C | clock G | clk RAMB| clk IO  | clk DIV |   set   | preset  |  reset  | enable  |  data   |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
      | 3       | 3       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
      +---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
[SW_FPGA] - REPORTS : running zVreports_get_CST_fanout > 1000
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_pins -of_objects [get_cells * -hier -filter { REF_NAME == GND }] -filter { DIRECTION == OUT }] -filter { FLAT_PIN_COUNT > 1000 }'.
   |- GND cells impacted: 0
   |- VCC cells impacted: 0


[SW_FPGA] - REPORTS : running zVreports_Primitive_hierarchy


[SW_FPGA] - REPORTS : running zVreports_Primitive_hierarchy_zNetgen
    |- file_name = csv/subsystems_ordered_by_norm_design_ZN.csv
    |- module_name=fx_macro_xclk2_DEVICE_7_0  |  REG%=99  |  REG=865  |  LUT%=79  |  LUT%=804  |  IO=0  |  instance=0

[SW_FPGA] - INFO : Check Multidriver Nets
    |- No multi driven nets found

[SW_FPGA] - INFO : Check unconneced LUT inputs pins
    |- No Unconnected lut pins found






  

#################################################################################
##                             VIVADO : STEP READ_CONSTRAINTS                  ##
#################################################################################
##  phase:constraints  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 148 GB  -  LoadAverage (5s|5min|15min / NBcpu): 11.38|4.83|2.48 / 40  MemAvail: 161 GB

[SW_FPGA] - INFO : start read_constraints phase
read_constraints start time: 1713637117
read_constraints start date: Sat Apr 20 13:18:37 CDT 2024

[SW_FPGA] - PROC : zVivado_MDTMX_DisableSocketPblock done
Parsing XDC File [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc]
WARNING: [Vivado 12-2489] -period contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:13]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/sys_xclk2]'. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:17]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/sys_xclk2_dv4]'. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-2] Deriving generated clocks [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:43]
WARNING: [Vivado 12-627] No clocks matched 'CLK_sys_xclk2'. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:48]
WARNING: [Vivado 12-627] No clocks matched 'CLK_sys_xclk2_dv4'. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:48]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:48]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -include_generated_clocks {CLK_sys_xclk2 CLK_sys_xclk2_dv4}]'. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:48]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-4644] set_clock_groups: All clock groups specified are empty. Please specify atleast one clock group which is not empty. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:48]
INFO: [Vivado 12-3520] Assignment of 'ser0' to a pblock 'pblock_bk10' means that all children of 'ClockRegion000SD_20A' are in the pblock. Changing the pblock assignment to 'ClockRegion000SD_20A'. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:99]
WARNING: [Vivado 12-627] No clocks matched 'zebu_clock*'. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:107]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:107]
CRITICAL WARNING: [Vivado 12-4739] set_max_time_borrow:No valid object(s) found for '-objects [get_clocks zebu_clock*]'. [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc:107]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5/design.xdc]

[SW_FPGA] - INFO : Generating zpar false path constraints
[SW-FPGA] - PROC : called zVreports_zrm



  

#################################################################################
##                             VIVADO : STEP OPT_DESIGN                        ##
#################################################################################
##  phase:opt  -  Host: csce-quinn-s1.engr.tamu.edu  -  MemFree: 152 GB  -  LoadAverage (5s|5min|15min / NBcpu): 13.02|5.87|2.90 / 40  MemAvail: 166 GB

[SW_FPGA] - INFO : start opt_design phase
opt_design start time: 1713637146
opt_design start date: Sat Apr 20 13:19:06 CDT 2024

[SW_FPGA] - INFO : Vivado opt_design_options [-verbose -retarget -propconst -sweep ]
Command: opt_design -verbose -retarget -propconst -sweep
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
WARNING: [Common 17-348] Failed to get the license for feature 'Implementation' and/or device 'xc7v2000t'. Explanation: A license feature for Implementation was found but is expired.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
14 Infos, 6 Warnings, 6 Critical Warnings and 1 Errors encountered.
opt_design failed
ERROR: [Common 17-345] A valid license was not found for feature 'Implementation' and/or device 'xc7v2000t'. Please run the Vivado License Manager for assistance in determining
which features and devices are licensed for your system.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". If you are using a license server, verify that the license server is up and running a version of the xilinx daemon that is compatible with the version of Xilinx software that you are using. Please note that Vivado 2017.3 and later requires upgrading your license server tools to the Flex 11.14.1 tools. Please confirm with your license admin that the correct version of the license server tools are installed.



[SW_FPGA] - ERROR : *************************************************
[SW_FPGA] - ERROR : ********* ERROR in opt_design phase  ************
[SW_FPGA] - ERROR : *************************************************
[SW_FPGA] - ERROR : Vivado compilation flow stopped at opt_design phase
[SW_FPGA] - ERROR : *************************************************

[SW_FPGA] - ERROR : ***************************************************
[SW_FPGA] - ERROR : ********* ERROR in opt_design phase  ************
[SW_FPGA] - ERROR : ***************************************************
[SW_FPGA] - ERROR : Vivado compilation flow stopped at opt_design phase





Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1_EP06_159265 (lin64) Build 0 Fri Oct 11 16:37:07 PDT 2019
| Date         : Sat Apr 20 13:19:08 2024
| Host         : csce-quinn-s1.engr.tamu.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_utilization
| Design       : fx_top
| Device       : 7v2000tflg1925-1
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists
10. SLR Connectivity and Clocking Utilization
11. SLR Connectivity Matrix
12. SLR Slice Logic and Dedicated Block Utilization
13. SLR IO Utilization

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             |  999 |     0 |   1221600 |  0.08 |
|   LUT as Logic          |  999 |     0 |   1221600 |  0.08 |
|   LUT as Memory         |    0 |     0 |    344800 |  0.00 |
| Slice Registers         |  876 |     1 |   2443200 |  0.04 |
|   Register as Flip Flop |  874 |     0 |   2443200 |  0.04 |
|   Register as Latch     |    2 |     1 |   2443200 | <0.01 |
| F7 Muxes                |    5 |     0 |    610800 | <0.01 |
| F8 Muxes                |    1 |     0 |    305400 | <0.01 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 2     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 72    |          Yes |           - |          Set |
| 285   |          Yes |           - |        Reset |
| 114   |          Yes |         Set |            - |
| 403   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |      1292 |  0.15 |
|   RAMB36/FIFO*    |    2 |     0 |      1292 |  0.15 |
|     RAMB36E1 only |    2 |       |           |       |
|   RAMB18          |    0 |     0 |      2584 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2160 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  287 |   287 |      1200 | 23.92 |
|   IOB Master Pads           |  150 |       |           |       |
|   IOB Slave Pads            |  137 |       |           |       |
| Bonded IPADs                |    0 |     0 |        50 |  0.00 |
| Bonded OPADs                |    0 |     0 |        32 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        24 |  0.00 |
| PHASER_REF                  |    0 |     0 |        24 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        96 |  0.00 |
| IN_FIFO                     |    0 |     0 |        96 |  0.00 |
| IDELAYCTRL                  |    1 |     0 |        24 |  4.17 |
| IBUFDS                      |   13 |    13 |      1152 |  1.13 |
| GTXE2_COMMON                |    0 |     0 |         4 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |        16 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        96 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        96 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    7 |     7 |      1200 |  0.58 |
|   IDELAYE2 only             |    7 |     7 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1200 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         8 |  0.00 |
| ILOGIC                      |    7 |     7 |      1200 |  0.58 |
|   ISERDES                   |    7 |     7 |           |       |
| OLOGIC                      |   12 |    12 |      1200 |  1.00 |
|   OUTFF_ODDR_Register       |    5 |     5 |           |       |
|   OSERDES                   |    7 |     7 |           |       |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+--------------+------+-------+-----------+-------+
|   Site Type  | Used | Fixed | Available | Util% |
+--------------+------+-------+-----------+-------+
| BUFGCTRL     |   12 |     0 |       128 |  9.38 |
| BUFIO        |    1 |     1 |        96 |  1.04 |
|   BUFIO only |    1 |     1 |           |       |
| MMCME2_ADV   |    4 |     2 |        24 | 16.67 |
| PLLE2_ADV    |    0 |     0 |        24 |  0.00 |
| BUFMRCE      |    0 |     0 |        48 |  0.00 |
| BUFHCE       |    0 |     0 |       288 |  0.00 |
| BUFR         |    1 |     0 |        96 |  1.04 |
+--------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    0 |     0 |        16 |   0.00 |
| CAPTUREE2   |    1 |     0 |         4 |  25.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         4 |   0.00 |
| ICAPE2      |    0 |     0 |         8 |   0.00 |
| PCIE_2_1    |    0 |     0 |         4 |   0.00 |
| STARTUPE2   |    1 |     0 |         4 |  25.00 |
| XADC        |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


7. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  405 |        Flop & Latch |
| LUT2       |  374 |                 LUT |
| FDCE       |  283 |        Flop & Latch |
| LUT4       |  171 |                 LUT |
| LUT6       |  165 |                 LUT |
| OBUFT      |  128 |                  IO |
| IBUF       |  128 |                  IO |
| LUT3       |  124 |                 LUT |
| FDSE       |  114 |        Flop & Latch |
| LUT1       |   96 |                 LUT |
| OBUF       |   75 |                  IO |
| FDPE       |   72 |        Flop & Latch |
| LUT5       |   69 |                 LUT |
| CARRY4     |   66 |          CarryLogic |
| OBUFDS     |   49 |                  IO |
| INV        |   20 |                 LUT |
| IBUFDS     |   13 |                  IO |
| BUFGCTRL   |   11 |               Clock |
| OSERDESE2  |    7 |                  IO |
| ISERDESE2  |    7 |                  IO |
| IDELAYE2   |    7 |                  IO |
| ODDR       |    5 |                  IO |
| MUXF7      |    5 |               MuxFx |
| MMCME2_ADV |    4 |               Clock |
| RAMB36E1   |    2 |        Block Memory |
| LDCE       |    2 |        Flop & Latch |
| XADC       |    1 |              Others |
| STARTUPE2  |    1 |              Others |
| MUXF8      |    1 |               MuxFx |
| IDELAYCTRL |    1 |                  IO |
| CAPTUREE2  |    1 |              Others |
| BUFR       |    1 |               Clock |
| BUFIO      |    1 |               Clock |
| BUFG       |    1 |               Clock |
+------------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+-------------+------+
|   Ref Name  | Used |
+-------------+------+
| vde_mon_top |    1 |
| vd_top      |    1 |
| design      |    1 |
+-------------+------+


10. SLR Connectivity and Clocking Utilization
---------------------------------------------

+----------+-----------------+---------+-----------------+--------------+-------+-------+
|          | Total SLLs Used | (%)SLLs | BUFGs/BUFGCTRLs | BUFH/BUFHCEs | BUFRs | MMCMs |
+----------+-----------------+---------+-----------------+--------------+-------+-------+
| SLR3     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR2     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR1     |                 |         |               0 |            0 |     0 |     2 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR0     |                 |         |               0 |            0 |     0 |     0 |
+----------+-----------------+---------+-----------------+--------------+-------+-------+


11. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    0 |    0 |    0 |
| SLR2      |    0 |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |    0 |
+-----------+------+------+------+------+


12. SLR Slice Logic and Dedicated Block Utilization
---------------------------------------------------

+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+
| SLR Index | Slices | (%)Slices | Total LUTs | Memory LUTs | (%)Total LUTs | Registers | BRAMs | DSPs |
+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+
| SLR3      |      0 |      0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |
| SLR2      |      0 |      0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |
| SLR1      |      0 |      0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |
| SLR0      |      0 |      0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |
+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+
| Total     |      0 |           |          0 |           0 |               |         0 |     0 |    0 |
+-----------+--------+-----------+------------+-------------+---------------+-----------+-------+------+


13. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |       123 |   41.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |         2 |    0.67 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |        39 |   13.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |       123 |   41.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       287 |         |          0 |          |          0 |          |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



/home/grads/h/hbritton/csce689LabsBritton/lab-4-habrit/zebu/zcui.work/backend_default/U0/M0/F08.L5
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 13:19:08 2024...

real	1m29.619s
user	1m11.108s
sys	0m18.489s

FPGA compilation finished with status 2
