INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/saw_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saw_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/wav_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/sin_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/midi_to_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module midi_to_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/sqr_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqr_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/tri_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sources_1/new/note_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module note_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sim_1/new/sqr_wav_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqr_wav_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sim_1/imports/new/saw_wav_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saw_wav_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sim_1/new/sin_wav_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wav_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sim_1/new/tri_wav_gen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_wav_gen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sim_1/new/synth_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.srcs/sim_1/new/wav_selector_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_selector_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/final_project_1_3/final_project_1_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
