
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000570                       # Number of seconds simulated
sim_ticks                                   569681000                       # Number of ticks simulated
final_tick                                  569681000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163404                       # Simulator instruction rate (inst/s)
host_op_rate                                   317783                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               51532522                       # Simulator tick rate (ticks/s)
host_mem_usage                                 451896                       # Number of bytes of host memory used
host_seconds                                    11.05                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          86464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         213440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             299904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         86464                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4686                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         151776169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         374665822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             526441991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    151776169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        151776169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        151776169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        374665822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            526441991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1295.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000415030500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           49                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           49                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10000                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4687                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        836                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4687                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      836                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 296320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   51328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  299968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                53504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     569679000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4687                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  836                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    377.075410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.193180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.363885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          243     26.56%     26.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          243     26.56%     53.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           90      9.84%     62.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      6.89%     69.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           45      4.92%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      3.72%     78.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      2.73%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      2.08%     83.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          153     16.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          915                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           49                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      94.408163                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.629523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    187.805631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             32     65.31%     65.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             6     12.24%     77.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      4.08%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            3      6.12%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      2.04%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      2.04%     91.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      4.08%     95.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      2.04%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      2.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            49                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           49                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.367347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.347846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.834013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               40     81.63%     81.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      4.08%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     10.20%     95.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      4.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            49                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        82880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       213440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        51328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 145484929.284985780716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374665821.749364972115                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90099546.939427495003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          836                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     49695000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    110152750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13651631500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36756.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33029.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16329702.75                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     73035250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               159847750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23150000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15774.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34524.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       520.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    526.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.20                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3897                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     607                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     103146.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4212600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2220075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19792080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2302020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31346640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             37415370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1352160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       121842630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19837920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         42973140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              283294635                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            497.286437                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            483917000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1981000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    165250250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     51661250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      70314750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    267213750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2413320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1252350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13258980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1884420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27658800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             35367360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1822080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        99482670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        22123200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         54097440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              259360620                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            455.273425                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            487355500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3037000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    211600250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     57611000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      67588500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    218144250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  193142                       # Number of BP lookups
system.cpu.branchPred.condPredicted            193142                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8688                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               150301                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26106                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                477                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          150301                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              82991                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            67310                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3704                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      688197                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121288                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1198                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           124                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      216095                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       569681000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1139363                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             254033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2065701                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      193142                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             109097                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        794375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17534                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           217                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          162                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    216046                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2512                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1057593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.783000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.659931                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   455487     43.07%     43.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6998      0.66%     43.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44758      4.23%     47.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41312      3.91%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12740      1.20%     53.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60708      5.74%     58.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13326      1.26%     60.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32144      3.04%     63.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   390120     36.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1057593                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.169518                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.813031                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   233346                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                239013                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    561676                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14791                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8767                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3922531                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8767                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   242878                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  130752                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4941                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    565159                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                105096                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3880257                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2830                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11663                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12969                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  77142                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4463724                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8604412                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3808939                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2800729                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   445483                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     64196                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               692484                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              125960                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37458                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10649                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3814242                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 222                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3719780                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4788                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          301446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       449156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            158                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1057593                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.517213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.803371                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              278910     26.37%     26.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               53597      5.07%     31.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               91895      8.69%     40.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               90530      8.56%     48.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              123221     11.65%     60.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116752     11.04%     71.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              103308      9.77%     81.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               80729      7.63%     88.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              118651     11.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1057593                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14460     11.31%     11.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   133      0.10%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.01%     11.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     11.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     11.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     11.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59400     46.45%     57.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48683     38.07%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    910      0.71%     96.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   689      0.54%     97.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3507      2.74%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               68      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6179      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1696361     45.60%     45.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9066      0.24%     46.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1593      0.04%     46.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429684     11.55%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  709      0.02%     57.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19454      0.52%     58.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1721      0.05%     58.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296931      7.98%     66.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                691      0.02%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236004      6.34%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8008      0.22%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.59%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               238977      6.42%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96452      2.59%     87.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          444192     11.94%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25694      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3719780                       # Type of FU issued
system.cpu.iq.rate                           3.264789                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      127883                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034379                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4407154                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2037839                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1638557                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4222670                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2078142                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2042994                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1674393                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2167091                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108115                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        50672                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9190                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1002                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8767                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   86880                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7013                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3814464                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               830                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                692484                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               125960                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                145                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    628                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5980                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             73                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3400                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7370                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10770                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3699748                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                675576                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20032                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       796857                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152440                       # Number of branches executed
system.cpu.iew.exec_stores                     121281                       # Number of stores executed
system.cpu.iew.exec_rate                     3.247207                       # Inst execution rate
system.cpu.iew.wb_sent                        3686197                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3681551                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2444350                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3839290                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.231236                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.636667                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          301462                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8710                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1011731                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.472284                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.158713                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       296914     29.35%     29.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105241     10.40%     39.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        89536      8.85%     48.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48542      4.80%     53.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        96442      9.53%     62.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        46791      4.62%     67.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        56051      5.54%     73.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50663      5.01%     78.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       221551     21.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1011731                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                221551                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4604659                       # The number of ROB reads
system.cpu.rob.rob_writes                     7675285                       # The number of ROB writes
system.cpu.timesIdled                             771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.630744                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.630744                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.585430                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.585430                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3501305                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1401977                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2778658                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2016934                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    650615                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   796875                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1110310                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2255.798143                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2255.798143                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.137683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.137683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3325                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.203552                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1391897                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1391897                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       563124                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          563124                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115747                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115747                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       678871                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678871                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678871                       # number of overall hits
system.cpu.dcache.overall_hits::total          678871                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14384                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14384                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1026                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1026                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15410                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15410                       # number of overall misses
system.cpu.dcache.overall_misses::total         15410                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    766665500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    766665500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67247999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67247999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    833913499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    833913499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    833913499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    833913499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       577508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       577508                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       694281                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694281                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694281                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694281                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.024907                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024907                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008786                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022196                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022196                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022196                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022196                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53299.881813                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53299.881813                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65543.858674                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65543.858674                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54115.087541                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54115.087541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54115.087541                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54115.087541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12542                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          141                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.858757                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    35.250000                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12072                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12072                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12075                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12075                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2312                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2312                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1023                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3335                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3335                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3335                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    149544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    149544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66080999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66080999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    215625499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    215625499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    215625499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    215625499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008761                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008761                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004804                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64681.877163                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64681.877163                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64595.306940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64595.306940                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64655.322039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64655.322039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64655.322039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64655.322039                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.256572                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               88372                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            105.204762                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.256572                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.949720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.949720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            433443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           433443                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       214236                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          214236                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       214236                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           214236                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       214236                       # number of overall hits
system.cpu.icache.overall_hits::total          214236                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1810                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1810                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1810                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1810                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1810                       # number of overall misses
system.cpu.icache.overall_misses::total          1810                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118085000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118085000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    118085000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118085000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118085000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118085000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       216046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       216046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       216046                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       216046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       216046                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       216046                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008378                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008378                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008378                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008378                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65240.331492                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65240.331492                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65240.331492                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65240.331492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65240.331492                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65240.331492                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          264                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          840                       # number of writebacks
system.cpu.icache.writebacks::total               840                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          458                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          458                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          458                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          458                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          458                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          458                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     92843000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     92843000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     92843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     92843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     92843000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     92843000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006258                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006258                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006258                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006258                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68670.857988                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68670.857988                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68670.857988                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68670.857988                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68670.857988                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68670.857988                       # average overall mshr miss latency
system.cpu.icache.replacements                    840                       # number of replacements
system.membus.snoop_filter.tot_requests          5527                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          848                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    569681000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3663                       # Transaction distribution
system.membus.trans_dist::WritebackClean          840                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1023                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1023                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2312                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         6670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         6670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       140224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       140224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       213440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       213440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  353664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4687                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002560                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.050540                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4675     99.74%     99.74% # Request fanout histogram
system.membus.snoop_fanout::1                      12      0.26%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4687                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9716500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7166998                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17569750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
