Analysis & Synthesis report for rvcore32
Tue Nov  8 06:23:40 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Nov  8 06:23:40 2022           ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; rvcore32                                    ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; main               ; rvcore32           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------+
; Altera ; ROM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |main|uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0 ; components/rom/rom.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Nov  8 06:23:27 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rvcore32 -c rvcore32
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 24
    Info (12023): Found entity 1: control_unit File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/main.vhd
    Info (12022): Found design unit 1: main-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd Line: 16
    Info (12023): Found entity 1: main File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file components/memory_interface.vhd
    Info (12022): Found design unit 1: memory_interface-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd Line: 20
    Info (12023): Found entity 1: memory_interface File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_alu.vhd
    Info (12022): Found design unit 1: uut_alu-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd Line: 39
    Info (12023): Found entity 1: uut_alu File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_decode.vhd
    Info (12022): Found design unit 1: uut_decode-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd Line: 36
    Info (12023): Found entity 1: uut_decode File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_fetch.vhd
    Info (12022): Found design unit 1: uut_fetch-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 24
    Info (12023): Found entity 1: uut_fetch File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_mem.vhd
    Info (12022): Found design unit 1: uut_mem-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd Line: 30
    Info (12023): Found entity 1: uut_mem File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/uut_register.vhd
    Info (12022): Found design unit 1: uut_register-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd Line: 31
    Info (12023): Found entity 1: uut_register File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/memory_interface_tb.vhd
    Info (12022): Found design unit 1: memory_interface_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_interface_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/ram/ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd Line: 57
    Info (12023): Found entity 1: ram File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file components/memory_interface_1.vhd
    Info (12022): Found design unit 1: memory_interface_1-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 17
    Info (12023): Found entity 1: memory_interface_1 File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/rom/rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 55
    Info (12023): Found entity 1: rom File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 43
Info (12021): Found 2 design units, including 0 entities, in source file components/registers.vhd
    Info (12022): Found design unit 1: registers File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd Line: 6
    Info (12022): Found design unit 2: registers-body File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/uut_fetch_tb.vhd
    Info (12022): Found design unit 1: uut_fetch_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd Line: 10
    Info (12023): Found entity 1: uut_fetch_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/control_unit_tb.vhd
    Info (12022): Found design unit 1: control_unit_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd Line: 8
    Info (12023): Found entity 1: control_unit_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbenches/memory_interface_1_tb.vhd
    Info (12022): Found design unit 1: memory_interface_1_tb-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_interface_1_tb File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/test.vhd
    Info (12022): Found design unit 1: test-rtl File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 21
    Info (12023): Found entity 1: test File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd Line: 8
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "uut_fetch" for hierarchy "uut_fetch:uut_fetch1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd Line: 227
Info (12128): Elaborating entity "memory_interface_1" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd Line: 45
Info (12128): Elaborating entity "rom" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd Line: 40
Info (12128): Elaborating entity "altsyncram" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component" File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
Info (12133): Instantiated megafunction "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component" with the following parameter: File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/prog.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pl24.tdf
    Info (12023): Found entity 1: altsyncram_pl24 File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/db/altsyncram_pl24.tdf Line: 30
Info (12128): Elaborating entity "altsyncram_pl24" for hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_pl24:auto_generated" File: /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error (127000): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/memory_files/prog.hex for ROM instance ALTSYNCRAM. If the file exists, it is not in correct format. File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd Line: 62
Error (12152): Can't elaborate user hierarchy "uut_fetch:uut_fetch1|memory_interface_1:mem1|rom:u0|altsyncram:altsyncram_component|altsyncram_pl24:auto_generated" File: /home/mj/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings
    Error: Peak virtual memory: 652 megabytes
    Error: Processing ended: Tue Nov  8 06:23:40 2022
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:36


