// Seed: 2684357333
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign module_1.id_4 = 0;
  wire id_7;
  assign id_5 = 1'b0 - id_3;
  wire id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input wand id_3,
    output logic id_4,
    output wire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input supply1 id_8
);
  wire id_10;
  always @(id_1 == 1 or posedge 1'h0) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
