{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1419001094932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1419001094932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 19 15:58:14 2014 " "Processing started: Fri Dec 19 15:58:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1419001094932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1419001094932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1419001094932 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1419001096573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pwm/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pwm/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "ip/pwm/pwm.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/pwm/pwm.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097744 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "ip/pwm/pwm.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/pwm/pwm.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/oc_i2c_master/oc_i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/oc_i2c_master/oc_i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 oc_i2c_master " "Found entity 1: oc_i2c_master" {  } { { "ip/oc_i2c_master/oc_i2c_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/oc_i2c_master/oc_i2c_master.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/oc_i2c_master/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/oc_i2c_master/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "ip/oc_i2c_master/i2c_master_byte_ctrl.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/oc_i2c_master/i2c_master_byte_ctrl.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097760 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ip/oc_i2c_master/i2c_master_bit_ctrl.v(192) " "Unrecognized synthesis attribute \"enum_state\" at ip/oc_i2c_master/i2c_master_bit_ctrl.v(192)" {  } { { "ip/oc_i2c_master/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/oc_i2c_master/i2c_master_bit_ctrl.v" 192 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1419001097760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/oc_i2c_master/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/oc_i2c_master/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "ip/oc_i2c_master/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/oc_i2c_master/i2c_master_bit_ctrl.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_003 " "Found entity 1: soc_system_irq_mapper_003" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_003.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_irq_mapper_003.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_7 " "Found entity 1: soc_system_mm_interconnect_7" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097916 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_7_rsp_xbar_mux " "Found entity 1: soc_system_mm_interconnect_7_rsp_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_7_rsp_xbar_demux " "Found entity 1: soc_system_mm_interconnect_7_rsp_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_7_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_7_cmd_xbar_mux " "Found entity 1: soc_system_mm_interconnect_7_cmd_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_cmd_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_7_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_7_cmd_xbar_demux " "Found entity 1: soc_system_mm_interconnect_7_cmd_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_cmd_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097948 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_7_id_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_7_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001097979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_7_id_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_7_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001097979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_7_id_router_default_decode " "Found entity 1: soc_system_mm_interconnect_7_id_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097979 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_7_id_router " "Found entity 2: soc_system_mm_interconnect_7_id_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_7_addr_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_7_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001097979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_7_addr_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_7_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001097979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_7_addr_router_default_decode " "Found entity 1: soc_system_mm_interconnect_7_addr_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097979 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_7_addr_router " "Found entity 2: soc_system_mm_interconnect_7_addr_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001097995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001097995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_6 " "Found entity 1: soc_system_mm_interconnect_6" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_6_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_6_rsp_xbar_mux " "Found entity 1: soc_system_mm_interconnect_6_rsp_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_rsp_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_6_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_6_cmd_xbar_mux " "Found entity 1: soc_system_mm_interconnect_6_cmd_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_cmd_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_6_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_6_cmd_xbar_demux " "Found entity 1: soc_system_mm_interconnect_6_cmd_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_cmd_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098057 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_6_id_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_6_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_6_id_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_6_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_6_id_router_default_decode " "Found entity 1: soc_system_mm_interconnect_6_id_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098073 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_6_id_router " "Found entity 2: soc_system_mm_interconnect_6_id_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_6_addr_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_6_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_6_addr_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_6_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_6_addr_router_default_decode " "Found entity 1: soc_system_mm_interconnect_6_addr_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098088 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_6_addr_router " "Found entity 2: soc_system_mm_interconnect_6_addr_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5 " "Found entity 1: soc_system_mm_interconnect_5" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_rsp_xbar_mux " "Found entity 1: soc_system_mm_interconnect_5_rsp_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_rsp_xbar_demux_004 " "Found entity 1: soc_system_mm_interconnect_5_rsp_xbar_demux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_demux_004.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_rsp_xbar_demux " "Found entity 1: soc_system_mm_interconnect_5_rsp_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_cmd_xbar_mux_004 " "Found entity 1: soc_system_mm_interconnect_5_cmd_xbar_mux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_mux_004.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_cmd_xbar_mux " "Found entity 1: soc_system_mm_interconnect_5_cmd_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_cmd_xbar_demux " "Found entity 1: soc_system_mm_interconnect_5_cmd_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_5_id_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_5_id_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_id_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_5_id_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098198 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_5_id_router_004 " "Found entity 2: soc_system_mm_interconnect_5_id_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_5_id_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_5_id_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_id_router_default_decode " "Found entity 1: soc_system_mm_interconnect_5_id_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098198 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_5_id_router " "Found entity 2: soc_system_mm_interconnect_5_id_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_5_addr_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_5_addr_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_5_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_5_addr_router_default_decode " "Found entity 1: soc_system_mm_interconnect_5_addr_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098198 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_5_addr_router " "Found entity 2: soc_system_mm_interconnect_5_addr_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4 " "Found entity 1: soc_system_mm_interconnect_4" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_rsp_xbar_mux_001 " "Found entity 1: soc_system_mm_interconnect_4_rsp_xbar_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_rsp_xbar_mux " "Found entity 1: soc_system_mm_interconnect_4_rsp_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_rsp_xbar_demux_002 " "Found entity 1: soc_system_mm_interconnect_4_rsp_xbar_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_rsp_xbar_demux " "Found entity 1: soc_system_mm_interconnect_4_rsp_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_cmd_xbar_mux_002 " "Found entity 1: soc_system_mm_interconnect_4_cmd_xbar_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_mux_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_cmd_xbar_mux " "Found entity 1: soc_system_mm_interconnect_4_cmd_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_cmd_xbar_demux_001 " "Found entity 1: soc_system_mm_interconnect_4_cmd_xbar_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_cmd_xbar_demux " "Found entity 1: soc_system_mm_interconnect_4_cmd_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_4_id_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_4_id_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_id_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_4_id_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098260 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_4_id_router_002 " "Found entity 2: soc_system_mm_interconnect_4_id_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_4_id_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_4_id_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_id_router_default_decode " "Found entity 1: soc_system_mm_interconnect_4_id_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098276 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_4_id_router " "Found entity 2: soc_system_mm_interconnect_4_id_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_4_addr_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_4_addr_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_addr_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_4_addr_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098276 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_4_addr_router_001 " "Found entity 2: soc_system_mm_interconnect_4_addr_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_4_addr_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098276 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_4_addr_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_4_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_4_addr_router_default_decode " "Found entity 1: soc_system_mm_interconnect_4_addr_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098276 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_4_addr_router " "Found entity 2: soc_system_mm_interconnect_4_addr_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_xbar_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_xbar_demux " "Found entity 1: soc_system_mm_interconnect_3_rsp_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_xbar_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_xbar_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_id_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_id_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_id_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_id_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098323 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_id_router " "Found entity 2: soc_system_mm_interconnect_3_id_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_addr_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_addr_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_addr_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_addr_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098323 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_addr_router " "Found entity 2: soc_system_mm_interconnect_3_addr_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_xbar_mux_001 " "Found entity 1: soc_system_mm_interconnect_2_rsp_xbar_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_xbar_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_xbar_demux_002 " "Found entity 1: soc_system_mm_interconnect_2_rsp_xbar_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_xbar_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_xbar_mux_002 " "Found entity 1: soc_system_mm_interconnect_2_cmd_xbar_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_xbar_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_xbar_demux_001 " "Found entity 1: soc_system_mm_interconnect_2_cmd_xbar_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_xbar_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_id_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_id_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_id_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_2_id_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098401 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_id_router_002 " "Found entity 2: soc_system_mm_interconnect_2_id_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_id_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_id_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_id_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_id_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098416 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_id_router " "Found entity 2: soc_system_mm_interconnect_2_id_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_addr_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_addr_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_addr_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_addr_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098416 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_addr_router_001 " "Found entity 2: soc_system_mm_interconnect_2_addr_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_addr_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_addr_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_addr_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_addr_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098416 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_addr_router " "Found entity 2: soc_system_mm_interconnect_2_addr_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_id_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_id_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098463 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_id_router " "Found entity 2: soc_system_mm_interconnect_1_id_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_addr_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_addr_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098463 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_addr_router " "Found entity 2: soc_system_mm_interconnect_1_addr_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_xbar_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_xbar_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_id_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_id_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098510 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_id_router " "Found entity 2: soc_system_mm_interconnect_0_id_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1419001098510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_addr_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_addr_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098510 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_addr_router " "Found entity 2: soc_system_mm_interconnect_0_addr_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "soc_system/synthesis/submodules/credit_producer.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pwm_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pwm_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pwm_pll " "Found entity 1: soc_system_pwm_pll" {  } { { "soc_system/synthesis/submodules/soc_system_pwm_pll.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_pwm_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "soc_system/synthesis/submodules/pwm.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/pwm.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098526 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "soc_system/synthesis/submodules/pwm.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/pwm.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/oc_i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/oc_i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 oc_i2c_master " "Found entity 1: oc_i2c_master" {  } { { "soc_system/synthesis/submodules/oc_i2c_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/oc_i2c_master.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098541 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state soc_system/synthesis/submodules/i2c_master_bit_ctrl.v(192) " "Unrecognized synthesis attribute \"enum_state\" at soc_system/synthesis/submodules/i2c_master_bit_ctrl.v(192)" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 192 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1419001098541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sdram_pll " "Found entity 1: soc_system_sdram_pll" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_pll.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_system_pll " "Found entity 1: soc_system_system_pll" {  } { { "soc_system/synthesis/submodules/soc_system_system_pll.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_system_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001098588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001098588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s1.v 24 24 " "Found 24 design units, including 24 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s1_ic_data_module " "Found entity 1: soc_system_cpu_s1_ic_data_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_cpu_s1_ic_tag_module " "Found entity 2: soc_system_cpu_s1_ic_tag_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_cpu_s1_bht_module " "Found entity 3: soc_system_cpu_s1_bht_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_cpu_s1_register_bank_a_module " "Found entity 4: soc_system_cpu_s1_register_bank_a_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_cpu_s1_register_bank_b_module " "Found entity 5: soc_system_cpu_s1_register_bank_b_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_cpu_s1_nios2_oci_debug " "Found entity 6: soc_system_cpu_s1_nios2_oci_debug" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_cpu_s1_ociram_sp_ram_module " "Found entity 7: soc_system_cpu_s1_ociram_sp_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_cpu_s1_nios2_ocimem " "Found entity 8: soc_system_cpu_s1_nios2_ocimem" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_cpu_s1_nios2_avalon_reg " "Found entity 9: soc_system_cpu_s1_nios2_avalon_reg" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_cpu_s1_nios2_oci_break " "Found entity 10: soc_system_cpu_s1_nios2_oci_break" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_cpu_s1_nios2_oci_xbrk " "Found entity 11: soc_system_cpu_s1_nios2_oci_xbrk" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 1125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_cpu_s1_nios2_oci_dbrk " "Found entity 12: soc_system_cpu_s1_nios2_oci_dbrk" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 1385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_cpu_s1_nios2_oci_itrace " "Found entity 13: soc_system_cpu_s1_nios2_oci_itrace" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 1573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_cpu_s1_nios2_oci_td_mode " "Found entity 14: soc_system_cpu_s1_nios2_oci_td_mode" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 1956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_cpu_s1_nios2_oci_dtrace " "Found entity 15: soc_system_cpu_s1_nios2_oci_dtrace" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_cpu_s1_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_cpu_s1_nios2_oci_compute_input_tm_cnt" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_cpu_s1_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_cpu_s1_nios2_oci_fifo_wrptr_inc" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_cpu_s1_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_cpu_s1_nios2_oci_fifo_cnt_inc" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_cpu_s1_nios2_oci_fifo " "Found entity 19: soc_system_cpu_s1_nios2_oci_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_cpu_s1_nios2_oci_pib " "Found entity 20: soc_system_cpu_s1_nios2_oci_pib" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_cpu_s1_nios2_oci_im " "Found entity 21: soc_system_cpu_s1_nios2_oci_im" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_cpu_s1_nios2_performance_monitors " "Found entity 22: soc_system_cpu_s1_nios2_performance_monitors" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2961 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_cpu_s1_nios2_oci " "Found entity 23: soc_system_cpu_s1_nios2_oci" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2977 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_cpu_s1 " "Found entity 24: soc_system_cpu_s1" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s1_jtag_debug_module_sysclk " "Found entity 1: soc_system_cpu_s1_jtag_debug_module_sysclk" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s1_jtag_debug_module_tck " "Found entity 1: soc_system_cpu_s1_jtag_debug_module_tck" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_tck.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s1_jtag_debug_module_wrapper " "Found entity 1: soc_system_cpu_s1_jtag_debug_module_wrapper" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s1_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s1_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s1_mult_cell " "Found entity 1: soc_system_cpu_s1_mult_cell" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1_mult_cell.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s1_oci_test_bench " "Found entity 1: soc_system_cpu_s1_oci_test_bench" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1_oci_test_bench.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s1_test_bench " "Found entity 1: soc_system_cpu_s1_test_bench" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1_test_bench.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/cpu_fifo_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/cpu_fifo_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_FiFo_Bridge-rtl " "Found design unit 1: CPU_FiFo_Bridge-rtl" {  } { { "soc_system/synthesis/submodules/CPU_FiFo_Bridge.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/CPU_FiFo_Bridge.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099760 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_FiFo_Bridge " "Found entity 1: CPU_FiFo_Bridge" {  } { { "soc_system/synthesis/submodules/CPU_FiFo_Bridge.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/CPU_FiFo_Bridge.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sdram_input_efifo_module " "Found entity 1: soc_system_sdram_input_efifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099760 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sdram " "Found entity 2: soc_system_sdram" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_cpu_s0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_cpu_s0_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099776 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_cpu_s0_scfifo_w " "Found entity 2: soc_system_jtag_uart_cpu_s0_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099776 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_cpu_s0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_cpu_s0_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099776 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_cpu_s0_scfifo_r " "Found entity 4: soc_system_jtag_uart_cpu_s0_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099776 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_cpu_s0 " "Found entity 5: soc_system_jtag_uart_cpu_s0" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_timer_cpu_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_timer_cpu_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_timer_cpu_s0 " "Found entity 1: soc_system_timer_cpu_s0" {  } { { "soc_system/synthesis/submodules/soc_system_timer_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_timer_cpu_s0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001099776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001099776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s0.v 24 24 " "Found 24 design units, including 24 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s0_ic_data_module " "Found entity 1: soc_system_cpu_s0_ic_data_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_cpu_s0_ic_tag_module " "Found entity 2: soc_system_cpu_s0_ic_tag_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_cpu_s0_bht_module " "Found entity 3: soc_system_cpu_s0_bht_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_cpu_s0_register_bank_a_module " "Found entity 4: soc_system_cpu_s0_register_bank_a_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_cpu_s0_register_bank_b_module " "Found entity 5: soc_system_cpu_s0_register_bank_b_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_cpu_s0_nios2_oci_debug " "Found entity 6: soc_system_cpu_s0_nios2_oci_debug" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_cpu_s0_ociram_sp_ram_module " "Found entity 7: soc_system_cpu_s0_ociram_sp_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_cpu_s0_nios2_ocimem " "Found entity 8: soc_system_cpu_s0_nios2_ocimem" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_cpu_s0_nios2_avalon_reg " "Found entity 9: soc_system_cpu_s0_nios2_avalon_reg" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_cpu_s0_nios2_oci_break " "Found entity 10: soc_system_cpu_s0_nios2_oci_break" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_cpu_s0_nios2_oci_xbrk " "Found entity 11: soc_system_cpu_s0_nios2_oci_xbrk" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 1125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_cpu_s0_nios2_oci_dbrk " "Found entity 12: soc_system_cpu_s0_nios2_oci_dbrk" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 1385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_cpu_s0_nios2_oci_itrace " "Found entity 13: soc_system_cpu_s0_nios2_oci_itrace" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 1573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_cpu_s0_nios2_oci_td_mode " "Found entity 14: soc_system_cpu_s0_nios2_oci_td_mode" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 1956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_cpu_s0_nios2_oci_dtrace " "Found entity 15: soc_system_cpu_s0_nios2_oci_dtrace" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_cpu_s0_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_cpu_s0_nios2_oci_compute_input_tm_cnt" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_cpu_s0_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_cpu_s0_nios2_oci_fifo_wrptr_inc" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_cpu_s0_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_cpu_s0_nios2_oci_fifo_cnt_inc" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_cpu_s0_nios2_oci_fifo " "Found entity 19: soc_system_cpu_s0_nios2_oci_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_cpu_s0_nios2_oci_pib " "Found entity 20: soc_system_cpu_s0_nios2_oci_pib" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_cpu_s0_nios2_oci_im " "Found entity 21: soc_system_cpu_s0_nios2_oci_im" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_cpu_s0_nios2_performance_monitors " "Found entity 22: soc_system_cpu_s0_nios2_performance_monitors" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2961 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_cpu_s0_nios2_oci " "Found entity 23: soc_system_cpu_s0_nios2_oci" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2977 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_cpu_s0 " "Found entity 24: soc_system_cpu_s0" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s0_jtag_debug_module_sysclk " "Found entity 1: soc_system_cpu_s0_jtag_debug_module_sysclk" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s0_jtag_debug_module_tck " "Found entity 1: soc_system_cpu_s0_jtag_debug_module_tck" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_tck.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s0_jtag_debug_module_wrapper " "Found entity 1: soc_system_cpu_s0_jtag_debug_module_wrapper" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s0_mult_cell " "Found entity 1: soc_system_cpu_s0_mult_cell" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_mult_cell.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s0_oci_test_bench " "Found entity 1: soc_system_cpu_s0_oci_test_bench" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_oci_test_bench.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_cpu_s0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_cpu_s0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_cpu_s0_test_bench " "Found entity 1: soc_system_cpu_s0_test_bench" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_test_bench.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_alivetest_cpu_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_alivetest_cpu_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_aliveTest_cpu_s0 " "Found entity 1: soc_system_pio_aliveTest_cpu_s0" {  } { { "soc_system/synthesis/submodules/soc_system_pio_aliveTest_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_pio_aliveTest_cpu_s0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_only_master " "Found entity 1: soc_system_hps_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_only_master_p2b_adapter " "Found entity 1: soc_system_hps_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_only_master_b2p_adapter " "Found entity 1: soc_system_hps_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001100995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001100995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_only_master_timing_adt " "Found entity 1: soc_system_hps_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101042 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101042 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "soc_system/synthesis/submodules/altera_pli_streaming.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_sram " "Found entity 1: soc_system_onchip_sram" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_sram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_onchip_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_top " "Found entity 1: ghrd_top" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001101354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001101354 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001101370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout hps_sdram_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001101370 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001101370 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_cpu_s0.v(1924) " "Verilog HDL or VHDL warning at soc_system_cpu_s0.v(1924): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 1924 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101495 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_cpu_s0.v(1926) " "Verilog HDL or VHDL warning at soc_system_cpu_s0.v(1926): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 1926 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_cpu_s0.v(2082) " "Verilog HDL or VHDL warning at soc_system_cpu_s0.v(2082): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2082 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_cpu_s0.v(2906) " "Verilog HDL or VHDL warning at soc_system_cpu_s0.v(2906): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101510 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(316) " "Verilog HDL or VHDL warning at soc_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101526 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(326) " "Verilog HDL or VHDL warning at soc_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101526 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(336) " "Verilog HDL or VHDL warning at soc_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101526 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(680) " "Verilog HDL or VHDL warning at soc_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101526 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_cpu_s1.v(1924) " "Verilog HDL or VHDL warning at soc_system_cpu_s1.v(1924): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 1924 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_cpu_s1.v(1926) " "Verilog HDL or VHDL warning at soc_system_cpu_s1.v(1926): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 1926 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_cpu_s1.v(2082) " "Verilog HDL or VHDL warning at soc_system_cpu_s1.v(2082): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2082 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101557 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_cpu_s1.v(2906) " "Verilog HDL or VHDL warning at soc_system_cpu_s1.v(2906): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2906 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1419001101573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd_top " "Elaborating entity \"ghrd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1419001102386 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_debounced_buttons ghrd_top.v(207) " "Verilog HDL warning at ghrd_top.v(207): object fpga_debounced_buttons used but never assigned" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 207 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ghrd_top.v(208) " "Verilog HDL warning at ghrd_top.v(208): object fpga_led_internal used but never assigned" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 208 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_debounced_buttons 0 ghrd_top.v(207) " "Net \"fpga_debounced_buttons\" at ghrd_top.v(207) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 207 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ghrd_top.v(208) " "Net \"fpga_led_internal\" at ghrd_top.v(208) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 208 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ghrd_top.v(93) " "Output port \"HEX0\" at ghrd_top.v(93) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ghrd_top.v(96) " "Output port \"HEX1\" at ghrd_top.v(96) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ghrd_top.v(99) " "Output port \"HEX2\" at ghrd_top.v(99) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ghrd_top.v(102) " "Output port \"HEX3\" at ghrd_top.v(102) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ghrd_top.v(105) " "Output port \"HEX4\" at ghrd_top.v(105) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ghrd_top.v(108) " "Output port \"HEX5\" at ghrd_top.v(108) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] ghrd_top.v(174) " "Output port \"LEDR\[9..4\]\" at ghrd_top.v(174) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ghrd_top.v(194) " "Output port \"VGA_B\" at ghrd_top.v(194) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ghrd_top.v(197) " "Output port \"VGA_G\" at ghrd_top.v(197) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102401 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ghrd_top.v(199) " "Output port \"VGA_R\" at ghrd_top.v(199) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN ghrd_top.v(44) " "Output port \"ADC_DIN\" at ghrd_top.v(44) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK ghrd_top.v(46) " "Output port \"ADC_SCLK\" at ghrd_top.v(46) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ghrd_top.v(52) " "Output port \"AUD_DACDAT\" at ghrd_top.v(52) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ghrd_top.v(54) " "Output port \"AUD_XCK\" at ghrd_top.v(54) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL ghrd_top.v(82) " "Output port \"FAN_CTRL\" at ghrd_top.v(82) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK ghrd_top.v(85) " "Output port \"FPGA_I2C_SCLK\" at ghrd_top.v(85) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD ghrd_top.v(168) " "Output port \"IRDA_TXD\" at ghrd_top.v(168) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N ghrd_top.v(189) " "Output port \"TD_RESET_N\" at ghrd_top.v(189) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N ghrd_top.v(195) " "Output port \"VGA_BLANK_N\" at ghrd_top.v(195) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ghrd_top.v(196) " "Output port \"VGA_CLK\" at ghrd_top.v(196) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ghrd_top.v(198) " "Output port \"VGA_HS\" at ghrd_top.v(198) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N ghrd_top.v(200) " "Output port \"VGA_SYNC_N\" at ghrd_top.v(200) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ghrd_top.v(202) " "Output port \"VGA_VS\" at ghrd_top.v(202) has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102417 "|ghrd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd_top.v" "u0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_0.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102839 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001102839 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102839 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102839 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1419001102854 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102854 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1419001102870 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001102870 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1419001102870 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102870 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001102870 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001102870 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102870 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102886 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102886 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102886 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001102886 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001102886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103120 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001103120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001103261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001103261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001103479 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001103479 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001103479 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001103479 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001103479 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001103479 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_sram soc_system:u0\|soc_system_onchip_sram:onchip_sram " "Elaborating entity \"soc_system_onchip_sram\" for hierarchy \"soc_system:u0\|soc_system_onchip_sram:onchip_sram\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_sram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_sram.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_onchip_sram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_sram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_onchip_sram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_sram.hex " "Parameter \"init_file\" = \"soc_system_onchip_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 90112 " "Parameter \"maximum_depth\" = \"90112\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 90112 " "Parameter \"numwords_a\" = \"90112\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103620 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_sram.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_onchip_sram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001103620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5aj1 " "Found entity 1: altsyncram_5aj1" {  } { { "db/altsyncram_5aj1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_5aj1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001103854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001103854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5aj1 soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_5aj1:auto_generated " "Elaborating entity \"altsyncram_5aj1\" for hierarchy \"soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_5aj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_oma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_oma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_oma " "Found entity 1: decode_oma" {  } { { "db/decode_oma.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/decode_oma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001103979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001103979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_oma soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_5aj1:auto_generated\|decode_oma:decode3 " "Elaborating entity \"decode_oma\" for hierarchy \"soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_5aj1:auto_generated\|decode_oma:decode3\"" {  } { { "db/altsyncram_5aj1.tdf" "decode3" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_5aj1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001103979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001104089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001104089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lib soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_5aj1:auto_generated\|mux_lib:mux2 " "Elaborating entity \"mux_lib\" for hierarchy \"soc_system:u0\|soc_system_onchip_sram:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_5aj1:auto_generated\|mux_lib:mux2\"" {  } { { "db/altsyncram_5aj1.tdf" "mux2" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_5aj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_only_master soc_system:u0\|soc_system_hps_only_master:hps_only_master " "Elaborating entity \"soc_system_hps_only_master\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_only_master" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001104808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104808 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001104808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001104839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104839 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001104839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_streaming.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001104870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104870 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_streaming.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_streaming.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_only_master_timing_adt soc_system:u0\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_hps_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "timing_adt" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "b2p" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "p2b" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "transacto" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_only_master_b2p_adapter soc_system:u0\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_hps_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "b2p_adapter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_hps_only_master_b2p_adapter.v(28) " "Verilog HDL or VHDL warning at soc_system_hps_only_master_b2p_adapter.v(28): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001104980 "|ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|soc_system_hps_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_hps_only_master_b2p_adapter.v(40) " "Verilog HDL assignment warning at soc_system_hps_only_master_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master_b2p_adapter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001104980 "|ghrd_top|soc_system:u0|soc_system_hps_only_master:hps_only_master|soc_system_hps_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_only_master_p2b_adapter soc_system:u0\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_hps_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|soc_system_hps_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "p2b_adapter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_only_master.v" "rst_controller" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_hps_only_master.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001104995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:u0\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "intr_capturer_0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_aliveTest_cpu_s0 soc_system:u0\|soc_system_pio_aliveTest_cpu_s0:pio_alivetest_cpu_s0 " "Elaborating entity \"soc_system_pio_aliveTest_cpu_s0\" for hierarchy \"soc_system:u0\|soc_system_pio_aliveTest_cpu_s0:pio_alivetest_cpu_s0\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_alivetest_cpu_s0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0 soc_system:u0\|soc_system_cpu_s0:cpu_s0 " "Elaborating entity \"soc_system_cpu_s0\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\"" {  } { { "soc_system/synthesis/soc_system.v" "cpu_s0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_test_bench soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_test_bench:the_soc_system_cpu_s0_test_bench " "Elaborating entity \"soc_system_cpu_s0_test_bench\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_test_bench:the_soc_system_cpu_s0_test_bench\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_test_bench" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 5643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_ic_data_module soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data " "Elaborating entity \"soc_system_cpu_s0_ic_data_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "soc_system_cpu_s0_ic_data" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 6668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001105402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001105402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_data_module:soc_system_cpu_s0_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_ic_tag_module soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag " "Elaborating entity \"soc_system_cpu_s0_ic_tag_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "soc_system_cpu_s0_ic_tag" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 6734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpn1 " "Found entity 1: altsyncram_gpn1" {  } { { "db/altsyncram_gpn1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_gpn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001105573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001105573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpn1 soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gpn1:auto_generated " "Elaborating entity \"altsyncram_gpn1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_ic_tag_module:soc_system_cpu_s0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_gpn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_bht_module soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht " "Elaborating entity \"soc_system_cpu_s0_bht_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "soc_system_cpu_s0_bht" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 6907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5dn1 " "Found entity 1: altsyncram_5dn1" {  } { { "db/altsyncram_5dn1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_5dn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001105777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001105777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5dn1 soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht\|altsyncram:the_altsyncram\|altsyncram_5dn1:auto_generated " "Elaborating entity \"altsyncram_5dn1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_bht_module:soc_system_cpu_s0_bht\|altsyncram:the_altsyncram\|altsyncram_5dn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_register_bank_a_module soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a " "Elaborating entity \"soc_system_cpu_s0_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "soc_system_cpu_s0_register_bank_a" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 7082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rm1 " "Found entity 1: altsyncram_5rm1" {  } { { "db/altsyncram_5rm1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_5rm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001105980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001105980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5rm1 soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5rm1:auto_generated " "Elaborating entity \"altsyncram_5rm1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_a_module:soc_system_cpu_s0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5rm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001105980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_register_bank_b_module soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b " "Elaborating entity \"soc_system_cpu_s0_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "soc_system_cpu_s0_register_bank_b" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 7103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6rm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6rm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6rm1 " "Found entity 1: altsyncram_6rm1" {  } { { "db/altsyncram_6rm1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_6rm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001106245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001106245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6rm1 soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_6rm1:auto_generated " "Elaborating entity \"altsyncram_6rm1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_register_bank_b_module:soc_system_cpu_s0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_6rm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_mult_cell soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell " "Elaborating entity \"soc_system_cpu_s0_mult_cell\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_mult_cell" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 8603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001106480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001106480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altera_mult_add_ujt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106558 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1419001106558 "|ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\|ama_register_with_ext_function:scanchain_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "scanchain_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001106949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001107527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001107527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 355 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altera_mult_add_0kt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001107558 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(695) " "Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 695 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1419001107558 "|ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_mult_cell:the_soc_system_cpu_s0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci " "Elaborating entity \"soc_system_cpu_s0_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 8659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_debug soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_debug:the_soc_system_cpu_s0_nios2_oci_debug " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_debug:the_soc_system_cpu_s0_nios2_oci_debug\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_debug" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_debug:the_soc_system_cpu_s0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_debug:the_soc_system_cpu_s0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_altera_std_synchronizer" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_ocimem soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem " "Elaborating entity \"soc_system_cpu_s0_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_ocimem" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_ociram_sp_ram_module soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem\|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram " "Elaborating entity \"soc_system_cpu_s0_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem\|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "soc_system_cpu_s0_ociram_sp_ram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem\|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem\|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f5f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f5f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f5f1 " "Found entity 1: altsyncram_f5f1" {  } { { "db/altsyncram_f5f1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_f5f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001108433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001108433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f5f1 soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem\|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f5f1:auto_generated " "Elaborating entity \"altsyncram_f5f1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_ocimem:the_soc_system_cpu_s0_nios2_ocimem\|soc_system_cpu_s0_ociram_sp_ram_module:soc_system_cpu_s0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_f5f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_avalon_reg soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_avalon_reg:the_soc_system_cpu_s0_nios2_avalon_reg " "Elaborating entity \"soc_system_cpu_s0_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_avalon_reg:the_soc_system_cpu_s0_nios2_avalon_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_avalon_reg" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_break soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_break:the_soc_system_cpu_s0_nios2_oci_break " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_break:the_soc_system_cpu_s0_nios2_oci_break\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_break" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_xbrk soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_xbrk:the_soc_system_cpu_s0_nios2_oci_xbrk " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_xbrk:the_soc_system_cpu_s0_nios2_oci_xbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_xbrk" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_dbrk soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_dbrk:the_soc_system_cpu_s0_nios2_oci_dbrk " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_dbrk:the_soc_system_cpu_s0_nios2_oci_dbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_dbrk" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_itrace soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_itrace:the_soc_system_cpu_s0_nios2_oci_itrace " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_itrace:the_soc_system_cpu_s0_nios2_oci_itrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_itrace" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_dtrace soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_dtrace:the_soc_system_cpu_s0_nios2_oci_dtrace " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_dtrace:the_soc_system_cpu_s0_nios2_oci_dtrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_dtrace" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_td_mode soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_dtrace:the_soc_system_cpu_s0_nios2_oci_dtrace\|soc_system_cpu_s0_nios2_oci_td_mode:soc_system_cpu_s0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_dtrace:the_soc_system_cpu_s0_nios2_oci_dtrace\|soc_system_cpu_s0_nios2_oci_td_mode:soc_system_cpu_s0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "soc_system_cpu_s0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_fifo soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo\|soc_system_cpu_s0_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_s0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo\|soc_system_cpu_s0_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_s0_nios2_oci_compute_input_tm_cnt\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo\|soc_system_cpu_s0_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_s0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo\|soc_system_cpu_s0_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_s0_nios2_oci_fifo_wrptr_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo\|soc_system_cpu_s0_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_s0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo\|soc_system_cpu_s0_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_s0_nios2_oci_fifo_cnt_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_oci_test_bench soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo\|soc_system_cpu_s0_oci_test_bench:the_soc_system_cpu_s0_oci_test_bench " "Elaborating entity \"soc_system_cpu_s0_oci_test_bench\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_fifo:the_soc_system_cpu_s0_nios2_oci_fifo\|soc_system_cpu_s0_oci_test_bench:the_soc_system_cpu_s0_oci_test_bench\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_oci_test_bench" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_pib soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_pib:the_soc_system_cpu_s0_nios2_oci_pib " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_pib:the_soc_system_cpu_s0_nios2_oci_pib\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_pib" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_nios2_oci_im soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_im:the_soc_system_cpu_s0_nios2_oci_im " "Elaborating entity \"soc_system_cpu_s0_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_nios2_oci_im:the_soc_system_cpu_s0_nios2_oci_im\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_im" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_jtag_debug_module_wrapper soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper " "Elaborating entity \"soc_system_cpu_s0_jtag_debug_module_wrapper\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_jtag_debug_module_wrapper" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_jtag_debug_module_tck soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper\|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck " "Elaborating entity \"soc_system_cpu_s0_jtag_debug_module_tck\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper\|soc_system_cpu_s0_jtag_debug_module_tck:the_soc_system_cpu_s0_jtag_debug_module_tck\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v" "the_soc_system_cpu_s0_jtag_debug_module_tck" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s0_jtag_debug_module_sysclk soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper\|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk " "Elaborating entity \"soc_system_cpu_s0_jtag_debug_module_sysclk\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper\|soc_system_cpu_s0_jtag_debug_module_sysclk:the_soc_system_cpu_s0_jtag_debug_module_sysclk\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v" "the_soc_system_cpu_s0_jtag_debug_module_sysclk" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_s0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_s0_jtag_debug_module_phy\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v" "soc_system_cpu_s0_jtag_debug_module_phy" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_s0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_cpu_s0:cpu_s0\|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci\|soc_system_cpu_s0_jtag_debug_module_wrapper:the_soc_system_cpu_s0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:soc_system_cpu_s0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_timer_cpu_s0 soc_system:u0\|soc_system_timer_cpu_s0:timer_cpu_s0 " "Elaborating entity \"soc_system_timer_cpu_s0\" for hierarchy \"soc_system:u0\|soc_system_timer_cpu_s0:timer_cpu_s0\"" {  } { { "soc_system/synthesis/soc_system.v" "timer_cpu_s0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_cpu_s0 soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0 " "Elaborating entity \"soc_system_jtag_uart_cpu_s0\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart_cpu_s0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_cpu_s0_scfifo_w soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_cpu_s0_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "the_soc_system_jtag_uart_cpu_s0_scfifo_w" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "wfifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001108871 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001108871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001109183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001109183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001109183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_a891.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001109214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001109214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001109230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001109324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001109324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_a891.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001109339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001109496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001109496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001109511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/dpram_7s81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001109621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001109621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001109636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_b8s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001109746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001109746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/dpram_7s81.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001109746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001109855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001109855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_w:the_soc_system_jtag_uart_cpu_s0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001109855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_cpu_s0_scfifo_r soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_cpu_s0_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|soc_system_jtag_uart_cpu_s0_scfifo_r:the_soc_system_jtag_uart_cpu_s0_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "the_soc_system_jtag_uart_cpu_s0_scfifo_r" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001109871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001110089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_cpu_s0:jtag_uart_cpu_s0\|alt_jtag_atlantic:soc_system_jtag_uart_cpu_s0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110105 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_jtag_uart_cpu_s0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001110105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram soc_system:u0\|soc_system_sdram:sdram " "Elaborating entity \"soc_system_sdram\" for hierarchy \"soc_system:u0\|soc_system_sdram:sdram\"" {  } { { "soc_system/synthesis/soc_system.v" "sdram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram_input_efifo_module soc_system:u0\|soc_system_sdram:sdram\|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module " "Elaborating entity \"soc_system_sdram_input_efifo_module\" for hierarchy \"soc_system:u0\|soc_system_sdram:sdram\|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "the_soc_system_sdram_input_efifo_module" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_FiFo_Bridge soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0 " "Elaborating entity \"CPU_FiFo_Bridge\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\"" {  } { { "soc_system/synthesis/soc_system.v" "fifo_bridge_cpum_cpus0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110136 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "fueller CPU_FiFo_Bridge.vhd(83) " "VHDL Signal Declaration warning at CPU_FiFo_Bridge.vhd(83): used explicit default value for signal \"fueller\" because signal was never assigned a value" {  } { { "soc_system/synthesis/submodules/CPU_FiFo_Bridge.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/CPU_FiFo_Bridge.vhd" 83 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1419001110136 "|ghrd_top|soc_system:u0|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0"}
{ "Warning" "WSGN_SEARCH_FILE" "fifo.vhd 2 1 " "Using design file fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/fifo.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001110214 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001110214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1419001110214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2 " "Elaborating entity \"fifo\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\"" {  } { { "soc_system/synthesis/submodules/CPU_FiFo_Bridge.vhd" "fifo_cpu1_to_cpu2" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/CPU_FiFo_Bridge.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/fifo.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/fifo.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1 " "Parameter \"almost_full_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110293 ""}  } { { "fifo.vhd" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/fifo.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001110293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rjg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rjg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rjg1 " "Found entity 1: scfifo_rjg1" {  } { { "db/scfifo_rjg1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/scfifo_rjg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001110402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001110402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rjg1 soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated " "Elaborating entity \"scfifo_rjg1\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6r91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6r91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6r91 " "Found entity 1: a_dpfifo_6r91" {  } { { "db/a_dpfifo_6r91.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_6r91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001110418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001110418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6r91 soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo " "Elaborating entity \"a_dpfifo_6r91\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\"" {  } { { "db/scfifo_rjg1.tdf" "dpfifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/scfifo_rjg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dke1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dke1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dke1 " "Found entity 1: altsyncram_dke1" {  } { { "db/altsyncram_dke1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_dke1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001110652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001110652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dke1 soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|altsyncram_dke1:FIFOram " "Elaborating entity \"altsyncram_dke1\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|altsyncram_dke1:FIFOram\"" {  } { { "db/a_dpfifo_6r91.tdf" "FIFOram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_6r91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/cmpr_4l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001110762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001110762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6r91.tdf" "almost_full_comparer" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_6r91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_6r91.tdf" "three_comparison" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_6r91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2b " "Found entity 1: cntr_f2b" {  } { { "db/cntr_f2b.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/cntr_f2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001110887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001110887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2b soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cntr_f2b:rd_ptr_msb " "Elaborating entity \"cntr_f2b\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cntr_f2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6r91.tdf" "rd_ptr_msb" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_6r91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001110887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s27 " "Found entity 1: cntr_s27" {  } { { "db/cntr_s27.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/cntr_s27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001111074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001111074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s27 soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cntr_s27:usedw_counter " "Elaborating entity \"cntr_s27\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cntr_s27:usedw_counter\"" {  } { { "db/a_dpfifo_6r91.tdf" "usedw_counter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_6r91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2b " "Found entity 1: cntr_g2b" {  } { { "db/cntr_g2b.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/cntr_g2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001111199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001111199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2b soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cntr_g2b:wr_ptr " "Elaborating entity \"cntr_g2b\" for hierarchy \"soc_system:u0\|CPU_FiFo_Bridge:fifo_bridge_cpum_cpus0\|fifo:fifo_cpu1_to_cpu2\|scfifo:scfifo_component\|scfifo_rjg1:auto_generated\|a_dpfifo_6r91:dpfifo\|cntr_g2b:wr_ptr\"" {  } { { "db/a_dpfifo_6r91.tdf" "wr_ptr" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/a_dpfifo_6r91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1 soc_system:u0\|soc_system_cpu_s1:cpu_s1 " "Elaborating entity \"soc_system_cpu_s1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\"" {  } { { "soc_system/synthesis/soc_system.v" "cpu_s1" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_test_bench soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_test_bench:the_soc_system_cpu_s1_test_bench " "Elaborating entity \"soc_system_cpu_s1_test_bench\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_test_bench:the_soc_system_cpu_s1_test_bench\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_test_bench" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 5646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_ic_data_module soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_ic_data_module:soc_system_cpu_s1_ic_data " "Elaborating entity \"soc_system_cpu_s1_ic_data_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_ic_data_module:soc_system_cpu_s1_ic_data\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "soc_system_cpu_s1_ic_data" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 6671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_ic_tag_module soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag " "Elaborating entity \"soc_system_cpu_s1_ic_tag_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "soc_system_cpu_s1_ic_tag" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 6737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hpn1 " "Found entity 1: altsyncram_hpn1" {  } { { "db/altsyncram_hpn1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_hpn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001111559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001111559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hpn1 soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hpn1:auto_generated " "Elaborating entity \"altsyncram_hpn1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_ic_tag_module:soc_system_cpu_s1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hpn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_bht_module soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht " "Elaborating entity \"soc_system_cpu_s1_bht_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "soc_system_cpu_s1_bht" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 6941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6dn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6dn1 " "Found entity 1: altsyncram_6dn1" {  } { { "db/altsyncram_6dn1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_6dn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001111809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001111809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6dn1 soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht\|altsyncram:the_altsyncram\|altsyncram_6dn1:auto_generated " "Elaborating entity \"altsyncram_6dn1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_bht_module:soc_system_cpu_s1_bht\|altsyncram:the_altsyncram\|altsyncram_6dn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_register_bank_a_module soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a " "Elaborating entity \"soc_system_cpu_s1_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "soc_system_cpu_s1_register_bank_a" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 7116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7rm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7rm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7rm1 " "Found entity 1: altsyncram_7rm1" {  } { { "db/altsyncram_7rm1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_7rm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001111996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001111996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7rm1 soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7rm1:auto_generated " "Elaborating entity \"altsyncram_7rm1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_a_module:soc_system_cpu_s1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7rm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001111996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_register_bank_b_module soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b " "Elaborating entity \"soc_system_cpu_s1_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "soc_system_cpu_s1_register_bank_b" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 7137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001112090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001112105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rm1 " "Found entity 1: altsyncram_8rm1" {  } { { "db/altsyncram_8rm1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_8rm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001112246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001112246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rm1 soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8rm1:auto_generated " "Elaborating entity \"altsyncram_8rm1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_register_bank_b_module:soc_system_cpu_s1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8rm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001112246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_mult_cell soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell " "Elaborating entity \"soc_system_cpu_s1_mult_cell\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_mult_cell:the_soc_system_cpu_s1_mult_cell\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_mult_cell" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 8637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001112340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci " "Elaborating entity \"soc_system_cpu_s1_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 8693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001113809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_debug soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_debug:the_soc_system_cpu_s1_nios2_oci_debug " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_debug:the_soc_system_cpu_s1_nios2_oci_debug\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_debug" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001113824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_ocimem soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem " "Elaborating entity \"soc_system_cpu_s1_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_ocimem" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001113824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_ociram_sp_ram_module soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem\|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram " "Elaborating entity \"soc_system_cpu_s1_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem\|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "soc_system_cpu_s1_ociram_sp_ram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001113840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem\|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem\|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_altsyncram" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001113856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5f1 " "Found entity 1: altsyncram_g5f1" {  } { { "db/altsyncram_g5f1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_g5f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001113996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001113996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5f1 soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem\|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_g5f1:auto_generated " "Elaborating entity \"altsyncram_g5f1\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_ocimem:the_soc_system_cpu_s1_nios2_ocimem\|soc_system_cpu_s1_ociram_sp_ram_module:soc_system_cpu_s1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_g5f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001113996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_avalon_reg soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_avalon_reg:the_soc_system_cpu_s1_nios2_avalon_reg " "Elaborating entity \"soc_system_cpu_s1_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_avalon_reg:the_soc_system_cpu_s1_nios2_avalon_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_avalon_reg" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_break soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_break:the_soc_system_cpu_s1_nios2_oci_break " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_break:the_soc_system_cpu_s1_nios2_oci_break\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_break" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_xbrk soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_xbrk:the_soc_system_cpu_s1_nios2_oci_xbrk " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_xbrk:the_soc_system_cpu_s1_nios2_oci_xbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_xbrk" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_dbrk soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_dbrk:the_soc_system_cpu_s1_nios2_oci_dbrk " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_dbrk:the_soc_system_cpu_s1_nios2_oci_dbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_dbrk" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_itrace soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_itrace:the_soc_system_cpu_s1_nios2_oci_itrace " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_itrace:the_soc_system_cpu_s1_nios2_oci_itrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_itrace" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_dtrace soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_dtrace:the_soc_system_cpu_s1_nios2_oci_dtrace " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_dtrace:the_soc_system_cpu_s1_nios2_oci_dtrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_dtrace" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_td_mode soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_dtrace:the_soc_system_cpu_s1_nios2_oci_dtrace\|soc_system_cpu_s1_nios2_oci_td_mode:soc_system_cpu_s1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_dtrace:the_soc_system_cpu_s1_nios2_oci_dtrace\|soc_system_cpu_s1_nios2_oci_td_mode:soc_system_cpu_s1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "soc_system_cpu_s1_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_fifo soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo\|soc_system_cpu_s1_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_s1_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo\|soc_system_cpu_s1_nios2_oci_compute_input_tm_cnt:the_soc_system_cpu_s1_nios2_oci_compute_input_tm_cnt\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo\|soc_system_cpu_s1_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_s1_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo\|soc_system_cpu_s1_nios2_oci_fifo_wrptr_inc:the_soc_system_cpu_s1_nios2_oci_fifo_wrptr_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo\|soc_system_cpu_s1_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_s1_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo\|soc_system_cpu_s1_nios2_oci_fifo_cnt_inc:the_soc_system_cpu_s1_nios2_oci_fifo_cnt_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_oci_test_bench soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo\|soc_system_cpu_s1_oci_test_bench:the_soc_system_cpu_s1_oci_test_bench " "Elaborating entity \"soc_system_cpu_s1_oci_test_bench\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_fifo:the_soc_system_cpu_s1_nios2_oci_fifo\|soc_system_cpu_s1_oci_test_bench:the_soc_system_cpu_s1_oci_test_bench\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_oci_test_bench" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_pib soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_pib:the_soc_system_cpu_s1_nios2_oci_pib " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_pib:the_soc_system_cpu_s1_nios2_oci_pib\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_pib" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_nios2_oci_im soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_im:the_soc_system_cpu_s1_nios2_oci_im " "Elaborating entity \"soc_system_cpu_s1_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_nios2_oci_im:the_soc_system_cpu_s1_nios2_oci_im\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_im" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_jtag_debug_module_wrapper soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper " "Elaborating entity \"soc_system_cpu_s1_jtag_debug_module_wrapper\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_jtag_debug_module_wrapper" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_jtag_debug_module_tck soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper\|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck " "Elaborating entity \"soc_system_cpu_s1_jtag_debug_module_tck\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper\|soc_system_cpu_s1_jtag_debug_module_tck:the_soc_system_cpu_s1_jtag_debug_module_tck\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_wrapper.v" "the_soc_system_cpu_s1_jtag_debug_module_tck" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_cpu_s1_jtag_debug_module_sysclk soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper\|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk " "Elaborating entity \"soc_system_cpu_s1_jtag_debug_module_sysclk\" for hierarchy \"soc_system:u0\|soc_system_cpu_s1:cpu_s1\|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci\|soc_system_cpu_s1_jtag_debug_module_wrapper:the_soc_system_cpu_s1_jtag_debug_module_wrapper\|soc_system_cpu_s1_jtag_debug_module_sysclk:the_soc_system_cpu_s1_jtag_debug_module_sysclk\"" {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_wrapper.v" "the_soc_system_cpu_s1_jtag_debug_module_sysclk" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_system_pll soc_system:u0\|soc_system_system_pll:system_pll " "Elaborating entity \"soc_system_system_pll\" for hierarchy \"soc_system:u0\|soc_system_system_pll:system_pll\"" {  } { { "soc_system/synthesis/soc_system.v" "system_pll" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_system_pll:system_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_system_pll:system_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_system_pll.v" "altera_pll_i" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_system_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001114934 "|ghrd_top|soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001114934 "|ghrd_top|soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001114934 "|ghrd_top|soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001114934 "|ghrd_top|soc_system:u0|soc_system_system_pll:system_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1419001114934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_system_pll:system_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_system_pll:system_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_system_pll.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_system_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_system_pll:system_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_system_pll:system_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 125.000000 MHz " "Parameter \"output_clock_frequency0\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""}  } { { "soc_system/synthesis/submodules/soc_system_system_pll.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_system_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001114934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\"" {  } { { "soc_system/synthesis/soc_system.v" "s0_io_clockcrossing_bridge" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001114950 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001114950 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001114981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\"" {  } { { "soc_system/synthesis/soc_system.v" "sdram_clockcrossing_bridge" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_mm_clock_crossing_bridge.v(210) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(210): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001115028 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_mm_clock_crossing_bridge.v(213) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(213): truncated value with size 32 to match size of target (5)" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001115028 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram_pll soc_system:u0\|soc_system_sdram_pll:sdram_pll " "Elaborating entity \"soc_system_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_sdram_pll:sdram_pll\"" {  } { { "soc_system/synthesis/soc_system.v" "sdram_pll" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_sdram_pll:sdram_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_sdram_pll:sdram_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_pll.v" "altera_pll_i" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001115122 "|ghrd_top|soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001115122 "|ghrd_top|soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001115122 "|ghrd_top|soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001115122 "|ghrd_top|soc_system:u0|soc_system_sdram_pll:sdram_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1419001115122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sdram_pll:sdram_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sdram_pll:sdram_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_sdram_pll.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sdram_pll:sdram_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_sdram_pll:sdram_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 143.000000 MHz " "Parameter \"output_clock_frequency1\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3758 ps " "Parameter \"phase_shift1\" = \"-3758 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115122 ""}  } { { "soc_system/synthesis/submodules/soc_system_sdram_pll.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_sdram_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001115122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oc_i2c_master soc_system:u0\|oc_i2c_master:i2c_cpu_s0 " "Elaborating entity \"oc_i2c_master\" for hierarchy \"soc_system:u0\|oc_i2c_master:i2c_cpu_s0\"" {  } { { "soc_system/synthesis/soc_system.v" "i2c_cpu_s0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115200 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 oc_i2c_master.v(221) " "Verilog HDL assignment warning at oc_i2c_master.v(221): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/oc_i2c_master.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/oc_i2c_master.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001115200 "|ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl soc_system:u0\|oc_i2c_master:i2c_cpu_s0\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"soc_system:u0\|oc_i2c_master:i2c_cpu_s0\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "soc_system/synthesis/submodules/oc_i2c_master.v" "byte_controller" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/oc_i2c_master.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl soc_system:u0\|oc_i2c_master:i2c_cpu_s0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"soc_system:u0\|oc_i2c_master:i2c_cpu_s0\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/i2c_master_byte_ctrl.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115200 ""}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(339) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(339): ignoring full_case attribute on case statement with explicit default case item" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 339 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1419001115200 "|ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(339) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(339): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 339 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1419001115200 "|ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(335) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(335): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/i2c_master_bit_ctrl.v" 335 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1419001115200 "|ghrd_top|soc_system:u0|oc_i2c_master:i2c_cpu_s0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm soc_system:u0\|pwm:pwm_cpu_s0_1 " "Elaborating entity \"pwm\" for hierarchy \"soc_system:u0\|pwm:pwm_cpu_s0_1\"" {  } { { "soc_system/synthesis/soc_system.v" "pwm_cpu_s0_1" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pwm_pll soc_system:u0\|soc_system_pwm_pll:pwm_pll " "Elaborating entity \"soc_system_pwm_pll\" for hierarchy \"soc_system:u0\|soc_system_pwm_pll:pwm_pll\"" {  } { { "soc_system/synthesis/soc_system.v" "pwm_pll" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pwm_pll:pwm_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pwm_pll:pwm_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pwm_pll.v" "altera_pll_i" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_pwm_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001115231 "|ghrd_top|soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001115231 "|ghrd_top|soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001115231 "|ghrd_top|soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1419001115231 "|ghrd_top|soc_system:u0|soc_system_pwm_pll:pwm_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1419001115231 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pwm_pll:pwm_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pwm_pll:pwm_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pwm_pll.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_pwm_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pwm_pll:pwm_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pwm_pll:pwm_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.505199 MHz " "Parameter \"output_clock_frequency0\" = \"1.505199 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115231 ""}  } { { "soc_system/synthesis/submodules/soc_system_pwm_pll.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_pwm_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001115231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hps_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hps_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_only_master_master_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hps_only_master_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hps_only_master_master_translator_avalon_universal_master_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_only_master_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115528 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_cmd_qos altera_merlin_axi_slave_ni.sv(233) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(233): object \"write_cmd_qos\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001115528 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_cmd_qos altera_merlin_axi_slave_ni.sv(250) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(250): object \"read_cmd_qos\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001115528 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(443) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(443): truncated value with size 8 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001115528 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(674) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(674): truncated value with size 8 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001115528 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_addr_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"soc_system_mm_interconnect_0_addr_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_addr_router:addr_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "addr_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_0_addr_router.sv(156) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_0_addr_router.sv(156): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001115575 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_addr_router:addr_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_addr_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_addr_router:addr_router\|soc_system_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_addr_router:addr_router\|soc_system_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_id_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_id_router:id_router " "Elaborating entity \"soc_system_mm_interconnect_0_id_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_id_router:id_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "id_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_id_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_id_router:id_router\|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_id_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_id_router:id_router\|soc_system_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "limiter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_xbar_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_xbar_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_xbar_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_xbar_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "width_adapter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115653 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001115668 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001115668 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "width_adapter_002" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115684 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1419001115684 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1419001115684 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "crosser" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "intr_capturer_0_avalon_slave_0_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:fpga_only_master_master_translator_avalon_universal_master_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "fpga_only_master_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "intr_capturer_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_addr_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"soc_system_mm_interconnect_1_addr_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_addr_router:addr_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "addr_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001115997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_addr_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_addr_router:addr_router\|soc_system_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_addr_router:addr_router\|soc_system_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_addr_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_id_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_id_router:id_router " "Elaborating entity \"soc_system_mm_interconnect_1_id_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_id_router:id_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "id_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_id_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_id_router:id_router\|soc_system_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_id_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_id_router:id_router\|soc_system_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "limiter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_xbar_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_xbar_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_xbar_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_xbar_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_s0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_s0_instruction_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cpu_s0_instruction_master_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_s0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:cpu_s0_data_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cpu_s0_data_master_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:cpu_s0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:cpu_s0_jtag_debug_module_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cpu_s0_jtag_debug_module_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sdram_clockcrossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:sdram_clockcrossing_bridge_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_clockcrossing_bridge_s0_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "fifo_bridge_cpum_cpus0_s0_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:s0_io_clockcrossing_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:s0_io_clockcrossing_bridge_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "s0_io_clockcrossing_bridge_s0_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cpu_s0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cpu_s0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cpu_s0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cpu_s0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:cpu_s0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cpu_s0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cpu_s0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "sdram_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "s0_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_addr_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_addr_router:addr_router " "Elaborating entity \"soc_system_mm_interconnect_2_addr_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_addr_router:addr_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "addr_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_addr_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_addr_router:addr_router\|soc_system_mm_interconnect_2_addr_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_addr_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_addr_router:addr_router\|soc_system_mm_interconnect_2_addr_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_addr_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_addr_router_001:addr_router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_addr_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_addr_router_001:addr_router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "addr_router_001" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_addr_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_addr_router_001:addr_router_001\|soc_system_mm_interconnect_2_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_addr_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_addr_router_001:addr_router_001\|soc_system_mm_interconnect_2_addr_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_id_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_id_router:id_router " "Elaborating entity \"soc_system_mm_interconnect_2_id_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_id_router:id_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "id_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_id_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_id_router:id_router\|soc_system_mm_interconnect_2_id_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_id_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_id_router:id_router\|soc_system_mm_interconnect_2_id_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_id_router_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_id_router_002:id_router_002 " "Elaborating entity \"soc_system_mm_interconnect_2_id_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_id_router_002:id_router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "id_router_002" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_id_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_id_router_002:id_router_002\|soc_system_mm_interconnect_2_id_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_id_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_id_router_002:id_router_002\|soc_system_mm_interconnect_2_id_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "limiter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "burst_adapter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "burst_adapter_001" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_xbar_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_xbar_demux_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_xbar_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_xbar_demux_001" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_xbar_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_xbar_mux_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_xbar_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_xbar_mux_002" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_xbar_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001116997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_xbar_demux_002 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_xbar_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_xbar_demux_002" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_xbar_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_xbar_mux_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_xbar_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_xbar_mux_001" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:fifo_bridge_cpum_cpus0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "fifo_bridge_cpum_cpus0_s1_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_agent:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_sc_fifo:fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "fifo_bridge_cpum_cpus0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_addr_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_addr_router:addr_router " "Elaborating entity \"soc_system_mm_interconnect_3_addr_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_addr_router:addr_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "addr_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_addr_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_addr_router:addr_router\|soc_system_mm_interconnect_3_addr_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_addr_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_addr_router:addr_router\|soc_system_mm_interconnect_3_addr_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_id_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_id_router:id_router " "Elaborating entity \"soc_system_mm_interconnect_3_id_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_id_router:id_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "id_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_id_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_id_router:id_router\|soc_system_mm_interconnect_3_id_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_id_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_id_router:id_router\|soc_system_mm_interconnect_3_id_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "limiter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "burst_adapter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_xbar_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_xbar_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_xbar_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_xbar_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "crosser" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"soc_system_mm_interconnect_4\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_4" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001117778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:cpu_s1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_translator:cpu_s1_instruction_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cpu_s1_instruction_master_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:onchip_sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_translator:onchip_sram_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "onchip_sram_s1_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:cpu_s1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:cpu_s1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cpu_s1_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:cpu_s1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_master_agent:cpu_s1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cpu_s1_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_slave_agent:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cpu_s1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_avalon_sc_fifo:s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "s1_io_clockcrossing_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_addr_router soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_addr_router:addr_router " "Elaborating entity \"soc_system_mm_interconnect_4_addr_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_addr_router:addr_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "addr_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_addr_router_default_decode soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_addr_router:addr_router\|soc_system_mm_interconnect_4_addr_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_4_addr_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_addr_router:addr_router\|soc_system_mm_interconnect_4_addr_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_addr_router_001 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_addr_router_001:addr_router_001 " "Elaborating entity \"soc_system_mm_interconnect_4_addr_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_addr_router_001:addr_router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "addr_router_001" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_addr_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_addr_router_001:addr_router_001\|soc_system_mm_interconnect_4_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_4_addr_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_addr_router_001:addr_router_001\|soc_system_mm_interconnect_4_addr_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_addr_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_id_router soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_id_router:id_router " "Elaborating entity \"soc_system_mm_interconnect_4_id_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_id_router:id_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "id_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_id_router_default_decode soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_id_router:id_router\|soc_system_mm_interconnect_4_id_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_4_id_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_id_router:id_router\|soc_system_mm_interconnect_4_id_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_id_router_002 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_id_router_002:id_router_002 " "Elaborating entity \"soc_system_mm_interconnect_4_id_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_id_router_002:id_router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "id_router_002" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_id_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_id_router_002:id_router_002\|soc_system_mm_interconnect_4_id_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_4_id_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_id_router_002:id_router_002\|soc_system_mm_interconnect_4_id_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|altera_merlin_traffic_limiter:limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "limiter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_cmd_xbar_demux soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_4_cmd_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cmd_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_cmd_xbar_demux_001 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_4_cmd_xbar_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cmd_xbar_demux_001" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_cmd_xbar_mux soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_4_cmd_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cmd_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_cmd_xbar_mux_002 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_4_cmd_xbar_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "cmd_xbar_mux_002" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_rsp_xbar_demux soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_4_rsp_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "rsp_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 2000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_rsp_xbar_demux_002 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_4_rsp_xbar_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "rsp_xbar_demux_002" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 2040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_rsp_xbar_mux soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_4_rsp_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "rsp_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_4_rsp_xbar_mux_001 soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_4_rsp_xbar_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_4:mm_interconnect_4\|soc_system_mm_interconnect_4_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" "rsp_xbar_mux_001" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_4.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5 soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5 " "Elaborating entity \"soc_system_mm_interconnect_5\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_5" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001118528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_translator:s0_io_clockcrossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_translator:s0_io_clockcrossing_bridge_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "s0_io_clockcrossing_bridge_m0_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:timer_cpu_s0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:timer_cpu_s0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "timer_cpu_s0_s1_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:jtag_uart_cpu_s0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:jtag_uart_cpu_s0_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "jtag_uart_cpu_s0_avalon_jtag_slave_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 1054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:pio_alivetest_cpu_s0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:pio_alivetest_cpu_s0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "pio_alivetest_cpu_s0_s1_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:i2c_cpu_s0_mm_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:i2c_cpu_s0_mm_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "i2c_cpu_s0_mm_slave_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:pwm_cpu_s0_1_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_translator:pwm_cpu_s0_1_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "pwm_cpu_s0_1_s0_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:s0_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_master_agent:s0_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "s0_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_slave_agent:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_sc_fifo:timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "timer_cpu_s0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_addr_router soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_addr_router:addr_router " "Elaborating entity \"soc_system_mm_interconnect_5_addr_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_addr_router:addr_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "addr_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_addr_router_default_decode soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_addr_router:addr_router\|soc_system_mm_interconnect_5_addr_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_5_addr_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_addr_router:addr_router\|soc_system_mm_interconnect_5_addr_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_addr_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_id_router soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_id_router:id_router " "Elaborating entity \"soc_system_mm_interconnect_5_id_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_id_router:id_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "id_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 3644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_id_router_default_decode soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_id_router:id_router\|soc_system_mm_interconnect_5_id_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_5_id_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_id_router:id_router\|soc_system_mm_interconnect_5_id_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_id_router_004 soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_id_router_004:id_router_004 " "Elaborating entity \"soc_system_mm_interconnect_5_id_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_id_router_004:id_router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "id_router_004" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 3708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_id_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_id_router_004:id_router_004\|soc_system_mm_interconnect_5_id_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_5_id_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_id_router_004:id_router_004\|soc_system_mm_interconnect_5_id_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_merlin_traffic_limiter:limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "limiter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 3868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_cmd_xbar_demux soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_5_cmd_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "cmd_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 3951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_cmd_xbar_mux soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_5_cmd_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "cmd_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 3968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_cmd_xbar_mux_004 soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"soc_system_mm_interconnect_5_cmd_xbar_mux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "cmd_xbar_mux_004" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 4036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_rsp_xbar_demux soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_5_rsp_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "rsp_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 4172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_rsp_xbar_demux_004 soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"soc_system_mm_interconnect_5_rsp_xbar_demux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "rsp_xbar_demux_004" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 4240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_5_rsp_xbar_mux soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_5_rsp_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "rsp_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 4442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5_rsp_xbar_mux.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|soc_system_mm_interconnect_5_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" "crosser" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_5.v" 4476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_5:mm_interconnect_5\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001119872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_6 soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6 " "Elaborating entity \"soc_system_mm_interconnect_6\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_6" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_master_translator:sdram_clockcrossing_bridge_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "sdram_clockcrossing_bridge_m0_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "sdram_s1_translator" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_master_agent:sdram_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_master_agent:sdram_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "sdram_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_6_addr_router soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_addr_router:addr_router " "Elaborating entity \"soc_system_mm_interconnect_6_addr_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_addr_router:addr_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "addr_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_6_addr_router_default_decode soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_addr_router:addr_router\|soc_system_mm_interconnect_6_addr_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_6_addr_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_addr_router:addr_router\|soc_system_mm_interconnect_6_addr_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_addr_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_6_id_router soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_id_router:id_router " "Elaborating entity \"soc_system_mm_interconnect_6_id_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_id_router:id_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "id_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_6_id_router_default_decode soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_id_router:id_router\|soc_system_mm_interconnect_6_id_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_6_id_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_id_router:id_router\|soc_system_mm_interconnect_6_id_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "burst_adapter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 altera_merlin_burst_adapter.sv(991) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(991): truncated value with size 6 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1419001120325 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_6_cmd_xbar_demux soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_6_cmd_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "cmd_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_6_cmd_xbar_mux soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_6_cmd_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "cmd_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_6_rsp_xbar_mux soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_6_rsp_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|soc_system_mm_interconnect_6_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "rsp_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_width_adapter:width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "width_adapter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120435 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001120435 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1419001120435 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_6:mm_interconnect_6|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" "width_adapter_001" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_6.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_7 soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7 " "Elaborating entity \"soc_system_mm_interconnect_7\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_7" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|altera_merlin_master_agent:s1_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|altera_merlin_master_agent:s1_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "s1_io_clockcrossing_bridge_m0_translator_avalon_universal_master_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|altera_merlin_slave_agent:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|altera_merlin_slave_agent:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|altera_avalon_sc_fifo:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|altera_avalon_sc_fifo:timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "timer_cpu_s1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_7_addr_router soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_addr_router:addr_router " "Elaborating entity \"soc_system_mm_interconnect_7_addr_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_addr_router:addr_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "addr_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_7_addr_router_default_decode soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_addr_router:addr_router\|soc_system_mm_interconnect_7_addr_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_7_addr_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_addr_router:addr_router\|soc_system_mm_interconnect_7_addr_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_addr_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_7_id_router soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_id_router:id_router " "Elaborating entity \"soc_system_mm_interconnect_7_id_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_id_router:id_router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "id_router" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_7_id_router_default_decode soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_id_router:id_router\|soc_system_mm_interconnect_7_id_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_7_id_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_id_router:id_router\|soc_system_mm_interconnect_7_id_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" "the_default_decode" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|altera_merlin_traffic_limiter:limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "limiter" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_7_cmd_xbar_demux soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_7_cmd_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "cmd_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_7_cmd_xbar_mux soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_7_cmd_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "cmd_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_7_rsp_xbar_demux soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"soc_system_mm_interconnect_7_rsp_xbar_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "rsp_xbar_demux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_7_rsp_xbar_mux soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"soc_system_mm_interconnect_7_rsp_xbar_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" "rsp_xbar_mux" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_mm_interconnect_7_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_7:mm_interconnect_7\|soc_system_mm_interconnect_7_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_001" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_002 soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002 " "Elaborating entity \"soc_system_irq_mapper_002\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_002:irq_mapper_002\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_002" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_003 soc_system:u0\|soc_system_irq_mapper_003:irq_mapper_003 " "Elaborating entity \"soc_system_irq_mapper_003\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_003:irq_mapper_003\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_003" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_synchronizer" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001120919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120919 ""}  } { { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001120919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"soc_system:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001120997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ghrd_top.v" "hps_reset_inst" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001121060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121060 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001121060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd_top.v" "pulse_cold_reset" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd_top.v" "pulse_warm_reset" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd_top.v" "pulse_debug_reset" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001121326 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ip/altsource_probe/hps_reset.v" 74 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1419001130264 "|ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_channel rsp_fifo 32 1 " "Port \"in_channel\" on the entity instantiation of \"rsp_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_csr_address rsp_fifo 32 1 " "Port \"in_csr_address\" on the entity instantiation of \"rsp_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_csr_read rsp_fifo 32 1 " "Port \"in_csr_read\" on the entity instantiation of \"rsp_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_csr_write rsp_fifo 32 1 " "Port \"in_csr_write\" on the entity instantiation of \"rsp_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_empty rsp_fifo 32 1 " "Port \"in_empty\" on the entity instantiation of \"rsp_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_error rsp_fifo 32 1 " "Port \"in_error\" on the entity instantiation of \"rsp_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "out_csr_address rsp_fifo 32 1 " "Port \"out_csr_address\" on the entity instantiation of \"rsp_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "out_csr_read rsp_fifo 32 1 " "Port \"out_csr_read\" on the entity instantiation of \"rsp_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "out_csr_write rsp_fifo 32 1 " "Port \"out_csr_write\" on the entity instantiation of \"rsp_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:rsp_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_channel cmd_fifo 32 1 " "Port \"in_channel\" on the entity instantiation of \"cmd_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_csr_address cmd_fifo 32 1 " "Port \"in_csr_address\" on the entity instantiation of \"cmd_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_csr_read cmd_fifo 32 1 " "Port \"in_csr_read\" on the entity instantiation of \"cmd_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_csr_write cmd_fifo 32 1 " "Port \"in_csr_write\" on the entity instantiation of \"cmd_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_empty cmd_fifo 32 1 " "Port \"in_empty\" on the entity instantiation of \"cmd_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "in_error cmd_fifo 32 1 " "Port \"in_error\" on the entity instantiation of \"cmd_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132092 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "out_csr_address cmd_fifo 32 1 " "Port \"out_csr_address\" on the entity instantiation of \"cmd_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132108 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "out_csr_read cmd_fifo 32 1 " "Port \"out_csr_read\" on the entity instantiation of \"cmd_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132108 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "out_csr_write cmd_fifo 32 1 " "Port \"out_csr_write\" on the entity instantiation of \"cmd_fifo\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132108 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_system_cpu_s1_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_system_cpu_s1_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s1.v" "the_soc_system_cpu_s1_nios2_oci_itrace" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s1.v" 3358 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132170 "|ghrd_top|soc_system:u0|soc_system_cpu_s1:cpu_s1|soc_system_cpu_s1_nios2_oci:the_soc_system_cpu_s1_nios2_oci|soc_system_cpu_s1_nios2_oci_itrace:the_soc_system_cpu_s1_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_system_cpu_s0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_system_cpu_s0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/soc_system_cpu_s0.v" "the_soc_system_cpu_s0_nios2_oci_itrace" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/soc_system_cpu_s0.v" 3358 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1419001132374 "|ghrd_top|soc_system:u0|soc_system_cpu_s0:cpu_s0|soc_system_cpu_s0_nios2_oci:the_soc_system_cpu_s0_nios2_oci|soc_system_cpu_s0_nios2_oci_itrace:the_soc_system_cpu_s0_nios2_oci_itrace"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 66 " "Parameter WIDTH_A set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 66 " "Parameter WIDTH_B set to 66" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_hps_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_hps_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1419001161076 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1419001161076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161139 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001161139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001161248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001161248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161264 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001161264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2j1 " "Found entity 1: altsyncram_u2j1" {  } { { "db/altsyncram_u2j1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_u2j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001161435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001161435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161482 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001161482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2j1 " "Found entity 1: altsyncram_t2j1" {  } { { "db/altsyncram_t2j1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_t2j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001161639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001161639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_6:mm_interconnect_6\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161654 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001161654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001161826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001161826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001161857 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001161857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66j1 " "Found entity 1: altsyncram_66j1" {  } { { "db/altsyncram_66j1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_66j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001162029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001162029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:sdram_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 66 " "Parameter \"WIDTH_A\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 66 " "Parameter \"WIDTH_B\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162045 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001162045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3j1 " "Found entity 1: altsyncram_a3j1" {  } { { "db/altsyncram_a3j1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_a3j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001162264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001162264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419001162295 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1419001162295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2j1 " "Found entity 1: altsyncram_s2j1" {  } { { "db/altsyncram_s2j1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_s2j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419001162436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419001162436 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1419001164592 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1419001164592 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1419001164858 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1419001164858 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1419001164858 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1419001164858 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1419001164858 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1419001164858 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "48 " "48 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1419001164967 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_u2j1:auto_generated\|ram_block1a18 " "Synthesized away node \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_u2j1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u2j1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_u2j1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 1045 0 0 } } { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001165358 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s1_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_u2j1:auto_generated\|ram_block1a18 " "Synthesized away node \"soc_system:u0\|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\|altsyncram_u2j1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u2j1.tdf" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/db/altsyncram_u2j1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system/synthesis/soc_system.v" 965 0 0 } } { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 338 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001165358 "|ghrd_top|soc_system:u0|altera_avalon_mm_clock_crossing_bridge:s0_io_clockcrossing_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_u2j1:auto_generated|ram_block1a18"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1419001165358 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1419001165358 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1419001176390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1419001176390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[31\]\" and its non-tri-state driver." {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1419001176390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[33\]\" and its non-tri-state driver." {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1419001176390 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[35\]\" and its non-tri-state driver." {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1419001176390 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1419001176390 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[21\]\" and its non-tri-state driver." {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1419001179516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[23\]\" and its non-tri-state driver." {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1419001179516 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 0 1419001179516 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 0 1419001179516 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "Bidir \"ADC_CS_N\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 43 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 50 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 51 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "Bidir \"FPGA_I2C_SDAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 86 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 177 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 180 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 0 1419001181172 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 0 1419001181172 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[31\]~synth " "Node \"GPIO_0\[31\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[35\]~synth " "Node \"GPIO_0\[35\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[21\]~synth " "Node \"GPIO_0\[21\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[23\]~synth " "Node \"GPIO_0\[23\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 142 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 156 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001182579 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1419001182579 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001182594 "|ghrd_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1419001182594 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001189923 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1026 " "1026 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1419001197455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001198987 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001199893 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1419001200518 "|ghrd_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1419001200518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001200893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system.map.smsg " "Generated suppressed messages file C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1419001202987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "48 0 5 0 0 " "Adding 48 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1419001210237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001210237 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "ghrd_top.v" "" { Text "C:/Users/Hannes/Documents/quartus/NIOS_MCAPI_Base_v07/NIOS_MCAPI_Base_v07/ghrd_top.v" 190 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419001214316 "|ghrd_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1419001214316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18214 " "Implemented 18214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1419001214410 ""} { "Info" "ICUT_CUT_TM_OPINS" "158 " "Implemented 158 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1419001214410 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "167 " "Implemented 167 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1419001214410 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16065 " "Implemented 16065 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1419001214410 ""} { "Info" "ICUT_CUT_TM_RAMS" "1115 " "Implemented 1115 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1419001214410 ""} { "Info" "ICUT_CUT_TM_PLLS" "5 " "Implemented 5 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1419001214410 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1419001214410 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1419001214410 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1419001214410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 403 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 403 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1129 " "Peak virtual memory: 1129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1419001214894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 19 16:00:14 2014 " "Processing ended: Fri Dec 19 16:00:14 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1419001214894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1419001214894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1419001214894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1419001214894 ""}
