EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# TEFT4300
#
DEF TEFT4300 Q 0 40 N N 1 L N
F0 "Q" -400 200 50 H V L BNN
F1 "TEFT4300" -400 -300 50 H V L BNN
F2 "XDCR_TEFT4300" 0 0 50 H I L BNN
F3 "TEFT4300" 0 0 50 H I L BNN
F4 "Radial Vishay" 0 0 50 H I L BNN
F5 "None" 0 0 50 H I L BNN
F6 "Vishay Semiconductor" 0 0 50 H I L BNN
F7 "Phototransistor IR Chip Silicon 925nm 2-Pin T-1" 0 0 50 H I L BNN
F8 "Unavailable" 0 0 50 H I L BNN
DRAW
P 2 0 0 6 -195 100 -125 30 N
P 2 0 0 6 -125 30 -170 45 N
P 2 0 0 6 -170 45 -140 75 N
P 2 0 0 6 -140 75 -125 30 N
P 2 0 0 6 90 -90 100 -100 N
P 3 0 0 6 -170 45 -125 30 -140 75 F
C 50 0 125 0 0 10 N
P 2 0 0 10 0 75 0 25 N
P 2 0 0 10 0 25 0 -25 N
P 2 0 0 10 0 -25 0 -75 N
P 2 0 0 10 0 -25 100 -100 N
P 2 0 0 10 0 25 100 100 N
P 3 0 0 10 100 -100 90 -60 60 -100 F
P 2 0 0 6 -195 25 -125 -45 N
P 2 0 0 6 -125 -45 -170 -30 N
P 2 0 0 6 -170 -30 -140 0 N
P 2 0 0 6 -140 0 -125 -45 N
P 3 0 0 6 -170 -30 -125 -45 -140 0 F
X E E 100 -200 100 U 40 40 0 0 P 
X C C 100 200 100 D 40 40 0 0 P 
ENDDRAW
ENDDEF
#
# End Library