 
****************************************
Report : qor
Design : registeredFPM
Version: U-2022.12-SP7
Date   : Sun Dec 24 13:12:39 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.01
  Critical Path Slack:           0.66
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        494
  Leaf Cell Count:               1618
  Buf/Inv Cell Count:             123
  Buf Cell Count:                   6
  Inv Cell Count:                 117
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1554
  Sequential Cell Count:           64
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    22395.801429
  Noncombinational Area:  1592.524780
  Buf/Inv Area:            680.140818
  Total Buffer Area:            33.18
  Total Inverter Area:         646.96
  Macro/Black Box Area:      0.000000
  Net Area:               1129.509140
  -----------------------------------
  Cell Area:             23988.326209
  Design Area:           25117.835349


  Design Rules
  -----------------------------------
  Total Number of Nets:          2236
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.12
  Logic Optimization:                  0.53
  Mapping Optimization:                0.46
  -----------------------------------------
  Overall Compile Time:                1.56
  Overall Compile Wall Clock Time:     1.79

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
