

================================================================
== Vivado HLS Report for 'shuffle_24_l_p'
================================================================
* Date:           Sun Dec 16 18:16:18 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimization_sub1x1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.73|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32929|  48481|  32929|  48481|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+------------+-----------+-----------+------+----------+
        |                 |    Latency    |  Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+------------+-----------+-----------+------+----------+
        |- Loop 1         |  32928|  48480| 686 ~ 1010 |          -|          -|    48|    no    |
        | + Loop 1.1      |    684|   1008|   38 ~ 56  |          -|          -|    18|    no    |
        |  ++ Loop 1.1.1  |     36|     54|    2 ~ 3   |          -|          -|    18|    no    |
        +-----------------+-------+-------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     367|    166|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     67|
|Register         |        -|      -|     105|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     622|    278|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_jbC_x_U74  |ShuffleNetV2_mux_jbC  |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+
    |Total                       |                      |        0|      0|  150|  45|
    +----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_31_fu_223_p2      |     +    |      0|  23|  11|           1|           6|
    |h_28_fu_315_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_473_fu_253_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_477_fu_303_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_478_fu_329_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_479_fu_354_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_480_fu_360_p2    |     +    |      0|  26|  12|           7|           7|
    |tmp_481_fu_385_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_482_fu_411_p2    |     +    |      0|  50|  20|          15|          15|
    |tmp_483_fu_416_p2    |     +    |      0|  38|  16|          11|          11|
    |w_33_fu_397_p2       |     +    |      0|  20|  10|           5|           1|
    |exitcond2_fu_309_p2  |   icmp   |      0|   0|   2|           5|           5|
    |exitcond3_fu_217_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_391_p2   |   icmp   |      0|   0|   2|           5|           5|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 367| 166|         115|         112|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  40|          7|    1|          7|
    |co_reg_180  |   9|          2|    6|         12|
    |h_reg_191   |   9|          2|    5|         10|
    |w_reg_202   |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       |  67|         13|   17|         39|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   6|   0|    6|          0|
    |arrayNo_reg_475  |   3|   0|    3|          0|
    |co_31_reg_465    |   6|   0|    6|          0|
    |co_reg_180       |   6|   0|    6|          0|
    |h_28_reg_488     |   5|   0|    5|          0|
    |h_reg_191        |   5|   0|    5|          0|
    |tmp_473_reg_470  |  10|   0|   11|          1|
    |tmp_477_reg_480  |   6|   0|    7|          1|
    |tmp_479_reg_493  |  14|   0|   15|          1|
    |tmp_481_reg_498  |  10|   0|   11|          1|
    |tmp_482_reg_511  |  15|   0|   15|          0|
    |tmp_557_reg_458  |   1|   0|    1|          0|
    |tmp_reg_556      |   8|   0|    8|          0|
    |w_33_reg_506     |   5|   0|    5|          0|
    |w_reg_202        |   5|   0|    5|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 105|   0|  109|          4|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |     shuffle_24_l_p     | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |     shuffle_24_l_p     | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |     shuffle_24_l_p     | return value |
|ap_done                          | out |    1| ap_ctrl_hs |     shuffle_24_l_p     | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |     shuffle_24_l_p     | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |     shuffle_24_l_p     | return value |
|output_V_address0                | out |   14|  ap_memory |        output_V        |     array    |
|output_V_ce0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_we0                     | out |    1|  ap_memory |        output_V        |     array    |
|output_V_d0                      | out |    8|  ap_memory |        output_V        |     array    |
|buffer1_1_24_16x16_p_7_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_7_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_7 |     array    |
|buffer1_1_24_16x16_p_6_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_6_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_6 |     array    |
|buffer1_1_24_16x16_p_5_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_5_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_5 |     array    |
|buffer1_1_24_16x16_p_4_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_4_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_4 |     array    |
|buffer1_1_24_16x16_p_3_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_3_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_3 |     array    |
|buffer1_1_24_16x16_p_2_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_2_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_2 |     array    |
|buffer1_1_24_16x16_p_1_address0  | out |   10|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_ce0       | out |    1|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_1_q0        |  in |    8|  ap_memory | buffer1_1_24_16x16_p_1 |     array    |
|buffer1_1_24_16x16_p_address0    | out |   10|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_ce0         | out |    1|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
|buffer1_1_24_16x16_p_q0          |  in |    8|  ap_memory |  buffer1_1_24_16x16_p  |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

