// Seed: 2308872517
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input wire id_5,
    input wand id_6
    , id_15,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    output wor id_10,
    input tri1 id_11,
    input tri id_12,
    input wand id_13
);
  assign id_1 = id_2;
  wire id_16, id_17, id_18, id_19;
  if (id_7) assign id_10 = 1'h0 | 1'h0;
endmodule
module module_1 (
    output wand id_0,
    input  wire id_1
);
  assign id_0 = 1 >= ~1;
  tri id_3;
  assign id_3 = 1;
  assign id_3 = 1;
  wire id_4;
  module_0(
      id_0, id_0, id_1, id_0, id_1, id_1, id_1, id_1, id_1, id_1, id_0, id_1, id_1, id_1
  );
  assign id_4 = 1;
endmodule
