{"vcs1":{"timestamp_begin":1746595296.823554005, "rt":0.71, "ut":0.10, "st":0.03}}
{"vcselab":{"timestamp_begin":1746595297.580779511, "rt":0.38, "ut":0.11, "st":0.01}}
{"link":{"timestamp_begin":1746595298.008716225, "rt":0.41, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746595296.679052201}
{"VCS_COMP_START_TIME": 1746595296.679052201}
{"VCS_COMP_END_TIME": 1746595298.499458898}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 261800}}
{"vcselab": {"peak_mem": 140056}}
