/*
 * parameters.hpp
 * Configuration file for NoCDAS
 */

#ifndef PARAMETERS_HPP_
#define PARAMETERS_HPP_

#include "SimulationTime.hpp"

#define DEFAULT_NNMODEL_FILENAME    "./src/input/lm_transformer.txt"
#define DEFAULT_NNWEIGHT_FILENAME   "./src/input/lm_weight.txt"
#define DEFAULT_NNINPUT_FILENAME    "./src/input/lm_input.txt"

// #define cNoC_MODE

#define ENABLE_KV_CACHE 1         		// 1 turn on local SRAM (KV-Cache), 0 disable

#define INT8_QUANTIZATION 1				// 1 turn on local quantization, 0 disable

#if INT8_QUANTIZATION
    #define DATA_BYTES 1
	#define ELEMENT_PER_1KB 1024
    #define QUANT_MULTIPLIER 4
#else
    #define DATA_BYTES 4
	#define ELEMENT_PER_1KB 256
    #define QUANT_MULTIPLIER 1
#endif

#define KV_CACHE_SIZE (8192 * QUANT_MULTIPLIER)

// MAC Local SRAM Limits (in number of floats, 2048 = 8 KB)
// The comment below assume quantization is enabled
#define MAC_WEIGHT_SRAM_LIMIT (64 * ELEMENT_PER_1KB)		// 64KiB weight SRAM
#define MAC_INPUT_SRAM_LIMIT (64 * ELEMENT_PER_1KB)			// 64KiB input SRAM

#define MAX_CONTEXT_WINDOW (512 * QUANT_MULTIPLIER)				// Attention Score Cache

#ifdef cNoC_MODE
	#define ROUTER_SRAM_LIMIT (16 * ELEMENT_PER_1KB)			// 16KiB cRouter SRAM
#else
	#define ROUTER_SRAM_LIMIT (16 * ELEMENT_PER_1KB)			// 16KiB cRouter SRAM
#endif

#define NI_TX_FIFO_DEPTH (32 * QUANT_MULTIPLIER)   
#define NI_RX_FIFO_DEPTH (32 * QUANT_MULTIPLIER)

/******************************/
// Here we define evaluation modes. DNN model file is always required. In FE mode, weight and input files are required.
#define fulleval						// FE mode
// #define randomeval						//RE mode

// #define only3type						// 3 packets per neuron task, otherwwise 4 packets.
// #define newpooling						// Pooling in the network optimization switch
#define outPortNoInfinite 				// Simulate back pressure from VC Router Out Port

/******************************/
// Trace recording. The detailed explaination is in /output/recorded.txt
#define Countlatency					// Open recording of packet level trace and latency
#define CountNum 30000    				// Set the maximum number of output packet traces

/******************************/
// NoC Node configuration macros used in the manuscript
// #define MemNode2  						// 2 MC cores (for 4*4 NoC)
#define MemNode8  						// 8 MC cores (for 8*8 NoC)
// #define MemNode18  						// 18 MC cores (for 12*12 NoC)
// #define MemNode32  						// 32 MC cores (for 16*16 NoC)

//#define MemNode5  						// 5 MC cores (for 6*6 NoC)
//#define MemNode13  						// 13 MC cores (for 10*10 NoC)

//#define MemNode4  						// 4 MC cores (for 8*8 NoC)
//#define MemNode8edge  					// 8 MC cores (for 8*8 NoC, on the edge of NoC)
/******************************/
// Task mapping macros
#define rowmapping						//row-major mapping
// #define colmapping						//column-major mapping
// #define randmapping						// random mapping
/******************************/

// Detailed NoC size definitions for Node configuration macros 
#ifdef MemNode2
	#define PE_X_NUM 4
	#define PE_Y_NUM 4
	//NI size
	#define X_NUM 4
	#define Y_NUM 4
	#define TOT_NUM 16
#elif defined MemNode4					// PE_Y_NUM (mac size) should be several times of NI TOT_NUM
	#define PE_X_NUM 8
	#define PE_Y_NUM 8
	//NI size
	#define X_NUM 8
	#define Y_NUM 8
	#define TOT_NUM 64
#elif defined MemNode8
	#define PE_X_NUM 8
	#define PE_Y_NUM 8
	//NI size
	#define X_NUM 8
	#define Y_NUM 8
	#define TOT_NUM 64
#elif defined MemNode8edge
	#define PE_X_NUM 8
	#define PE_Y_NUM 8
	//NI size
	#define X_NUM 8
	#define Y_NUM 8
	#define TOT_NUM 64
#elif defined MemNode18
	#define PE_X_NUM 12
	#define PE_Y_NUM 12
	//NI size
	#define X_NUM 12
	#define Y_NUM 12
	#define TOT_NUM 144
#elif defined MemNode32
	#define PE_X_NUM 16
	#define PE_Y_NUM 16
	//NI size
	#define X_NUM 16
	#define Y_NUM 16
	#define TOT_NUM 256

#elif defined MemNode5
	#define PE_X_NUM 6
	#define PE_Y_NUM 6
	//NI size
	#define X_NUM 6
	#define Y_NUM 6
	#define TOT_NUM 36
#elif defined MemNode13
	#define PE_X_NUM 10
	#define PE_Y_NUM 10
	//NI size
	#define X_NUM 10
	#define Y_NUM 10
	#define TOT_NUM 100
#endif

//////////////////////////////////
#define FREQUENCY 1 					// GHz (NoC clock frequency)
#define PE_NUM_OP 320   				// 320 OP per PE cycle (define the MAC array size in PE)
// #define PE_NUM_OP (25 * QUANT_MULTIPLIER)
#define PE_FREQ_RATIO 10 				// NoC freq / PE freq, PE 100MHz -> 10 (define the nodes (PE/MC) clock frequency)
// #define MEM_read_delay 0.3125 			// delay for 2byte / 1 data (define the cache data transfer speed)
#define MEM_read_delay (0.3125 / QUANT_MULTIPLIER)
#define POOLING_DELAY 10 				// define extra delay for pooling in the network 4 + 2 + 2 + 2 clock cycles
//////////////////////////////////
#define VN_NUM 2   						// number of virtual networks, here we use 1 means only one virtual network on the real NoC hardware
#define VC_PER_VN  4  					// number of VC channels per port in one nerwork
#define VC_PRIORITY_PER_VN 0 			// define priority VC channels in network
#define STARVATION_LIMIT 20 			// forbid starvation (no priority packet must go after 20)
#define LCS_URS_TRAFFIC					// standard traffic mode, LCS: Latency Critical Service, URS: Unspecified Rate Service
#define INPORT_FLIT_BUFFER_SIZE 4; 		// flit buffer size per VC channel
#define FLIT_LENGTH 32 					// byte 32*8=256bit  // lenghth of flit in byte
#define INFINITE 10000    				// added for in port and out port buffer
#define INFINITE1 10000  				// added for flit buffer
#define CACHE_DELAY 1  					// simulate cache memory access delay (5ns = 1 clock cycle under 200 MHz frequency)
#define LINK_TIME 2						// latency for link transfer
#define DISTRIBUTION_NUM 20				// threshold for counting end-to end packet delay is good (<20 is good)

#define PRINT 100000000 				// define the prining steps in clock cycle

// Router MatMul/Linear throughput in NoC cycles; override with compiler -D flags.
#ifndef ROUTER_MACS_PER_CYCLE
#define ROUTER_MACS_PER_CYCLE (1.0 * PE_NUM_OP / PE_FREQ_RATIO)
#endif
// Aggregate SRAM data bits per NoC cycle: weight reads and distribution writes.
// Attention read timing retains its existing model.
#ifndef ROUTER_SRAM_WIDTH
#define ROUTER_SRAM_WIDTH (FLIT_LENGTH * 8)
#endif

// Neural Network Architectural Parameters
#define USE_BIAS 0      // 1: Enable in-transit Bias initialization (cNoC Way 3). 0: Bias-less models (e.g., LLaMA)

// Hardware SFU Latency Parameters (in Clock Cycles)
#define MAC_LATENCY 1
#define ADD_LATENCY 1
#define DIV_LATENCY 15
#define EXP_LATENCY 12
#define SQRT_LATENCY 20
#define CORDIC_LATENCY 20

// reserve string for input file paths
struct GlobalParams {
	static char NNmodel_filename[128];
	static char NNweight_filename[128];
	static char NNinput_filename[128];
};


#endif /* PARAMETERS_HPP_ */
