#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Oct 17 21:57:39 2017
# Process ID: 12640
# Current directory: C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1
# Command line: vivado.exe -log OV7670_VGA_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OV7670_VGA_TOP.tcl
# Log file: C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/OV7670_VGA_TOP.vds
# Journal file: C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source OV7670_VGA_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2016.3/data/ip'.
Command: synth_design -top OV7670_VGA_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 290.711 ; gain = 80.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OV7670_VGA_TOP' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_wrapper' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/imports/hdl/CLK_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'clk' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/bd/clk/hdl/clk.v:13]
INFO: [Synth 8-638] synthesizing module 'clk_clk_wiz_0_0' [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/realtime/clk_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_clk_wiz_0_0' (1#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/realtime/clk_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk' (2#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/bd/clk/hdl/clk.v:13]
INFO: [Synth 8-256] done synthesizing module 'clk_wrapper' (3#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/imports/hdl/CLK_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/debounce.v:9]
	Parameter INIT bound to: 32'sb00000000100110001001011010000000 
	Parameter OVF bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/debounce.v:9]
INFO: [Synth 8-638] synthesizing module 'cfg_ov7670' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/cfg_ov.v:18]
	Parameter par_camera_address bound to: 8'b01000010 
WARNING: [Synth 8-2898] ignoring pullup [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/cfg_ov.v:33]
INFO: [Synth 8-638] synthesizing module 'cfg_reg' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/cfg_regs.v:12]
	Parameter LEN bound to: 122 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cfg_reg' (5#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/cfg_regs.v:12]
INFO: [Synth 8-638] synthesizing module 'SCCB_sender' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/sccb_sender.v:51]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/sccb_sender.v:180]
INFO: [Synth 8-256] done synthesizing module 'SCCB_sender' (6#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/sccb_sender.v:51]
WARNING: [Synth 8-3848] Net srt in module/entity cfg_ov7670 does not have driver. [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/cfg_ov.v:67]
INFO: [Synth 8-256] done synthesizing module 'cfg_ov7670' (7#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/cfg_ov.v:18]
INFO: [Synth 8-638] synthesizing module 'OV7670_CAPTURE' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/CAPTURE.v:16]
INFO: [Synth 8-256] done synthesizing module 'OV7670_CAPTURE' (8#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/CAPTURE.v:16]
INFO: [Synth 8-638] synthesizing module 'vga_dpram' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/vga_dpram.v:14]
INFO: [Synth 8-638] synthesizing module 'vga_block_wrapper' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/bd/vga_block/hdl/vga_block_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'vga_block' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/bd/vga_block/hdl/vga_block.v:13]
INFO: [Synth 8-638] synthesizing module 'vga_block_blk_mem_gen_0_0' [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/realtime/vga_block_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_block_blk_mem_gen_0_0' (9#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/realtime/vga_block_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_block' (10#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/bd/vga_block/hdl/vga_block.v:13]
INFO: [Synth 8-256] done synthesizing module 'vga_block_wrapper' (11#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/bd/vga_block/hdl/vga_block_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'vga_dpram' (12#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/vga_dpram.v:14]
WARNING: [Synth 8-689] width (19) of port connection 'rd_addr' does not match port width (17) of module 'vga_dpram' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:82]
INFO: [Synth 8-638] synthesizing module 'my_vga_syn' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:44]
INFO: [Synth 8-638] synthesizing module 'regs' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:145]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DATA_LEN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regs' (13#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:145]
INFO: [Synth 8-638] synthesizing module 'regs__parameterized0' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:145]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DATA_LEN bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regs__parameterized0' (13#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:145]
INFO: [Synth 8-638] synthesizing module 'regs__parameterized1' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:145]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter DATA_LEN bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regs__parameterized1' (13#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:145]
INFO: [Synth 8-256] done synthesizing module 'my_vga_syn' (14#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:44]
WARNING: [Synth 8-689] width (19) of port connection 'pixel_addr' does not match port width (32) of module 'my_vga_syn' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:90]
WARNING: [Synth 8-689] width (4) of port connection 'R_i' does not match port width (9) of module 'my_vga_syn' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:94]
WARNING: [Synth 8-689] width (4) of port connection 'G_i' does not match port width (9) of module 'my_vga_syn' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:95]
WARNING: [Synth 8-689] width (4) of port connection 'B_i' does not match port width (9) of module 'my_vga_syn' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:96]
WARNING: [Synth 8-689] width (4) of port connection 'R_o' does not match port width (9) of module 'my_vga_syn' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:97]
WARNING: [Synth 8-689] width (4) of port connection 'G_o' does not match port width (9) of module 'my_vga_syn' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:98]
WARNING: [Synth 8-689] width (4) of port connection 'B_o' does not match port width (9) of module 'my_vga_syn' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:99]
WARNING: [Synth 8-350] instance 'I_VGA' of module 'my_vga_syn' requires 14 connections, but only 11 given [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:87]
INFO: [Synth 8-256] done synthesizing module 'OV7670_VGA_TOP' (15#1) [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/OV7670_TOP.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 328.988 ; gain = 119.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin I_SCCB_sender:rst to constant 0 [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/cfg_ov.v:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 328.988 ; gain = 119.082
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_clk_wiz_0_0' instantiated as 'clk/clk_i/clk_wiz_0' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/bd/clk/hdl/clk.v:32]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'vga_block_blk_mem_gen_0_0' instantiated as 'VGA_BUFFER/vga_block/vga_block_i/blk_mem_gen_0' [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/bd/vga_block/hdl/vga_block.v:52]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/dcp/vga_block_blk_mem_gen_0_0_in_context.xdc] for cell 'VGA_BUFFER/vga_block/vga_block_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/dcp/vga_block_blk_mem_gen_0_0_in_context.xdc] for cell 'VGA_BUFFER/vga_block/vga_block_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/dcp_2/clk_clk_wiz_0_0_in_context.xdc] for cell 'clk/clk_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/dcp_2/clk_clk_wiz_0_0_in_context.xdc] for cell 'clk/clk_i/clk_wiz_0'
Parsing XDC File [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/constrs_3/new/ports.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/constrs_3/new/ports.xdc:56]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/constrs_3/new/ports.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/constrs_3/new/ports.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/OV7670_VGA_TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/constrs_3/new/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OV7670_VGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OV7670_VGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 629.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100M. (constraint file  C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/dcp_2/clk_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100M. (constraint file  C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/.Xil/Vivado-12640-DESKTOP-G4Q80BO/dcp_2/clk_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for VGA_BUFFER/vga_block/vga_block_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA_BUFFER/vga_block/vga_block_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk/clk_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk/clk_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SIOD_EN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "error" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_synch" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cfg_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module SCCB_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module OV7670_CAPTURE 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module regs 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module regs__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module my_vga_syn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'I_VGA/R_o_reg' and it is trimmed from '9' to '4' bits. [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'I_VGA/G_o_reg' and it is trimmed from '9' to '4' bits. [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'I_VGA/B_o_reg' and it is trimmed from '9' to '4' bits. [C:/Users/ASUS/Desktop/ceshi/1/project_1.srcs/sources_1/new/my_vga_syn.v:61]
INFO: [Synth 8-5546] ROM "I_VGA/h_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/line_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/v_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/v_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/v_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/h_synch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_VGA/h_synch" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design OV7670_VGA_TOP has port OV7670_RESET driven by constant 1
WARNING: [Synth 8-3917] design OV7670_VGA_TOP has port OV7670_PWDN driven by constant 0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_CFG_OV7670/I_SCCB_sender/dr_reg[0] )
INFO: [Synth 8-3886] merging instance 'I_CFG_OV7670/I_SCCB_sender/dr_reg[0]' (FDE) to 'I_CFG_OV7670/I_SCCB_sender/dr_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I_CFG_OV7670/I_SCCB_sender/dr_reg[1] )
WARNING: [Synth 8-3332] Sequential element (I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[10]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[9]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[8]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_CFG_OV7670/I_CFG_REG/cntr_reg_rep[7]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_CFG_OV7670/I_SCCB_sender/dr_reg[1]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (OV7670_CAPTURE/t8_reg[3]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[17]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[18]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[19]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[20]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[21]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[22]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[23]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[24]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[25]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[26]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[27]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[28]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[29]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[30]) is unused and will be removed from module OV7670_VGA_TOP.
WARNING: [Synth 8-3332] Sequential element (I_VGA/pixel_addr_reg[31]) is unused and will be removed from module OV7670_VGA_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+-----------------------------+---------------+----------------+
|Module Name    | RTL Object                  | Depth x Width | Implemented As | 
+---------------+-----------------------------+---------------+----------------+
|OV7670_VGA_TOP | I_CFG_OV7670/I_CFG_REG/dout | 128x16        | LUT            | 
+---------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_i/clk_wiz_0/clk_out1' to pin 'clk/clk_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_i/clk_wiz_0/clk_out2' to pin 'clk/clk_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|OV7670_VGA_TOP | I_VGA/I_dp_en/gen16[1].R_reg[0]       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|OV7670_VGA_TOP | I_VGA/I_h_synch/gen16[2].R_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|OV7670_VGA_TOP | I_VGA/I_v_synch/gen16[2].R_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|OV7670_VGA_TOP | I_CFG_OV7670/I_SCCB_sender/dr_reg[27] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------+---------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |vga_block_blk_mem_gen_0_0 |         1|
|2     |clk_clk_wiz_0_0           |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |clk_clk_wiz_0_0           |     1|
|2     |vga_block_blk_mem_gen_0_0 |     1|
|3     |BUFG                      |     1|
|4     |CARRY4                    |    31|
|5     |LUT1                      |   126|
|6     |LUT2                      |    13|
|7     |LUT3                      |    27|
|8     |LUT4                      |    38|
|9     |LUT5                      |    17|
|10    |LUT6                      |    67|
|11    |MUXF7                     |    16|
|12    |SRL16E                    |     4|
|13    |FDRE                      |   247|
|14    |FDSE                      |     6|
|15    |IBUF                      |    12|
|16    |IOBUF                     |     1|
|17    |OBUF                      |    19|
+------+--------------------------+------+

Report Instance Areas: 
+------+------------------+---------------------+------+
|      |Instance          |Module               |Cells |
+------+------------------+---------------------+------+
|1     |top               |                     |   640|
|2     |  I_CFG_OV7670    |cfg_ov7670           |   224|
|3     |    I_CFG_REG     |cfg_reg              |   100|
|4     |    I_SCCB_sender |SCCB_sender          |   124|
|5     |  I_DEBOUNCE      |debounce             |   170|
|6     |  I_VGA           |my_vga_syn           |   135|
|7     |    I_dp_en       |regs                 |     3|
|8     |    I_h_synch     |regs__parameterized0 |     2|
|9     |    I_v_synch     |regs__parameterized1 |     2|
|10    |  OV7670_CAPTURE  |OV7670_CAPTURE       |    63|
|11    |  VGA_BUFFER      |vga_dpram            |    12|
|12    |    vga_block     |vga_block_wrapper    |    12|
|13    |      vga_block_i |vga_block            |    12|
|14    |  clk             |clk_wrapper          |     3|
|15    |    clk_i         |clk                  |     3|
+------+------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 629.383 ; gain = 419.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 629.383 ; gain = 111.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 629.383 ; gain = 419.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 629.383 ; gain = 419.477
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/ceshi/1/project_1.runs/synth_1/OV7670_VGA_TOP.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 629.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 21:58:15 2017...
