From 4befc17579fa39a0abca7fbb9f62191432d64ebb Mon Sep 17 00:00:00 2001
From: Shengjiu Wang <shengjiu.wang@freescale.com>
Date: Tue, 28 Apr 2015 17:53:04 +0800
Subject: [PATCH 0450/1221] MLK-10775-5: ARM: dts: add mqs device tree for
 imx6ul arm2 board

enable mqs module

Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/imx6ul-ddr3-arm2-mqs.dts |   41 ++++++++++++++++++++++++++++
 arch/arm/boot/dts/imx6ul-ddr3-arm2.dts     |    7 +++++
 arch/arm/boot/dts/imx6ul.dtsi              |   12 +++++++-
 3 files changed, 58 insertions(+), 2 deletions(-)
 create mode 100644 arch/arm/boot/dts/imx6ul-ddr3-arm2-mqs.dts

diff --git a/arch/arm/boot/dts/imx6ul-ddr3-arm2-mqs.dts b/arch/arm/boot/dts/imx6ul-ddr3-arm2-mqs.dts
new file mode 100644
index 0000000..818127e
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ul-ddr3-arm2-mqs.dts
@@ -0,0 +1,41 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx6ul-ddr3-arm2.dts"
+
+/ {
+	sound-mqs {
+		compatible = "fsl,imx6ul-ddr3-arm2-mqs",
+				"fsl,imx-audio-mqs";
+		model = "mqs-audio";
+		cpu-dai = <&sai1>;
+		asrc-controller = <&asrc>;
+		audio-codec = <&mqs>;
+	};
+};
+
+&clks {
+	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <786432000>;
+};
+
+&sai1 {
+	assigned-clocks = <&clks IMX6UL_CLK_SAI1_SEL>,
+			<&clks IMX6UL_CLK_SAI1>;
+	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
+	assigned-clock-rates = <0>, <24576000>;
+	status = "okay";
+};
+
+&mqs {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_mqs>;
+	clocks = <&clks IMX6UL_CLK_SAI1>;
+	clock-names = "mclk";
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
index b80be8f..c7074e7 100644
--- a/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
+++ b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
@@ -108,6 +108,13 @@
 			>;
 		};
 
+		pinctrl_mqs: mqsgrp {
+			fsl,pins = <
+				MX6UL_PAD_JTAG_TDI__MQS_LEFT         0x4000007f
+				MX6UL_PAD_JTAG_TDO__MQS_RIGHT        0x4000007f
+			>;
+		};
+
 		pinctrl_spdif: spdifgrp {
 			fsl,pins = <
 				MX6UL_PAD_GPIO1_IO08__SPDIF_OUT       0x1b0b0
diff --git a/arch/arm/boot/dts/imx6ul.dtsi b/arch/arm/boot/dts/imx6ul.dtsi
index 44eab1d..a1311ce 100644
--- a/arch/arm/boot/dts/imx6ul.dtsi
+++ b/arch/arm/boot/dts/imx6ul.dtsi
@@ -210,6 +210,12 @@
 					status = "disabled";
 				};
 
+				mqs: mqs {
+					compatible = "fsl,imx6sx-mqs";
+					gpr = <&gpr>;
+					status = "disabled";
+				};
+
 				uart7: serial@02018000 {
 					compatible = "fsl,imx6ul-uart",
 						     "fsl,imx6q-uart", "fsl,imx21-uart";
@@ -247,10 +253,12 @@
 					compatible = "fsl,imx6ul-sai";
 					reg = <0x02028000 0x4000>;
 					interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
-					clocks = <&clks IMX6UL_CLK_DUMMY>,
-						 <&clks IMX6UL_CLK_DUMMY>,
+					clocks = <&clks IMX6UL_CLK_SAI1_IPG>,
+						 <&clks IMX6UL_CLK_SAI1>,
 						 <&clks 0>, <&clks 0>;
 					clock-names = "bus", "mclk1", "mclk2", "mclk3";
+					dma-names = "rx", "tx";
+					dmas = <&sdma 35 25 0>, <&sdma 36 25 0>;
 					status = "disabled";
 				};
 
-- 
1.7.5.4

