Analysis & Synthesis report for DICH_LCD_PST
Mon Dec 02 20:17:42 2019
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DICH_LCD_PST|LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI|LCD_STATE
  9. State Machine - |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN|debounce_btn:debounce_btn|db_reg
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Port Connectivity Checks: "chia_10ena_1hz_1mhz:CHIA_10ENA_1HZ_1MHZ"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 02 20:17:42 2019    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; DICH_LCD_PST                             ;
; Top-level Entity Name              ; DICH_LCD_PST                             ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; 559                                      ;
;     Total combinational functions  ; 559                                      ;
;     Dedicated logic registers      ; 278                                      ;
; Total registers                    ; 278                                      ;
; Total pins                         ; 16                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total GXB Receiver Channel PCS     ; 0                                        ;
; Total GXB Receiver Channel PMA     ; 0                                        ;
; Total GXB Transmitter Channel PCS  ; 0                                        ;
; Total GXB Transmitter Channel PMA  ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31I7    ;                    ;
; Top-level entity name                                                      ; DICH_LCD_PST       ; DICH_LCD_PST       ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------+---------+
; lam_hep_xung.vhd                 ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/lam_hep_xung.vhd            ;         ;
; DEM_1BIT_BTN.vhd                 ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/DEM_1BIT_BTN.vhd            ;         ;
; DEM_1BIT.vhd                     ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/DEM_1BIT.vhd                ;         ;
; debounce_btn.vhd                 ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/debounce_btn.vhd            ;         ;
; cd_lam_hep_btn.vhd               ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/cd_lam_hep_btn.vhd          ;         ;
; LCD_KHOITAO_HIENTHI.vhd          ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/LCD_KHOITAO_HIENTHI.vhd     ;         ;
; LCD_GAN_DULIEU_HIENTHI.vhd       ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/LCD_GAN_DULIEU_HIENTHI.vhd  ;         ;
; CHIA_10ENA_1HZ_1MHZ.vhd          ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/CHIA_10ENA_1HZ_1MHZ.vhd     ;         ;
; DICH_LCD_PST.vhd                 ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/DICH_LCD_PST.vhd            ;         ;
; DICH_LCD_PHAI_SANG_TRAI.vhd      ; yes             ; User VHDL File  ; E:/SPKT/TTVHDL/NEED/DICH_LCD/DICH_LCD_PST/DICH_LCD_PHAI_SANG_TRAI.vhd ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 16               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out          ; 278              ;
; Total fan-out            ; 2630             ;
; Average fan-out          ; 3.03             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |DICH_LCD_PST                                        ; 559 (0)           ; 278 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 16   ; 0            ; |DICH_LCD_PST                                                                                   ;              ;
;    |DEM_1BIT_BTN:DEM_1BIT_BTN|                       ; 44 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN                                                         ;              ;
;       |cd_lam_hep_btn:CD_LAM_HEP_BTN|                ; 43 (0)            ; 25 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN                           ;              ;
;          |debounce_btn:debounce_btn|                 ; 43 (43)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN|debounce_btn:debounce_btn ;              ;
;          |lam_hep_xung:lam_hep_xung|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN|lam_hep_xung:lam_hep_xung ;              ;
;       |dem_1bit:dem_1bit|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN|dem_1bit:dem_1bit                                       ;              ;
;    |DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI| ; 185 (185)         ; 174 (174)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DICH_LCD_PST|DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI                                   ;              ;
;    |LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI|         ; 282 (282)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DICH_LCD_PST|LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI                                           ;              ;
;    |chia_10ena_1hz_1mhz:CHIA_10ENA_1HZ_1MHZ|         ; 48 (48)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DICH_LCD_PST|chia_10ena_1hz_1mhz:CHIA_10ENA_1HZ_1MHZ                                           ;              ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DICH_LCD_PST|LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI|LCD_STATE                                                                                                                                                         ;
+-----------------------------+--------------------+-----------------------+--------------------------+-----------------------+--------------------------+--------------------------+-----------------------------+-----------------------+
; Name                        ; LCD_STATE.LCD_STOP ; LCD_STATE.LCD_DATA_L2 ; LCD_STATE.LCD_ADDRESS_L2 ; LCD_STATE.LCD_DATA_L1 ; LCD_STATE.LCD_ADDRESS_L1 ; LCD_STATE.LCD_CGRAM_DATA ; LCD_STATE.LCD_CGRAM_ADDRESS ; LCD_STATE.LCD_INITIAL ;
+-----------------------------+--------------------+-----------------------+--------------------------+-----------------------+--------------------------+--------------------------+-----------------------------+-----------------------+
; LCD_STATE.LCD_INITIAL       ; 0                  ; 0                     ; 0                        ; 0                     ; 0                        ; 0                        ; 0                           ; 0                     ;
; LCD_STATE.LCD_CGRAM_ADDRESS ; 0                  ; 0                     ; 0                        ; 0                     ; 0                        ; 0                        ; 1                           ; 1                     ;
; LCD_STATE.LCD_CGRAM_DATA    ; 0                  ; 0                     ; 0                        ; 0                     ; 0                        ; 1                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_ADDRESS_L1    ; 0                  ; 0                     ; 0                        ; 0                     ; 1                        ; 0                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_DATA_L1       ; 0                  ; 0                     ; 0                        ; 1                     ; 0                        ; 0                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_ADDRESS_L2    ; 0                  ; 0                     ; 1                        ; 0                     ; 0                        ; 0                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_DATA_L2       ; 0                  ; 1                     ; 0                        ; 0                     ; 0                        ; 0                        ; 0                           ; 1                     ;
; LCD_STATE.LCD_STOP          ; 1                  ; 0                     ; 0                        ; 0                     ; 0                        ; 0                        ; 0                           ; 1                     ;
+-----------------------------+--------------------+-----------------------+--------------------------+-----------------------+--------------------------+--------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN|debounce_btn:debounce_btn|db_reg ;
+--------------+--------------+------------+--------------+--------------------------------------------------------------+
; Name         ; db_reg.wait1 ; db_reg.one ; db_reg.wait0 ; db_reg.zero                                                  ;
+--------------+--------------+------------+--------------+--------------------------------------------------------------+
; db_reg.zero  ; 0            ; 0          ; 0            ; 0                                                            ;
; db_reg.wait0 ; 0            ; 0          ; 1            ; 1                                                            ;
; db_reg.one   ; 0            ; 1          ; 0            ; 1                                                            ;
; db_reg.wait1 ; 1            ; 0          ; 0            ; 1                                                            ;
+--------------+--------------+------------+--------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[3]                                                                                                                  ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[7]   ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[0..2,4]                                                                                                             ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[6]   ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[11]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[15]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[8..10,12]                                                                                                           ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[14]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[19]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[23]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[16..18]                                                                                                             ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[22]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[25,26]                                                                                                              ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[30]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[33,34]                                                                                                              ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[38]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[41]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[42]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[49]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[50]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[57]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[58]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[65]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[66]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[73]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[74]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[7,15,23,31,39,47,55,63,71,79,87,95,103,111,119,127,135,143,151,159,167,175,183,191,199,207,215,223,231,239,247,255] ; Stuck at GND due to stuck port data_in                                        ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[5,6]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[27]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[13]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[14]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[21]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[22]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[29]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[30]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[37]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[38]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[46]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[45]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[54]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[53]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[62]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[61]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[70]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[69]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[78]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[77]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[86]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[85]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[94]                                                                                                                 ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[93]  ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[102]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[101] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[110]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[109] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[118]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[117] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[126]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[125] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[134]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[133] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[142]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[141] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[150]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[149] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[158]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[157] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[166]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[165] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[174]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[173] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[182]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[181] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[190]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[189] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[198]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[197] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[206]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[205] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[214]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[213] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[222]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[221] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[230]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[229] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[238]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[237] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[246]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[245] ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[254]                                                                                                                ; Merged with DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[253] ;
; Total Number of Removed Registers = 88                                                                                                                                           ;                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+-----------------------------------------------------------------+---------------------------+--------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                             ;
+-----------------------------------------------------------------+---------------------------+--------------------------------------------------------------------+
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[7] ; Stuck at GND              ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[15],  ;
;                                                                 ; due to stuck port data_in ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[23],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[31],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[39],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[47],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[55],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[63],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[71],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[79],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[87],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[95],  ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[103], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[111], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[119], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[127], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[135], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[143], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[151], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[159], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[167], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[175], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[183], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[191], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[199], ;
;                                                                 ;                           ; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[207]  ;
+-----------------------------------------------------------------+---------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 278   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 217   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 209   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Inverted Register Statistics                                                ;
+-------------------------------------------------------------------+---------+
; Inverted Register                                                 ; Fan out ;
+-------------------------------------------------------------------+---------+
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[149] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[181] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[245] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[213] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[141] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[205] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[237] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[173] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[157] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[189] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[253] ; 2       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[221] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[133] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[197] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[229] ; 3       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[165] ; 3       ;
; chia_10ena_1hz_1mhz:CHIA_10ENA_1HZ_1MHZ|d1hz_reg[0]               ; 2       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[122] ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[112] ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[105] ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[106] ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[107] ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[96]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[97]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[98]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[93]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[82]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[84]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[72]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[66]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[67]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[61]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[52]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[43]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[32]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[38]  ; 2       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[35]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[30]  ; 1       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[27]  ; 2       ;
; DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[22]  ; 2       ;
; Total number of inverted registers = 40                           ;         ;
+-------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DICH_LCD_PST|DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|count_reg[0]                                   ;
; 8:1                ; 20 bits   ; 100 LEs       ; 20 LEs               ; 80 LEs                 ; Yes        ; |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN|debounce_btn:debounce_btn|delay_reg[1] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DICH_LCD_PST|LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI|LCD_DIS_PTR[2]                                         ;
; 6:1                ; 20 bits   ; 80 LEs        ; 20 LEs               ; 60 LEs                 ; Yes        ; |DICH_LCD_PST|LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI|LCD_DELAY[4]                                           ;
; 52:1               ; 3 bits    ; 102 LEs       ; 60 LEs               ; 42 LEs                 ; Yes        ; |DICH_LCD_PST|LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI|LCD_RS_DB[1]                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DICH_LCD_PST|DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[6]                                ;
; 3:1                ; 230 bits  ; 460 LEs       ; 230 LEs              ; 230 LEs                ; Yes        ; |DICH_LCD_PST|DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI|char_ext_reg[209]                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN|debounce_btn:debounce_btn|Selector3    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DICH_LCD_PST|DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN|debounce_btn:debounce_btn|Selector2    ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |DICH_LCD_PST|LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI|Selector23                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |DICH_LCD_PST|LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI|Selector27                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chia_10ena_1hz_1mhz:CHIA_10ENA_1HZ_1MHZ"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ena2hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena5hz   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena10hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena20hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena25hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena50hz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena100hz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena1khz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena1mhz  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Dec 02 20:17:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DICH_LCD_PST -c DICH_LCD_PST
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file lam_hep_xung.vhd
    Info (12022): Found design unit 1: lam_hep_xung-behavioral
    Info (12023): Found entity 1: lam_hep_xung
Info (12021): Found 2 design units, including 1 entities, in source file dem_1bit_btn.vhd
    Info (12022): Found design unit 1: DEM_1BIT_BTN-behavioral
    Info (12023): Found entity 1: DEM_1BIT_BTN
Info (12021): Found 2 design units, including 1 entities, in source file dem_1bit.vhd
    Info (12022): Found design unit 1: dem_1bit-behavioral
    Info (12023): Found entity 1: dem_1bit
Info (12021): Found 2 design units, including 1 entities, in source file debounce_btn.vhd
    Info (12022): Found design unit 1: debounce_btn-behavioral
    Info (12023): Found entity 1: debounce_btn
Info (12021): Found 2 design units, including 1 entities, in source file cd_lam_hep_btn.vhd
    Info (12022): Found design unit 1: cd_lam_hep_btn-behavioral
    Info (12023): Found entity 1: cd_lam_hep_btn
Info (12021): Found 2 design units, including 1 entities, in source file lcd_khoitao_hienthi.vhd
    Info (12022): Found design unit 1: LCD_KHOITAO_HIENTHI-Behavioral
    Info (12023): Found entity 1: LCD_KHOITAO_HIENTHI
Info (12021): Found 2 design units, including 1 entities, in source file lcd_gan_dulieu_hienthi.vhd
    Info (12022): Found design unit 1: LCD_GAN_DULIEU_HIENTHI-Behavioral
    Info (12023): Found entity 1: LCD_GAN_DULIEU_HIENTHI
Info (12021): Found 2 design units, including 1 entities, in source file chia_10ena_1hz_1mhz.vhd
    Info (12022): Found design unit 1: chia_10ena_1hz_1mhz-behavioral
    Info (12023): Found entity 1: chia_10ena_1hz_1mhz
Info (12021): Found 2 design units, including 1 entities, in source file dich_lcd_pst.vhd
    Info (12022): Found design unit 1: DICH_LCD_PST-BEHAVIORAL
    Info (12023): Found entity 1: DICH_LCD_PST
Info (12021): Found 2 design units, including 1 entities, in source file dich_lcd_phai_sang_trai.vhd
    Info (12022): Found design unit 1: DICH_LCD_PHAI_SANG_TRAI-behavioral
    Info (12023): Found entity 1: DICH_LCD_PHAI_SANG_TRAI
Info (12127): Elaborating entity "DICH_LCD_PST" for the top level hierarchy
Info (12128): Elaborating entity "chia_10ena_1hz_1mhz" for hierarchy "chia_10ena_1hz_1mhz:CHIA_10ENA_1HZ_1MHZ"
Info (12128): Elaborating entity "DEM_1BIT_BTN" for hierarchy "DEM_1BIT_BTN:DEM_1BIT_BTN"
Info (12128): Elaborating entity "cd_lam_hep_btn" for hierarchy "DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN"
Info (12128): Elaborating entity "debounce_btn" for hierarchy "DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN|debounce_btn:debounce_btn"
Info (12128): Elaborating entity "lam_hep_xung" for hierarchy "DEM_1BIT_BTN:DEM_1BIT_BTN|cd_lam_hep_btn:CD_LAM_HEP_BTN|lam_hep_xung:lam_hep_xung"
Info (12128): Elaborating entity "dem_1bit" for hierarchy "DEM_1BIT_BTN:DEM_1BIT_BTN|dem_1bit:dem_1bit"
Info (12128): Elaborating entity "DICH_LCD_PHAI_SANG_TRAI" for hierarchy "DICH_LCD_PHAI_SANG_TRAI:DICH_LCD_PHAI_SANG_TRAI"
Warning (10540): VHDL Signal Declaration warning at DICH_LCD_PHAI_SANG_TRAI.vhd(35): used explicit default value for signal "char_one" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at DICH_LCD_PHAI_SANG_TRAI.vhd(43): signal "char_ext_org" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "LCD_GAN_DULIEU_HIENTHI" for hierarchy "LCD_GAN_DULIEU_HIENTHI:LCD_GAN_DULIEU_HIENTHI"
Info (12128): Elaborating entity "LCD_KHOITAO_HIENTHI" for hierarchy "LCD_KHOITAO_HIENTHI:LCD_KHOITAO_HIENTHI"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 576 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 560 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 428 megabytes
    Info: Processing ended: Mon Dec 02 20:17:42 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


