{
  "Top": "eucHW",
  "RtlTop": "eucHW",
  "RtlPrefix": "",
  "RtlSubPrefix": "eucHW_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010i",
    "Package": "-clg400",
    "Speed": "-1L",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "y_add": {
      "index": "0",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_add",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_add_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "y_sqrt": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_sqrt",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_sqrt_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "x": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/juan_\/Documents\/FPGA\/IPs\/euc16_float_concatenado.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top eucHW -name eucHW"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "eucHW"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "98",
    "Latency": "97"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "eucHW",
    "Version": "1.0",
    "DisplayName": "Euchw",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_eucHW_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/EucHW_RC.cpp"],
    "Vhdl": [
      "impl\/vhdl\/eucDistHW.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_exp_x_msb_1_table_V.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_f_x_msb_2_table_V.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_f_x_msb_3_table_V.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_f_x_msb_4_table_V.vhd",
      "impl\/vhdl\/eucDistHW_exp_core_32_32_66_s_f_x_msb_5_table_V.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_bkb.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mcud.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mdEe.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_meOg.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mfYi.vhd",
      "impl\/vhdl\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mg8j.vhd",
      "impl\/vhdl\/eucDistHW_mul_7s_83ns_88_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_29ns_29ns_58_2_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_32ns_8ns_40_2_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_51ns_50ns_101_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_60ns_6ns_66_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_65ns_6ns_71_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_67ns_63ns_130_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_70ns_6ns_76_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_72ns_68ns_140_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_75ns_6ns_81_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_81ns_4ns_85_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_110s_6ns_110_5_1.vhd",
      "impl\/vhdl\/eucDistHW_mul_mul_25ns_8ns_33_4_1.vhd",
      "impl\/vhdl\/eucDistHW_pow.vhd",
      "impl\/vhdl\/eucDistHW_sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/eucHW_add_32ns_32s_32_1_1.vhd",
      "impl\/vhdl\/eucHW_add_32s_32ns_32_1_1.vhd",
      "impl\/vhdl\/eucHW_adder.vhd",
      "impl\/vhdl\/eucHW_ama_submuladd_16ns_16ns_16ns_16_4_1.vhd",
      "impl\/vhdl\/eucHW_array.vhd",
      "impl\/vhdl\/eucHW_control_s_axi.vhd",
      "impl\/vhdl\/eucHW_dsqrt_64ns_64ns_64_57_no_dsp_1.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_loopManDist.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_33_2.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_33_21.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_33_22.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_33_23.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_2.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_21.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_22.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_23.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_24.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_25.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_26.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_27.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_28.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_53_2.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_53_21.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_53_22.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_53_23.vhd",
      "impl\/vhdl\/eucHW_eucHW_Pipeline_VITIS_LOOP_56_3.vhd",
      "impl\/vhdl\/eucHW_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/eucHW_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/eucHW_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/eucHW_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/eucHW_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/eucHW_gmem_m_axi.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_18s_18_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_18s_19_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_18s_32_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_19s_19_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_19s_20_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_20s_20_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_20s_21_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_21s_21_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_21s_22_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_22s_22_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_22s_23_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_23s_23_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_23s_24_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_24s_24_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_24s_25_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_25s_25_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_25s_26_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_26s_26_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_26s_27_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_27s_27_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_9s_9s_32s_32_4_1.vhd",
      "impl\/vhdl\/eucHW_mac_muladd_17s_17s_32s_32_4_1.vhd",
      "impl\/vhdl\/eucHW_mul_8s_8s_8_1_1.vhd",
      "impl\/vhdl\/eucHW_mul_9s_9s_17_1_1.vhd",
      "impl\/vhdl\/eucHW_mul_9s_9s_18_1_1.vhd",
      "impl\/vhdl\/eucHW_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/eucHW_mul_mul_16s_16s_16_4_1.vhd",
      "impl\/vhdl\/eucHW_mul_mul_17s_17s_32_4_1.vhd",
      "impl\/vhdl\/eucHW_mux_42_32_1_1.vhd",
      "impl\/vhdl\/eucHW_mux_83_32_1_1.vhd",
      "impl\/vhdl\/eucHW_mux_164_32_1_1.vhd",
      "impl\/vhdl\/eucHW_mux_325_32_1_1.vhd",
      "impl\/vhdl\/eucHW_mux_646_32_1_1.vhd",
      "impl\/vhdl\/eucHW_mux_1287_32_1_1.vhd",
      "impl\/vhdl\/eucHW_mux_2568_32_1_1.vhd",
      "impl\/vhdl\/eucHW_mux_102410_32_1_1.vhd",
      "impl\/vhdl\/eucHW_out_array.vhd",
      "impl\/vhdl\/eucHW_out_array_0.vhd",
      "impl\/vhdl\/eucHW_out_array_1.vhd",
      "impl\/vhdl\/eucHW_out_array_2.vhd",
      "impl\/vhdl\/eucHW_out_array_4.vhd",
      "impl\/vhdl\/eucHW_RC.vhd",
      "impl\/vhdl\/eucHW_RC_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/eucHW_RC_fsqrt_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1.vhd",
      "impl\/vhdl\/eucHW_RC_mul_9s_9s_18_1_1.vhd",
      "impl\/vhdl\/eucHW_RC_mux_83_32_1_1.vhd",
      "impl\/vhdl\/eucHW_RC_sitofp_32s_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/eucHW_RC_sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/eucHW_res.vhd",
      "impl\/vhdl\/eucHW_sitodp_32ns_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/eucHW_sitodp_32s_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/eucHW_sitofp_32s_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/eucHW_sqrt_fixed_17_17_s.vhd",
      "impl\/vhdl\/eucHW_sqrt_fixed_32_32_s.vhd",
      "impl\/vhdl\/eucHW_sqrt_fixed_33_33_s.vhd",
      "impl\/vhdl\/eucHW_sub_9ns_9ns_9_1_1.vhd",
      "impl\/vhdl\/eucHW_sub_256ns_256ns_256_2_1.vhd",
      "impl\/vhdl\/eucHW_sub_8192ns_8192ns_8192_2_1.vhd",
      "impl\/vhdl\/eucHW_uitodp_32s_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/eucHW.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/eucDistHW.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_exp_x_msb_1_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_exp_x_msb_1_table_V.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_2_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_2_table_V.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_3_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_3_table_V.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_4_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_4_table_V.v",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_5_table_V.dat",
      "impl\/verilog\/eucDistHW_exp_core_32_32_66_s_f_x_msb_5_table_V.v",
      "impl\/verilog\/eucDistHW_log_99_33_s.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_bkb.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_bkb.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mcud.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mcud.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mdEe.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mdEe.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_meOg.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_meOg.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mfYi.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mfYi.v",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mg8j.dat",
      "impl\/verilog\/eucDistHW_log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_89_7_ap_q_mode_5_ap_o_mg8j.v",
      "impl\/verilog\/eucDistHW_mul_7s_83ns_88_5_1.v",
      "impl\/verilog\/eucDistHW_mul_29ns_29ns_58_2_1.v",
      "impl\/verilog\/eucDistHW_mul_32ns_8ns_40_2_1.v",
      "impl\/verilog\/eucDistHW_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/eucDistHW_mul_51ns_50ns_101_5_1.v",
      "impl\/verilog\/eucDistHW_mul_60ns_6ns_66_5_1.v",
      "impl\/verilog\/eucDistHW_mul_65ns_6ns_71_5_1.v",
      "impl\/verilog\/eucDistHW_mul_67ns_63ns_130_5_1.v",
      "impl\/verilog\/eucDistHW_mul_70ns_6ns_76_5_1.v",
      "impl\/verilog\/eucDistHW_mul_72ns_68ns_140_5_1.v",
      "impl\/verilog\/eucDistHW_mul_75ns_6ns_81_5_1.v",
      "impl\/verilog\/eucDistHW_mul_81ns_4ns_85_5_1.v",
      "impl\/verilog\/eucDistHW_mul_110s_6ns_110_5_1.v",
      "impl\/verilog\/eucDistHW_mul_mul_25ns_8ns_33_4_1.v",
      "impl\/verilog\/eucDistHW_pow.v",
      "impl\/verilog\/eucDistHW_sqrt_fixed_32_32_s.v",
      "impl\/verilog\/eucHW_add_32ns_32s_32_1_1.v",
      "impl\/verilog\/eucHW_add_32s_32ns_32_1_1.v",
      "impl\/verilog\/eucHW_adder.v",
      "impl\/verilog\/eucHW_ama_submuladd_16ns_16ns_16ns_16_4_1.v",
      "impl\/verilog\/eucHW_array.v",
      "impl\/verilog\/eucHW_control_s_axi.v",
      "impl\/verilog\/eucHW_dsqrt_64ns_64ns_64_57_no_dsp_1.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_loopManDist.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_33_2.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_33_21.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_33_22.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_33_23.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_2.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_21.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_22.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_23.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_24.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_25.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_26.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_27.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_34_28.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_53_2.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_53_21.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_53_22.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_53_23.v",
      "impl\/verilog\/eucHW_eucHW_Pipeline_VITIS_LOOP_56_3.v",
      "impl\/verilog\/eucHW_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/eucHW_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/eucHW_flow_control_loop_pipe.v",
      "impl\/verilog\/eucHW_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/eucHW_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/eucHW_gmem_m_axi.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_18s_18_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_18s_19_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_18s_32_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_19s_19_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_19s_20_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_20s_20_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_20s_21_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_21s_21_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_21s_22_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_22s_22_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_22s_23_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_23s_23_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_23s_24_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_24s_24_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_24s_25_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_25s_25_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_25s_26_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_26s_26_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_26s_27_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_27s_27_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_9s_9s_32s_32_4_1.v",
      "impl\/verilog\/eucHW_mac_muladd_17s_17s_32s_32_4_1.v",
      "impl\/verilog\/eucHW_mul_8s_8s_8_1_1.v",
      "impl\/verilog\/eucHW_mul_9s_9s_17_1_1.v",
      "impl\/verilog\/eucHW_mul_9s_9s_18_1_1.v",
      "impl\/verilog\/eucHW_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/eucHW_mul_mul_16s_16s_16_4_1.v",
      "impl\/verilog\/eucHW_mul_mul_17s_17s_32_4_1.v",
      "impl\/verilog\/eucHW_mux_42_32_1_1.v",
      "impl\/verilog\/eucHW_mux_83_32_1_1.v",
      "impl\/verilog\/eucHW_mux_164_32_1_1.v",
      "impl\/verilog\/eucHW_mux_325_32_1_1.v",
      "impl\/verilog\/eucHW_mux_646_32_1_1.v",
      "impl\/verilog\/eucHW_mux_1287_32_1_1.v",
      "impl\/verilog\/eucHW_mux_2568_32_1_1.v",
      "impl\/verilog\/eucHW_mux_102410_32_1_1.v",
      "impl\/verilog\/eucHW_out_array.v",
      "impl\/verilog\/eucHW_out_array_0.v",
      "impl\/verilog\/eucHW_out_array_1.v",
      "impl\/verilog\/eucHW_out_array_2.v",
      "impl\/verilog\/eucHW_out_array_4.v",
      "impl\/verilog\/eucHW_RC.v",
      "impl\/verilog\/eucHW_RC_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/eucHW_RC_fsqrt_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/eucHW_RC_mac_muladd_9s_9s_18s_18_4_1.v",
      "impl\/verilog\/eucHW_RC_mul_9s_9s_18_1_1.v",
      "impl\/verilog\/eucHW_RC_mux_83_32_1_1.v",
      "impl\/verilog\/eucHW_RC_sitofp_32s_32_6_no_dsp_1.v",
      "impl\/verilog\/eucHW_RC_sqrt_fixed_32_32_s.v",
      "impl\/verilog\/eucHW_res.v",
      "impl\/verilog\/eucHW_sitodp_32ns_64_6_no_dsp_1.v",
      "impl\/verilog\/eucHW_sitodp_32s_64_6_no_dsp_1.v",
      "impl\/verilog\/eucHW_sitofp_32s_32_6_no_dsp_1.v",
      "impl\/verilog\/eucHW_sqrt_fixed_17_17_s.v",
      "impl\/verilog\/eucHW_sqrt_fixed_32_32_s.v",
      "impl\/verilog\/eucHW_sqrt_fixed_33_33_s.v",
      "impl\/verilog\/eucHW_sub_9ns_9ns_9_1_1.v",
      "impl\/verilog\/eucHW_sub_256ns_256ns_256_2_1.v",
      "impl\/verilog\/eucHW_sub_8192ns_8192ns_8192_2_1.v",
      "impl\/verilog\/eucHW_uitodp_32s_64_6_no_dsp_1.v",
      "impl\/verilog\/eucHW.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/eucHW_v1_0\/data\/eucHW.mdd",
      "impl\/misc\/drivers\/eucHW_v1_0\/data\/eucHW.tcl",
      "impl\/misc\/drivers\/eucHW_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/eucHW_v1_0\/src\/xeuchw.c",
      "impl\/misc\/drivers\/eucHW_v1_0\/src\/xeuchw.h",
      "impl\/misc\/drivers\/eucHW_v1_0\/src\/xeuchw_hw.h",
      "impl\/misc\/drivers\/eucHW_v1_0\/src\/xeuchw_linux.c",
      "impl\/misc\/drivers\/eucHW_v1_0\/src\/xeuchw_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/eucHW_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_RC_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_RC_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_RC_sitofp_32s_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_sitodp_32ns_64_6_no_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_sitodp_32s_64_6_no_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_sitofp_32s_32_6_no_dsp_1_ip.tcl",
      "impl\/misc\/eucHW_uitodp_32s_64_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/eucDistHW.protoinst",
      ".debug\/eucHW.protoinst",
      ".debug\/eucHW_RC.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "eucHW_dsqrt_64ns_64ns_64_57_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 55 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name eucHW_dsqrt_64ns_64ns_64_57_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eucHW_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eucHW_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eucHW_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eucHW_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_RC_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eucHW_RC_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_RC_fsqrt_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eucHW_RC_fsqrt_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_RC_sitofp_32s_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eucHW_RC_sitofp_32s_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_sitodp_32ns_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name eucHW_sitodp_32ns_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_sitodp_32s_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name eucHW_sitodp_32s_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_sitofp_32s_32_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name eucHW_sitofp_32s_32_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "eucHW_uitodp_32s_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name eucHW_uitodp_32s_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "9",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "y_add",
          "access": "R",
          "description": "Data signal of y_add",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y_add",
              "access": "R",
              "description": "Bit 31 to 0 of y_add"
            }]
        },
        {
          "offset": "0x14",
          "name": "y_add_ctrl",
          "access": "R",
          "description": "Control signal of y_add",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "y_add_ap_vld",
              "access": "R",
              "description": "Control signal y_add_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "y_sqrt",
          "access": "R",
          "description": "Data signal of y_sqrt",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "y_sqrt",
              "access": "R",
              "description": "Bit 31 to 0 of y_sqrt"
            }]
        },
        {
          "offset": "0x24",
          "name": "y_sqrt_ctrl",
          "access": "R",
          "description": "Control signal of y_sqrt",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "y_sqrt_ap_vld",
              "access": "R",
              "description": "Control signal y_sqrt_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x30",
          "name": "x_0",
          "access": "W",
          "description": "Data signal of x_0",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_0",
              "access": "W",
              "description": "Bit 7 to 0 of x_0"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x38",
          "name": "x_1",
          "access": "W",
          "description": "Data signal of x_1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_1",
              "access": "W",
              "description": "Bit 7 to 0 of x_1"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "x_2",
          "access": "W",
          "description": "Data signal of x_2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_2",
              "access": "W",
              "description": "Bit 7 to 0 of x_2"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "x_3",
          "access": "W",
          "description": "Data signal of x_3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_3",
              "access": "W",
              "description": "Bit 7 to 0 of x_3"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "x_4",
          "access": "W",
          "description": "Data signal of x_4",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_4",
              "access": "W",
              "description": "Bit 7 to 0 of x_4"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x58",
          "name": "x_5",
          "access": "W",
          "description": "Data signal of x_5",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_5",
              "access": "W",
              "description": "Bit 7 to 0 of x_5"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "x_6",
          "access": "W",
          "description": "Data signal of x_6",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_6",
              "access": "W",
              "description": "Bit 7 to 0 of x_6"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x68",
          "name": "x_7",
          "access": "W",
          "description": "Data signal of x_7",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_7",
              "access": "W",
              "description": "Bit 7 to 0 of x_7"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x70",
          "name": "x_8",
          "access": "W",
          "description": "Data signal of x_8",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_8",
              "access": "W",
              "description": "Bit 7 to 0 of x_8"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x78",
          "name": "x_9",
          "access": "W",
          "description": "Data signal of x_9",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_9",
              "access": "W",
              "description": "Bit 7 to 0 of x_9"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x80",
          "name": "x_10",
          "access": "W",
          "description": "Data signal of x_10",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_10",
              "access": "W",
              "description": "Bit 7 to 0 of x_10"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x88",
          "name": "x_11",
          "access": "W",
          "description": "Data signal of x_11",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_11",
              "access": "W",
              "description": "Bit 7 to 0 of x_11"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x90",
          "name": "x_12",
          "access": "W",
          "description": "Data signal of x_12",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_12",
              "access": "W",
              "description": "Bit 7 to 0 of x_12"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x98",
          "name": "x_13",
          "access": "W",
          "description": "Data signal of x_13",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_13",
              "access": "W",
              "description": "Bit 7 to 0 of x_13"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xa0",
          "name": "x_14",
          "access": "W",
          "description": "Data signal of x_14",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_14",
              "access": "W",
              "description": "Bit 7 to 0 of x_14"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xa8",
          "name": "x_15",
          "access": "W",
          "description": "Data signal of x_15",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_15",
              "access": "W",
              "description": "Bit 7 to 0 of x_15"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xb0",
          "name": "x_16",
          "access": "W",
          "description": "Data signal of x_16",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_16",
              "access": "W",
              "description": "Bit 7 to 0 of x_16"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xb8",
          "name": "x_17",
          "access": "W",
          "description": "Data signal of x_17",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_17",
              "access": "W",
              "description": "Bit 7 to 0 of x_17"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xc0",
          "name": "x_18",
          "access": "W",
          "description": "Data signal of x_18",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_18",
              "access": "W",
              "description": "Bit 7 to 0 of x_18"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xc8",
          "name": "x_19",
          "access": "W",
          "description": "Data signal of x_19",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_19",
              "access": "W",
              "description": "Bit 7 to 0 of x_19"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xd0",
          "name": "x_20",
          "access": "W",
          "description": "Data signal of x_20",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_20",
              "access": "W",
              "description": "Bit 7 to 0 of x_20"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xd8",
          "name": "x_21",
          "access": "W",
          "description": "Data signal of x_21",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_21",
              "access": "W",
              "description": "Bit 7 to 0 of x_21"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xe0",
          "name": "x_22",
          "access": "W",
          "description": "Data signal of x_22",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_22",
              "access": "W",
              "description": "Bit 7 to 0 of x_22"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xe8",
          "name": "x_23",
          "access": "W",
          "description": "Data signal of x_23",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_23",
              "access": "W",
              "description": "Bit 7 to 0 of x_23"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xf0",
          "name": "x_24",
          "access": "W",
          "description": "Data signal of x_24",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_24",
              "access": "W",
              "description": "Bit 7 to 0 of x_24"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xf8",
          "name": "x_25",
          "access": "W",
          "description": "Data signal of x_25",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_25",
              "access": "W",
              "description": "Bit 7 to 0 of x_25"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x100",
          "name": "x_26",
          "access": "W",
          "description": "Data signal of x_26",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_26",
              "access": "W",
              "description": "Bit 7 to 0 of x_26"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x108",
          "name": "x_27",
          "access": "W",
          "description": "Data signal of x_27",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_27",
              "access": "W",
              "description": "Bit 7 to 0 of x_27"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x110",
          "name": "x_28",
          "access": "W",
          "description": "Data signal of x_28",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_28",
              "access": "W",
              "description": "Bit 7 to 0 of x_28"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x118",
          "name": "x_29",
          "access": "W",
          "description": "Data signal of x_29",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_29",
              "access": "W",
              "description": "Bit 7 to 0 of x_29"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x120",
          "name": "x_30",
          "access": "W",
          "description": "Data signal of x_30",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_30",
              "access": "W",
              "description": "Bit 7 to 0 of x_30"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x128",
          "name": "x_31",
          "access": "W",
          "description": "Data signal of x_31",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "x_31",
              "access": "W",
              "description": "Bit 7 to 0 of x_31"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "y_add"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "y_sqrt"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "104",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "120",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "136",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "144",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "152",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "160",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "168",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "176",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "184",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "192",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "200",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "208",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "216",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "224",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "232",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "240",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "248",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "256",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "264",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "272",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "280",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "288",
          "argName": "x"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "296",
          "argName": "x"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "9"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "eucHW"},
    "Info": {"eucHW": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"eucHW": {
        "Latency": {
          "LatencyBest": "97",
          "LatencyAvg": "97",
          "LatencyWorst": "97",
          "PipelineII": "98",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.567"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "2",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "2",
          "FF": "1373",
          "AVAIL_FF": "35200",
          "UTIL_FF": "3",
          "LUT": "2697",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-03-23 01:33:59 -0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
