#ifndef Z80_LIBRARY_H
#define Z80_LIBRARY_H

#include <cstdint>
#include <algorithm>
#include <bit>
#include <array>

using u8 = std::uint8_t;
using u16 = std::uint16_t;
using u32 = std::uint32_t;
using s8 = std::int8_t;

/**
 * \brief
 * \tparam Memory
 */
template<typename Memory>
class z80 {
public:
    /**
     * \brief
     * \param cycles
     * \return
     */
    int run(int cycles);
    void interrupt();

    /**
     * \brief
     * \param addr
     * \param val
     */
    void write(u16 addr, u8 val) { memory.write(addr, val); }

    /**
     * \brief
     * \param addr
     * \param val
     */
    void write(u16 addr, u16 val) { memory.write(addr, val); }

    /**
     * \brief
     * \param addr
     * \return
     */
    u8 read8(u16 addr) { return memory.read8(addr); }

    /**
     * \brief
     * \param addr
     * \return
     */
    u16 read16(u16 addr) { return memory.read16(addr); }

    /**
     * \brief Flags are stored separetly, to get them as a single status byte they must be or'd together.
     * \return The flag register as a single byte.
     */
    [[nodiscard]] u8 flag_() const { return flags.sf | flags.zf | flags.yf | flags.hf | flags.xf | flags.pf | flags.nf | flags.cf; }

    // internals
    struct Registers {
        u8 b {}, c {}, d {}, e {}, h {}, l {};
    };
    struct Flags {
        u8 sf {}, zf {}, yf {}, hf {}, xf {}, pf {}, nf {}, cf {};
    };

    Registers regs {};
    Flags flags {};
    u16 pc {}, sp {}, ix {}, iy {};
    u8 i {}, r {}, a {};
private:
    static constexpr u8 sbit {0b10000000}; // bit 7: sign flag
    static constexpr u8 zbit {0b01000000}; // bit 6: zero flag
    static constexpr u8 ybit {0b00100000}; // bit 5: undocumented flag (copy of bit 5 of the result)
    static constexpr u8 hbit {0b00010000}; // bit 4: half-carry flag
    static constexpr u8 xbit {0b00001000}; // bit 3: undocumented flag (copy of bit 3 of the result)
    static constexpr u8 pbit {0b00000100}; // bit 2: parity flag
    static constexpr u8 nbit {0b00000010}; // bit 1: add/subtract flag
    static constexpr u8 cbit {0b00000001}; // bit 0: carry flag

    enum class AddressMode {
        Immediate,
        ImmediateEx,
        Extended,
        IndexedIX,
        IndexedIY,
        Accumulator,
        RegisterB,
        RegisterC,
        RegisterD,
        RegisterE,
        RegisterH,
        RegisterL,
        RegisterBC,
        RegisterDE,
        RegisterHL,
        RegisterSP,
        RegisterAF,
        RegisterIX,
        RegisterIY,
        RegisterIndirectBC,
        RegisterIndirectDE,
        RegisterIndirectHL,
        RegisterIndirectSP,
    };
    enum class Condition { Null, C, NC, Z, NZ, PO, PE, P, M };

    template<AddressMode mode>
    void setOperand(u16 val)
    {
        switch (mode) {
            case AddressMode::Extended: write(fetch16(), val); return;
            case AddressMode::IndexedIX: write(fetch8() + ix, val); return;
            case AddressMode::IndexedIY: write(fetch8() + iy, val); return;
            case AddressMode::Accumulator: a = val; return;
            case AddressMode::RegisterB: regs.b = val; return;
            case AddressMode::RegisterC: regs.c = val; return;
            case AddressMode::RegisterD: regs.d = val; return;
            case AddressMode::RegisterE: regs.e = val; return;
            case AddressMode::RegisterH: regs.h = val; return;
            case AddressMode::RegisterL: regs.l = val; return;
            case AddressMode::RegisterBC: regs.b = val >> 8; regs.c = val & 0xFF; return;
            case AddressMode::RegisterDE: regs.d = val >> 8; regs.e = val & 0xFF; return;
            case AddressMode::RegisterHL: regs.h = val >> 8; regs.l = val & 0xFF; return;
            case AddressMode::RegisterSP: sp = val; return;
            case AddressMode::RegisterAF: {
                a = val >> 8U;
                flags.sf = val & sbit;
                flags.zf = val & zbit;
                flags.yf = val & ybit;
                flags.hf = val & hbit;
                flags.xf = val & xbit;
                flags.pf = val & pbit;
                flags.nf = val & nbit;
                flags.cf = val & cbit;
                return;
            }
            case AddressMode::RegisterIX: ix = val; return;
            case AddressMode::RegisterIY: iy = val; return;
            case AddressMode::RegisterIndirectBC: write(regs.b << 8 | regs.c, val); return;
            case AddressMode::RegisterIndirectDE: write(regs.d << 8 | regs.e, val); return;
            case AddressMode::RegisterIndirectHL: write(regs.h << 8 | regs.l, val); return;
            case AddressMode::RegisterIndirectSP: write(sp, val); return;
        }
    }

    template<AddressMode mode>
    u16 getOperand()
    {
        switch (mode) {
            case AddressMode::Immediate: return fetch8();
            case AddressMode::ImmediateEx: return fetch16();
            case AddressMode::Extended: return read8(fetch16());
            case AddressMode::IndexedIX: return read8(fetch8() + ix);
            case AddressMode::IndexedIY: return read8(fetch8() + iy);
            case AddressMode::Accumulator: return a;
            case AddressMode::RegisterB: return regs.b;
            case AddressMode::RegisterC: return regs.c;
            case AddressMode::RegisterD: return regs.d;
            case AddressMode::RegisterE: return regs.e;
            case AddressMode::RegisterH: return regs.h;
            case AddressMode::RegisterL: return regs.l;
            case AddressMode::RegisterBC: return regs.b << 8 | regs.c;
            case AddressMode::RegisterDE: return regs.d << 8 | regs.e;
            case AddressMode::RegisterHL: return regs.h << 8 | regs.l;
            case AddressMode::RegisterSP: return sp;
            case AddressMode::RegisterAF: return a << 8U | flag_();
            case AddressMode::RegisterIX: return ix;
            case AddressMode::RegisterIY: return iy;
            case AddressMode::RegisterIndirectBC: return read8(regs.b << 8 | regs.c);
            case AddressMode::RegisterIndirectDE: return read8(regs.d << 8 | regs.e);
            case AddressMode::RegisterIndirectHL: return read8(regs.h << 8 | regs.l);
            case AddressMode::RegisterIndirectSP: return read8(sp);
        }
    }

    template<Condition cond>
    bool getCondition()
    {
        switch (cond) {
            case Condition::C: return flags.cf == cbit;
            case Condition::NC: return flags.cf == 0;
            case Condition::Z: return flags.zf == zbit;
            case Condition::NZ: return flags.zf == 0;
            case Condition::PO: return flags.pf == 0;
            case Condition::PE: return flags.pf == pbit;
            case Condition::P: return flags.sf == 0;
            case Condition::M: return flags.sf == sbit;
            case Condition::Null: return true;
        }
    }

    /**
     * \brief Internal function used to execute a single instruction (macro op).
     */
    void tick();

    // Helper member functions
    [[nodiscard]] static bool carry(const u16 sum) { return sum > 0xFFU; }
    [[nodiscard]] static bool carry(const u32 sum) { return sum > 0xFFFFU; }
    [[nodiscard]] static bool halfcy(const u8 addend, const u8 augend, const u16 sum) { return (addend ^ augend ^ sum) & 0x10U; }
    [[nodiscard]] static bool halfcy(const u16 addend, const u16 augend, const u32 sum) { return (addend ^ augend ^ sum) & 0x100U; }
    [[nodiscard]] static bool underflow(const u8 addend, const u8 augend, const u16 sum) { return ((addend ^ sum) & (augend ^ sum) & 0x80U) != 0; }
    [[nodiscard]] static bool overflow(const u8 minuend, const u8 subtrahend, const u16 difference) { return ((difference ^ minuend) & (subtrahend ^ minuend) & 0x80U) != 0; }
    [[nodiscard]] static bool borrow(const u8 minuend, const u8 subtrahend) { return minuend < subtrahend; }
    [[nodiscard]] static bool halfbw(const u8 minuend, const u8 subtrahend, const u16 difference) { return ~(minuend ^ subtrahend ^ difference) & 0x10U; }
    [[nodiscard]] u8 fetch8() { return read8(pc++); }
    [[nodiscard]] u16 fetch16() { pc += 2; return read16(pc - 2); };
    void lflags()
    {
        flags.cf = 0;
        flags.nf = 0;
        flags.hf = 0;
        flags.pf = std::popcount(a) % 2 == 0 ? pbit : 0;
        flags.sf = a & sbit;
        flags.zf = a == 0 ? zbit : 0;
        flags.yf = a & ybit;
        flags.xf = a & xbit;
    }
    u16 top()
    {
        u16 top {read8(sp++)};
        top |= read8(sp++) << 8U;
        return top;
    }

    // Load and Exchange
    template<AddressMode mode1, AddressMode mode2>
    void ld() { setOperand<mode1>(getOperand<mode2>()); }

    template<AddressMode mode>
    void push()
    {
        const u16 operand {getOperand<mode>()};
        write(sp--, operand >> 8U);
        write(sp--, operand & 0xFFU);
    }

    template<AddressMode mode>
    void pop() { setOperand<mode>(top); }

    void exaf()
    {
        std::swap(a, a2);
        std::swap(flags, flags2);
    }

    template<AddressMode mode>
    void exsp()
    {
        const u16 temp {getOperand<mode>()};
        setOperand<mode>(read8(sp + 1) << 8U | read8(sp));
        write(sp + 1, static_cast<u8>(temp >> 8U));
        write(sp, static_cast<u8>(temp & 0xFF));
    }

    void exde()
    {
        std::swap(regs.d, regs.h);
        std::swap(regs.e, regs.l);
    }

    void exx() { std::swap(regs, regs2); }

    // Block Transfer and Search

    // Arithmetic and Logical
    template<AddressMode mode>
    void add8()
    {
        const u8 augend {static_cast<u8>(getOperand<mode>())};
        const u16 sum {static_cast<u16>(a + augend)};
        flags.cf = carry(sum) ? cbit : 0;
        flags.hf = halfcy(a, augend, sum) ? hbit : 0;
        flags.pf = underflow(a, augend, sum) ? pbit : 0;
        flags.nf = 0;
        flags.yf = sum & ybit;
        flags.xf = sum & xbit;
        a = static_cast<u8>(sum);
    }

    template<AddressMode mode>
    void adc8()
    {
        const u8 augend {static_cast<u8>(getOperand<mode>())};
        const u16 sum {static_cast<u16>(a + augend + flags.cf)};
        flags.cf = carry(sum) ? cbit : 0;
        flags.hf = halfcy(a, augend, sum) ? hbit : 0;
        flags.pf = underflow(a, augend, sum) != 0 ? pbit : 0;
        flags.nf = 0;
        flags.yf = sum & ybit;
        flags.xf = sum & xbit;
        a = static_cast<u8>(sum);
    }

    template<AddressMode mode>
    void sub()
    {
        const u8 subtrahend {static_cast<u8>(getOperand<mode>())};
        const u16 difference {static_cast<u16>(a - subtrahend)};
        flags.cf = borrow(a, subtrahend) ? cbit : 0;
        flags.hf = halfbw(a, subtrahend, difference) ? hbit : 0;
        flags.pf = overflow(a, subtrahend, difference) ? pbit : 0;
        flags.nf = 0;
        flags.yf = difference & ybit;
        flags.xf = difference & xbit;
        a = static_cast<u8>(difference);
    }

    template<AddressMode mode>
    void sbc8()
    {
        const u8 subtrahend {static_cast<u8>(getOperand<mode>())};
        const u16 difference {static_cast<u16>(a - subtrahend - flags.cf)};
        flags.cf = borrow(a, subtrahend + flags.cf) ? cbit : 0;
        flags.hf = halfbw(a, subtrahend, difference) ? hbit : 0;
        flags.pf = overflow(a, subtrahend, difference) ? pbit : 0;
        flags.nf = 0;
        flags.yf = difference & ybit;
        flags.xf = difference & xbit;
        a = static_cast<u8>(difference);
    }

    template<AddressMode mode>
    void inc8()
    {
        const u8 operand {static_cast<u8>(getOperand<mode>())};
        const u8 res {static_cast<u8>(operand + 1U)};
        flags.hf = (operand & 0xFU) == 0; // only case for half carry is 0b1111 + 0b1 = 0b10000;
        flags.pf = underflow(operand, 1U, res) != 0 ? pbit : 0;
        flags.nf = 0;
        flags.sf = res & sbit;
        flags.zf = res == 0 ? zbit : 0;
        flags.yf = res & ybit;
        flags.xf = res & xbit;
        setOperand<mode>(res);
    }

    template<AddressMode mode>
    void dec8()
    {
        u8 operand {static_cast<u8>(getOperand<mode>())};
        const u8 res {--operand};
        flags.hf = (operand & 0xFU) != 0xF; // only case for half borrow is 0b10000 - 0b1 = 0b1111
        flags.pf = overflow(operand, 1U, res) != 0 ? pbit : 0;
        flags.nf = nbit;
        flags.sf = res & sbit;
        flags.zf = res == 0 ? zbit : 0;
        flags.yf = res & ybit;
        flags.xf = res & xbit;
        setOperand<mode>(res);
    }

    template<AddressMode mode>
    void land()
    {
        a &= getOperand<mode>();
        lflags();
    }

    template<AddressMode mode>
    void lxor()
    {
        a ^= getOperand<mode>();
        lflags();
    }

    template<AddressMode mode>
    void lor()
    {
        a |= getOperand<mode>();
        lflags();
    }

    template<AddressMode mode>
    void cp()
    {
        const u8 subtrahend {static_cast<u8>(getOperand<mode>())};
        const u16 difference {static_cast<u16>(a - subtrahend)};
        flags.cf = borrow(a, subtrahend) ? cbit : 0;
        flags.hf = halfbw(a, subtrahend, difference) ? hbit : 0;
        flags.pf = overflow(a, subtrahend, difference) ? pbit : 0;
        flags.nf = 0;
        flags.yf = subtrahend & ybit;
        flags.xf = subtrahend & xbit;
    }

    template<AddressMode mode1, AddressMode mode2>
    void add16()
    {
        const u16 addend {getOperand<mode1>()};
        const u16 augend {getOperand<mode2>()};
        const u32 sum {static_cast<u32>(addend + augend)};
        flags.cf = carry(sum) ? cbit : 0;
        flags.hf = halfcy(addend, augend, sum) ? hbit : 0;
        flags.nf = 0;
        flags.yf = sum & ybit;
        flags.xf = sum & xbit;
        setOperand<mode1>(static_cast<u16>(sum));
    }

    template<AddressMode mode>
    void inc16() { setOperand<mode>(getOperand<mode>() + 1); }

    template<AddressMode mode>
    void dec16() { setOperand<mode>(getOperand<mode>() + 1); }

    void cpl()
    {
        a = ~a;
        flags.nf = nbit;
        flags.hf = hbit;
    }

    void ccf()
    {
        flags.cf = flags.cf ? 0 : cbit;
        flags.hf = flags.cf;
        flags.nf = 0;
    }

    void scf()
    {
        flags.cf = cbit;
        flags.nf = 0;
        flags.hf = 0;
    }

    void daa()
    {
        u8 correction = 0;
        flags.cf = 0;

        if (flags.hf or (!flags.nf and (a & 0xF) > 9)) {
            correction |= 0x6;
        }

        if (flags.cf or (!flags.nf and (a & 0xF0) > 0x99)) {
            correction |= 0x60;
            flags.cf = cbit;
        }

        a += flags.nf ? -correction : correction;
        flags.pf = std::popcount(a) % 2 == 0 ? pbit : 0;
        flags.sf = a & sbit;
        flags.zf = a == 0 ? zbit : 0;
        flags.yf = a & ybit;
        flags.xf = a & xbit;
    }

    // Rotate and Shift
    void rlca()
    {
        flags.cf = a & 0x80U ? cbit : 0;
        a <<= 7U | flags.cf;
        flags.hf = 0;
        flags.nf = 0;
        flags.yf = a & ybit;
        flags.xf = a & xbit;
    }

    void rrca()
    {
        flags.cf = a & 0x01U ? cbit : 0;
        a >>= 1U | flags.cf << 7U;
        flags.hf = 0;
        flags.nf = 0;
        flags.yf = a & ybit;
        flags.xf = a & xbit;
    }

    void rla()
    {
        const u8 temp {flags.cf};
        flags.cf = a & 0x80U ? cbit : 0;
        a <<= 7U | temp;
        flags.hf = 0;
        flags.nf = 0;
        flags.yf = a & ybit;
        flags.xf = a & xbit;
    }

    void rra()
    {
        const u8 temp {flags.cf};
        flags.cf = a & 0x01U ? cbit : 0;
        a >>= 1U | temp << 7U;
        flags.hf = 0;
        flags.nf = 0;
        flags.yf = a & ybit;
        flags.xf = a & xbit;
    }

    // Bit Manipulation

    // Jump, Call, and Return
    template<Condition cond>
    void jr()
    {
        if (getCondition<cond>()) {
            const s8 val {read8(pc)};
            pc += val;
        }
    }

    template<Condition cond, AddressMode mode>
    void jp() { if (getCondition<cond>()) pc = getOperand<mode>(); }

    template<Condition cond, AddressMode mode>
    void call()
    {
        if (getCondition<cond>()) {
            const u16 operand {getOperand<mode>()};
            write(sp--, ++pc >> 8U);
            write(sp--, pc & 0xFFU);
            pc = operand;
        }
    }

    void djnz()
    {
        if (--regs.b != 0 ) {
            const s8 val {static_cast<s8>(read8(pc))};
            pc += val;
        }
    }

    template<Condition cond>
    void ret() { if (getCondition<cond>()) pc = top(); }

    template<u8 p>
    void rst()
    {
        write(sp--, ++pc >> 8U);
        write(sp--, pc & 0xFFU);
        pc = p;
    }

    // Input/Output
    void ina() { a = read8(a << 8U | fetch8()); }
    void outa() { write(a << 8U | fetch8(), a); }

    // CPU Control Group
    void nop() { }
    void halt() { } // TODO: implement this
    void di() { iff = false; }
    void ei() { iff = true; }

    // Prefixes
    void preMisc()
    {
        const u8 opcode {fetch8()};
        (this->*miscInstruction[opcode])();
        requested -= miscCycles[opcode];
    }

    void preBit()
    {
        const u8 opcode {fetch8()};
        (this->*bitInstruction[opcode])();
        requested -= bitCycles[opcode];
    }

    template<AddressMode mode>
    void preIndex()
    {
        const u8 opcode {fetch8()};
        (this->*indexInstruction<mode>[opcode])();
        requested -= indexCycles[opcode];
    }

    template<AddressMode mode>
    void preIndexBit()
    {
        const u8 opcode {fetch8()};
        (this->*indexBitInstruction<mode>[opcode])();
        requested -= indexBitCycles[opcode];
    }

    // Main Instructions
    static constexpr std::array<void (z80::*)(), 256> instruction {
        &z80::nop, // $00: nop
        &z80::ld<AddressMode::RegisterBC, AddressMode::ImmediateEx>, // $01: ld bc, nn
        &z80::ld<AddressMode::RegisterIndirectBC, AddressMode::Accumulator>, // $02: ld (bc), a
        &z80::inc16<AddressMode::RegisterBC>, // $03: inc bc
        &z80::inc8<AddressMode::RegisterB>, // $04: inc b
        &z80::dec8<AddressMode::RegisterB>, // $05: dec b
        &z80::ld<AddressMode::RegisterB, AddressMode::Immediate>, // $06: ld b, n
        &z80::rlca, // $07: rlca,
        &z80::exaf, // $08: ex af, af'
        &z80::add16<AddressMode::RegisterHL, AddressMode::RegisterBC>, // $09: add hl, bc
        &z80::ld<AddressMode::Accumulator, AddressMode::RegisterIndirectBC>, // $0A: ld a, (bc)
        &z80::dec16<AddressMode::RegisterBC>, // $0B: dec bc
        &z80::inc8<AddressMode::RegisterC>, // $0C: inc c
        &z80::dec8<AddressMode::RegisterC>, // $0D: dec c
        &z80::ld<AddressMode::RegisterC, AddressMode::Immediate>, // $0E: ld c, n
        &z80::rrca, // $0F: rrca
        &z80::djnz, // $10: djnz d
        &z80::ld<AddressMode::RegisterDE, AddressMode::ImmediateEx>, // $11: ld de, nn
        &z80::ld<AddressMode::RegisterIndirectDE, AddressMode::Accumulator>, // $12: ld (de), a
        &z80::inc16<AddressMode::RegisterDE>, // $13: inc de
        &z80::inc8<AddressMode::RegisterD>, // $14: inc d
        &z80::dec8<AddressMode::RegisterD>, // $15: dec d
        &z80::ld<AddressMode::RegisterD, AddressMode::Immediate>, // $16: ld d, n
        &z80::rla, // $17: rla
        &z80::jr<Condition::Null>, // $18: jr d
        &z80::add16<AddressMode::RegisterHL, AddressMode::RegisterDE>, // $19: add hl, de
        &z80::ld<AddressMode::Accumulator, AddressMode::RegisterIndirectDE>, // $1A: ld a, (de)
        &z80::dec16<AddressMode::RegisterDE>, // $1B: dec de
        &z80::inc8<AddressMode::RegisterE>, // $1C: inc e
        &z80::dec8<AddressMode::RegisterE>, // $1D: dec e
        &z80::ld<AddressMode::RegisterE, AddressMode::Immediate>, // $1E: ld e, n
        &z80::rra, // $1F: rra
        &z80::jr<Condition::NZ>, // $20: jr nz, d
        &z80::ld<AddressMode::RegisterHL, AddressMode::ImmediateEx>, // $21: ld hl, nn
        &z80::ld<AddressMode::Extended, AddressMode::RegisterHL>, // $22: ld (nn), hl
        &z80::inc16<AddressMode::RegisterHL>, // $23: inc hl
        &z80::inc8<AddressMode::RegisterH>, // $24: inc h
        &z80::dec8<AddressMode::RegisterH>, // $25: dec h
        &z80::ld<AddressMode::RegisterH, AddressMode::Immediate>, // $26: ld h, n
        &z80::daa, // $27: daa
        &z80::jr<Condition::Z>, // $28: jr z, d
        &z80::add16<AddressMode::RegisterHL, AddressMode::RegisterHL>, // $29: add hl, hl
        &z80::ld<AddressMode::RegisterHL, AddressMode::Extended>, // $2A: ld hl, (nn)
        &z80::dec16<AddressMode::RegisterHL>, // $2B: dec hl
        &z80::inc8<AddressMode::RegisterL>, // $2C: inc l
        &z80::dec8<AddressMode::RegisterL>, // $2D: dec l
        &z80::ld<AddressMode::RegisterL, AddressMode::Immediate>, // $2E: ld l, n
        &z80::cpl, // $2F: cpl
        &z80::jr<Condition::NC>, // $30: jr nc, d
        &z80::ld<AddressMode::RegisterSP, AddressMode::ImmediateEx>, // $31 ld sp, nn
        &z80::ld<AddressMode::Extended, AddressMode::Accumulator>, // $32: ld (nn), a
        &z80::inc16<AddressMode::RegisterSP>, // $33: inc sp
        &z80::inc8<AddressMode::RegisterIndirectHL>, // $34: inc (hl)
        &z80::dec8<AddressMode::RegisterIndirectHL>, // $35: dec (hl)
        &z80::ld<AddressMode::RegisterIndirectHL, AddressMode::Immediate>, // $36: ld (hl), n
        &z80::scf, // $37: scf
        &z80::jr<Condition::C>, // $38: jr c, d
        &z80::add16<AddressMode::RegisterHL, AddressMode::RegisterSp>, // $39: add hl, sp
        &z80::ld<AddressMode::Accumulator, AddressMode::Extended>, // $3A: ld a, (nn)
        &z80::dec16<AddressMode::RegisterSP>, // $3B: dec sp
        &z80::inc8<AddressMode::Accumulator>, // $3C: inc a
        &z80::dec8<AddressMode::Accumulator>, // $3D: dec a
        &z80::ld<AddressMode::Accumulator, AddressMode::Immediate>, // $3E: ld a, n
        &z80::ccf, // $3F: ccf
        &z80::ld<AddressMode::RegisterB, AddressMode::RegisterB>, // 40: ld b, b
        &z80::ld<AddressMode::RegisterB, AddressMode::RegisterC>, // 41: ld b, c
        &z80::ld<AddressMode::RegisterB, AddressMode::RegisterD>, // 42: ld b, d
        &z80::ld<AddressMode::RegisterB, AddressMode::RegisterE>, // 43: ld b, e
        &z80::ld<AddressMode::RegisterB, AddressMode::RegisterH>, // 44: ld b, h
        &z80::ld<AddressMode::RegisterB, AddressMode::RegisterL>, // 45: ld b, l
        &z80::ld<AddressMode::RegisterB, AddressMode::RegisterIndirectHL>, // 46: ld b, (hl)
        &z80::ld<AddressMode::RegisterB, AddressMode::Accumulator>, // 47: ld c, a
        &z80::ld<AddressMode::RegisterC, AddressMode::RegisterB>, // 48: ld c, b
        &z80::ld<AddressMode::RegisterC, AddressMode::RegisterC>, // 49: ld c, c
        &z80::ld<AddressMode::RegisterC, AddressMode::RegisterD>, // 4A: ld c, d
        &z80::ld<AddressMode::RegisterC, AddressMode::RegisterE>, // 4B: ld c, e
        &z80::ld<AddressMode::RegisterC, AddressMode::RegisterH>, // 4C: ld c, h
        &z80::ld<AddressMode::RegisterC, AddressMode::RegisterL>, // 4D: ld c, l
        &z80::ld<AddressMode::RegisterC, AddressMode::RegisterIndirectHL>, // 4E: ld c, (hl)
        &z80::ld<AddressMode::RegisterC, AddressMode::Accumulator>, // 4F: ld c, a
        &z80::ld<AddressMode::RegisterD, AddressMode::RegisterB>, // 50: ld d, b
        &z80::ld<AddressMode::RegisterD, AddressMode::RegisterC>, // 51: ld d, c
        &z80::ld<AddressMode::RegisterD, AddressMode::RegisterD>, // 52: ld d, d
        &z80::ld<AddressMode::RegisterD, AddressMode::RegisterE>, // 53: ld d, e
        &z80::ld<AddressMode::RegisterD, AddressMode::RegisterH>, // 54: ld d, h
        &z80::ld<AddressMode::RegisterD, AddressMode::RegisterL>, // 55: ld d, l
        &z80::ld<AddressMode::RegisterD, AddressMode::RegisterIndirectHL>, // 56: ld d, (hl)
        &z80::ld<AddressMode::RegisterD, AddressMode::Accumulator>, // 57: ld d, a
        &z80::ld<AddressMode::RegisterE, AddressMode::RegisterB>, // 58: ld e, b
        &z80::ld<AddressMode::RegisterE, AddressMode::RegisterC>, // 59: ld e, c
        &z80::ld<AddressMode::RegisterE, AddressMode::RegisterD>, // 5A: ld e, d
        &z80::ld<AddressMode::RegisterE, AddressMode::RegisterE>, // 5B: ld e, e
        &z80::ld<AddressMode::RegisterE, AddressMode::RegisterH>, // 5C: ld e, h
        &z80::ld<AddressMode::RegisterE, AddressMode::RegisterL>, // 5D: ld e, l
        &z80::ld<AddressMode::RegisterE, AddressMode::RegisterIndirectHL>, // 5E: ld e, (hl)
        &z80::ld<AddressMode::RegisterE, AddressMode::Accumulator>, // 5F: ld e, a
        &z80::ld<AddressMode::RegisterH, AddressMode::RegisterB>, // 60: ld h, b
        &z80::ld<AddressMode::RegisterH, AddressMode::RegisterC>, // 61: ld h, c
        &z80::ld<AddressMode::RegisterH, AddressMode::RegisterD>, // 62: ld h, d
        &z80::ld<AddressMode::RegisterH, AddressMode::RegisterE>, // 63: ld h, e
        &z80::ld<AddressMode::RegisterH, AddressMode::RegisterH>, // 64: ld h, h
        &z80::ld<AddressMode::RegisterH, AddressMode::RegisterL>, // 65: ld h, l
        &z80::ld<AddressMode::RegisterH, AddressMode::RegisterIndirectHL>, // 66: ld h, (hl)
        &z80::ld<AddressMode::RegisterH, AddressMode::Accumulator>, // 67: ld h, a
        &z80::ld<AddressMode::RegisterL, AddressMode::RegisterB>, // 68: ld l, b
        &z80::ld<AddressMode::RegisterL, AddressMode::RegisterC>, // 69: ld l, c
        &z80::ld<AddressMode::RegisterL, AddressMode::RegisterD>, // 6A: ld l, d
        &z80::ld<AddressMode::RegisterL, AddressMode::RegisterE>, // 6B: ld l, e
        &z80::ld<AddressMode::RegisterL, AddressMode::RegisterH>, // 6C: ld l, h
        &z80::ld<AddressMode::RegisterL, AddressMode::RegisterL>, // 6D: ld l, l
        &z80::ld<AddressMode::RegisterL, AddressMode::RegisterIndirectHL>, // 6E: ld l, (hl)
        &z80::ld<AddressMode::RegisterL, AddressMode::Accumulator>, // 6F: ld l, a
        &z80::ld<AddressMode::RegisterIndirectHL, AddressMode::RegisterB>, // $70: ld (hl), b
        &z80::ld<AddressMode::RegisterIndirectHL, AddressMode::RegisterC>, // $71: ld (hl), c
        &z80::ld<AddressMode::RegisterIndirectHL, AddressMode::RegisterD>, // $72: ld (hl), d
        &z80::ld<AddressMode::RegisterIndirectHL, AddressMode::RegisterE>, // $73: ld (hl), e
        &z80::ld<AddressMode::RegisterIndirectHL, AddressMode::RegisterH>, // $74: ld (hl), h
        &z80::ld<AddressMode::RegisterIndirectHL, AddressMode::RegisterL>, // $75: ld (hl), l
        &z80::halt, // $76: ld (hl), b
        &z80::ld<AddressMode::RegisterIndirectHL, AddressMode::Accumulator>, // $77: ld (hl), a
        &z80::ld<AddressMode::Accumulator, AddressMode::RegisterB>, // $78: ld a, b
        &z80::ld<AddressMode::Accumulator, AddressMode::RegisterC>, // $79: ld a, c
        &z80::ld<AddressMode::Accumulator, AddressMode::RegisterD>, // $7A: ld a, d
        &z80::ld<AddressMode::Accumulator, AddressMode::RegisterE>, // $7B: ld a, e
        &z80::ld<AddressMode::Accumulator, AddressMode::RegisterH>, // $7C: ld a, h
        &z80::ld<AddressMode::Accumulator, AddressMode::RegisterL>, // $7D: ld a, l
        &z80::ld<AddressMode::Accumulator, AddressMode::RegisterIndirectHL>, // $7E: ld a, (hl)
        &z80::ld<AddressMode::Accumulator, AddressMode::Accumulator>, // $7F: ld a, a
        &z80::add8<AddressMode::RegisterB>, // $80: add a, b
        &z80::add8<AddressMode::RegisterC>, // $81: add a, c
        &z80::add8<AddressMode::RegisterD>, // $82: add a, d
        &z80::add8<AddressMode::RegisterE>, // $83: add a, e
        &z80::add8<AddressMode::RegisterH>, // $84: add a, h
        &z80::add8<AddressMode::RegisterL>, // $85: add a, l
        &z80::add8<AddressMode::RegisterIndirectHL>, // $86: add a, (hl)
        &z80::add8<AddressMode::Accumulator>, // $87: add a, a
        &z80::adc8<AddressMode::RegisterB>, // $88: adc a, b
        &z80::adc8<AddressMode::RegisterC>, // $89: adc a, c
        &z80::adc8<AddressMode::RegisterD>, // $8A: adc a, d
        &z80::adc8<AddressMode::RegisterE>, // $8B: adc a, e
        &z80::adc8<AddressMode::RegisterH>, // $8C: adc a, h
        &z80::adc8<AddressMode::RegisterL>, // $8D: adc a, l
        &z80::adc8<AddressMode::RegisterIndirectHL>, // $8E: adc a, (hl)
        &z80::adc8<AddressMode::Accumulator>, // $8F: adc a, a
        &z80::sub<AddressMode::RegisterB>, // $90: sub b
        &z80::sub<AddressMode::RegisterC>, // $91: sub c
        &z80::sub<AddressMode::RegisterD>, // $92: sub d
        &z80::sub<AddressMode::RegisterE>, // $93: sub e
        &z80::sub<AddressMode::RegisterH>, // $94: sub h
        &z80::sub<AddressMode::RegisterL>, // $95: sub l
        &z80::sub<AddressMode::RegisterIndirectHL>, // $96: sub (hl)
        &z80::sub<AddressMode::Accumulator>, // $97: sub a
        &z80::sbc8<AddressMode::RegisterB>, // $98: sbc a, b
        &z80::sbc8<AddressMode::RegisterC>, // $99: sbc a, c
        &z80::sbc8<AddressMode::RegisterD>, // $9A: sbc a, d
        &z80::sbc8<AddressMode::RegisterE>, // $9B: sbc a, e
        &z80::sbc8<AddressMode::RegisterH>, // $9C: sbc a, h
        &z80::sbc8<AddressMode::RegisterL>, // $9D: sbc a, l
        &z80::sbc8<AddressMode::RegisterIndirectHL>, // $9E: sbc a, (hl)
        &z80::sbc8<AddressMode::Accumulator>, // $AF: sbc a, a
        &z80::land<AddressMode::RegisterB>, // $A0: and b
        &z80::land<AddressMode::RegisterC>, // $A1: and c
        &z80::land<AddressMode::RegisterD>, // $A2: and d
        &z80::land<AddressMode::RegisterE>, // $A3: and e
        &z80::land<AddressMode::RegisterH>, // $A4: and h
        &z80::land<AddressMode::RegisterL>, // $A5: and l
        &z80::land<AddressMode::RegisterIndirectHL>, // $A6: and (hl)
        &z80::land<AddressMode::Accumulator>, // $A7: and a
        &z80::lxor<AddressMode::RegisterB>, // $A8: xor b
        &z80::lxor<AddressMode::RegisterC>, // $A9: xor c
        &z80::lxor<AddressMode::RegisterD>, // $AA: xor d
        &z80::lxor<AddressMode::RegisterE>, // $AB: xor e
        &z80::lxor<AddressMode::RegisterH>, // $AC: xor h
        &z80::lxor<AddressMode::RegisterL>, // $AD: xor l
        &z80::lxor<AddressMode::RegisterIndirectHL>, // $AE: xor a, (hl)
        &z80::lxor<AddressMode::Accumulator>, // $AF: xor a
        &z80::lor<AddressMode::RegisterB>, // $B0: or b
        &z80::lor<AddressMode::RegisterC>, // $B1: or c
        &z80::lor<AddressMode::RegisterD>, // $B2: or d
        &z80::lor<AddressMode::RegisterE>, // $B3: or e
        &z80::lor<AddressMode::RegisterH>, // $B4: or h
        &z80::lor<AddressMode::RegisterL>, // $B5: or l
        &z80::lor<AddressMode::RegisterIndirectHL>, // $B6: or (hl)
        &z80::lor<AddressMode::Accumulator>, // $B7: or a
        &z80::cp<AddressMode::RegisterB>, // $B8: cp b
        &z80::cp<AddressMode::RegisterC>, // $B9: cp c
        &z80::cp<AddressMode::RegisterD>, // $BA: cp d
        &z80::cp<AddressMode::RegisterE>, // $BB: cp e
        &z80::cp<AddressMode::RegisterH>, // $BC: cp h
        &z80::cp<AddressMode::RegisterL>, // $BD: cp l
        &z80::cp<AddressMode::RegisterIndirectHL>, // $BE: cp (hl)
        &z80::cp<AddressMode::Accumulator>, // $BF: cp a
        &z80::ret<Condition::NZ>, // $C0: ret nz
        &z80::pop<AddressMode::RegisterBC>, // $C1: pop bc
        &z80::jp<Condition::NZ, AddressMode::ImmediateEx>, // $C2: jp nz, nn
        &z80::jp<Condition::Null, AddressMode::ImmediateEx>, // $C3: jp nn
        &z80::call<Condition::NZ, AddressMode::ImmediateEx>, // $C4: call nz, nn
        &z80::push<AddressMode::RegisterBC>, // $C5: push bc
        &z80::add8<AddressMode::Immediate>, // $C6: add a, n
        &z80::rst<0x00U>, // $C7: rst 0
        &z80::ret<Condition::Z>, // $C8: ret z
        &z80::ret<Condition::Null>, // $C9: ret
        &z80::jp<Condition::Z, AddressMode::ImmediateEx>, // $CA: jp z, nn
        &z80::preBit, // $CB: bit
        &z80::call<Condition::Z, AddressMode::ImmediateEx>, // $CC: call z, nn
        &z80::call<Condition::Null, AddressMode::ImmediateEx>, // $CD: call nn
        &z80::adc8<AddressMode::Immediate>, // $CE: adc a, n
        &z80::rst<0x08U>, // $CF: rst 8
        &z80::ret<Condition::NC>, // $D0: ret nc
        &z80::pop<AddressMode::RegisterDE>, // $D1: pop de
        &z80::jp<Condition::NC, AddressMode::ImmediateEx>, // $D2: jp nc, nn
        &z80::outa, // $D3: out (n), a
        &z80::call<Condition::NC, AddressMode::ImmediateEx>, // $D4: call nc, nn
        &z80::push<AddressMode::RegisterDE>, // $D5: push de
        &z80::sub<AddressMode::Immediate>, // $D6: sub n
        &z80::rst<0x10U>, // $D7: rst 16
        &z80::ret<Condition::C>, // $D8: ret c
        &z80::exx, // $D9: exx
        &z80::jp<Condition::C, AddressMode::ImmediateEx>, // $DA: jp c, nn
        &z80::ina, // $DB: int a, (n)
        &z80::call<Condition::C, AddressMode::ImmediateEx>, // $DC: call c, nn
        &z80::preIndex<AddressMode::RegisterIX>, // $DD: IX
        &z80::sbc8<AddressMode::Immediate>, // $DE: sbc a, n
        &z80::rst<0x18U>, // $DF: rst 24
        &z80::ret<Condition::PO>, // $E0: ret po
        &z80::pop<AddressMode::RegisterHL>, // $E1: pop hl
        &z80::jp<Condition::PO, AddressMode::ImmediateEx>, // $E2: jp po, nn
        &z80::exsp<AddressMode::RegisterHL>, // $E3: ex (sp), hl
        &z80::call<Condition::PO, AddressMode::ImmediateEx>, // $E4: call po, nn
        &z80::push<AddressMode::RegisterHL>, // $E5: push hl
        &z80::add8<AddressMode::Immediate>, // $E6: add n
        &z80::rst<0x20U>, // $E7: rst 32
        &z80::ret<Condition::PE>, // $E8: ret pe
        &z80::jp<Condition::Null, AddressMode::RegisterIndirectHL>, // $E9: jp (hl)
        &z80::jp<Condition::PE, AddressMode::ImmediateEx>, // $EA: jp pe, nn
        &z80::exde, // $EB: ex de, hl
        &z80::call<Condition::PE, AddressMode::ImmediateEx>, // $EC: call pe, nn
        &z80::preMisc, // $ED: Misc.
        &z80::lxor<AddressMode::Immediate>, // $EE: xor n
        &z80::rst<0x28U>, // $EF: rst 40
        &z80::ret<Condition::P>, // $F0: ret p
        &z80::pop<AddressMode::RegisterAF>, // $F1: pop af
        &z80::jp<Condition::P, AddressMode::ImmediateEx>, // $F2: jp p, nn
        &z80::di, // $F3: di
        &z80::call<Condition::P, AddressMode::ImmediateEx>, // $F4: call p, nn
        &z80::push<AddressMode::RegisterAF>, // $F5: push af
        &z80::lor<AddressMode::Immediate>, // $F6: or n
        &z80::rst<0x30U>, // $F7: rst 48
        &z80::ret<Condition::M>, // $F8: ret m
        &z80::ld<AddressMode::RegisterSP, AddressMode::RegisterHL>, // $F9: ld sp, hl
        &z80::jp<Condition::M, AddressMode::ImmediateEx>, // $FA: jp m, nn
        &z80::ei, // $FB: ei
        &z80::call<Condition::M, AddressMode::ImmediateEx>, // $FC: call m, nn
        &z80::preIndex<AddressMode::RegisterIY>, // $FD: IY
        &z80::cp<AddressMode::Immediate>, // $FE: cp n
        &z80::rst<0x38U>,// $FF: rst 56
    };

    // Misc. Instructions ($ED)
    static constexpr std::array<void (z80::*)(), 256> miscInstruction {

    };

    // Bit Instructions ($CB)
    static constexpr std::array<void (z80::*)(), 256> bitInstruction {

    };

    // Index Instructions ($DD/$FD)
    template<AddressMode mode>
    static constexpr std::array<void (z80::*)(), 256> indexInstruction {

    };

    // Index Bit instructions ($DDCB/$FDCB)
    template<AddressMode mode>
    static constexpr std::array<void (z80::*)(), 256> indexBitInstruction {

    };

    // Cycle Tables
    static constexpr u8 cycles[256] {
        4, 10, 7, 6, 4, 4, 7, 4, 4, 11, 7, 6, 4, 4, 7, 4,
        8, 10, 7, 6, 4, 4, 7, 4, 12, 11, 7, 6, 4, 4, 7, 4,
        7, 10, 16, 6, 4, 4, 7, 4, 7, 11, 16, 6, 4, 4, 7, 4,
        7, 10, 13, 6, 11, 11, 10, 4, 7, 11, 13, 6, 4, 4, 7, 4,
        4, 4, 4, 4, 4, 4, 7, 4, 4, 4, 4, 4, 4, 4, 7, 4,
        4, 4, 4, 4, 4, 4, 7, 4, 4, 4, 4, 4, 4, 4, 7, 4,
        4, 4, 4, 4, 4, 4, 7, 4, 4, 4, 4, 4, 4, 4, 7, 4,
        7, 7, 7, 7, 7, 7, 4, 7, 4, 4, 4, 4, 4, 4, 7, 4,
        4, 4, 4, 4, 4, 4, 7, 4, 4, 4, 4, 4, 4, 4, 7, 4,
        4, 4, 4, 4, 4, 4, 7, 4, 4, 4, 4, 4, 4, 4, 7, 4,
        4, 4, 4, 4, 4, 4, 7, 4, 4, 4, 4, 4, 4, 4, 7, 4,
        4, 4, 4, 4, 4, 4, 7, 4, 4, 4, 4, 4, 4, 4, 7, 4,
        5, 10, 10, 10, 10, 11, 7, 11, 5, 10, 10, 0, 10, 17, 7, 11,
        5, 10, 10, 11, 10, 11, 7, 11, 5, 4, 10, 11, 10, 0, 7, 11,
        5, 10, 10, 19, 10, 11, 7, 11, 5, 4, 10, 4, 10, 0, 7, 11,
        5, 10, 10, 4, 10, 11, 7, 11, 5, 6, 10, 4, 10, 0, 7, 11
    };

    static constexpr u8 bitCycles[256] {

    };

    static constexpr u8 miscCycles[256] {

    };

    static constexpr u8 indexCycles[256] {

    };

    static constexpr u8 indexBitCycles[256] {

    };

    bool iff {false}; // interrupt latch
    int requested {};
    u8 a2 {};
    Registers regs2 {};
    Flags flags2 {};
    Memory memory {};
};

template<typename Memory>
int z80<Memory>::run(const int cycles)
{
    requested = cycles;
    while (requested > 0) { tick(); }
    return requested;
}

template<typename Memory>
void z80<Memory>::tick()
{
    u8 opcode {fetch8()};
    (this->*instruction[opcode])();
    requested -= cycles[opcode];
}

#endif //Z80_LIBRARY_H
