#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20d0200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20d1520 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x20ff190 .functor NOT 1, L_0x20ffb80, C4<0>, C4<0>, C4<0>;
L_0x20ff8b0 .functor XOR 1, L_0x20ff6c0, L_0x20ff810, C4<0>, C4<0>;
L_0x20ffa70 .functor XOR 1, L_0x20ff8b0, L_0x20ff9a0, C4<0>, C4<0>;
v0x20fe580_0 .net *"_ivl_10", 0 0, L_0x20ff9a0;  1 drivers
v0x20fe680_0 .net *"_ivl_12", 0 0, L_0x20ffa70;  1 drivers
v0x20fe760_0 .net *"_ivl_2", 0 0, L_0x20ff600;  1 drivers
v0x20fe820_0 .net *"_ivl_4", 0 0, L_0x20ff6c0;  1 drivers
v0x20fe900_0 .net *"_ivl_6", 0 0, L_0x20ff810;  1 drivers
v0x20fea30_0 .net *"_ivl_8", 0 0, L_0x20ff8b0;  1 drivers
v0x20feb10_0 .var "clk", 0 0;
v0x20febb0_0 .var/2u "stats1", 159 0;
v0x20fec70_0 .var/2u "strobe", 0 0;
v0x20fed30_0 .net "tb_match", 0 0, L_0x20ffb80;  1 drivers
v0x20fedf0_0 .net "tb_mismatch", 0 0, L_0x20ff190;  1 drivers
v0x20feeb0_0 .net "x", 0 0, v0x20fdc60_0;  1 drivers
v0x20fef50_0 .net "y", 0 0, v0x20fdd20_0;  1 drivers
v0x20feff0_0 .net "z_dut", 0 0, L_0x20ff520;  1 drivers
v0x20ff0c0_0 .net "z_ref", 0 0, L_0x20ff420;  1 drivers
L_0x20ff600 .concat [ 1 0 0 0], L_0x20ff420;
L_0x20ff6c0 .concat [ 1 0 0 0], L_0x20ff420;
L_0x20ff810 .concat [ 1 0 0 0], L_0x20ff520;
L_0x20ff9a0 .concat [ 1 0 0 0], L_0x20ff420;
L_0x20ffb80 .cmp/eeq 1, L_0x20ff600, L_0x20ffa70;
S_0x20d16b0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x20d1520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20ff260 .functor XOR 1, v0x20fdc60_0, v0x20fdd20_0, C4<0>, C4<0>;
L_0x20ff420 .functor AND 1, L_0x20ff260, v0x20fdc60_0, C4<1>, C4<1>;
v0x20cf900_0 .net *"_ivl_0", 0 0, L_0x20ff260;  1 drivers
v0x20cf9a0_0 .net "x", 0 0, v0x20fdc60_0;  alias, 1 drivers
v0x20fd760_0 .net "y", 0 0, v0x20fdd20_0;  alias, 1 drivers
v0x20fd800_0 .net "z", 0 0, L_0x20ff420;  alias, 1 drivers
S_0x20fd940 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x20d1520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x20fdb80_0 .net "clk", 0 0, v0x20feb10_0;  1 drivers
v0x20fdc60_0 .var "x", 0 0;
v0x20fdd20_0 .var "y", 0 0;
E_0x20b4cf0 .event negedge, v0x20fdb80_0;
E_0x20d9a30/0 .event negedge, v0x20fdb80_0;
E_0x20d9a30/1 .event posedge, v0x20fdb80_0;
E_0x20d9a30 .event/or E_0x20d9a30/0, E_0x20d9a30/1;
S_0x20fddc0 .scope module, "top_module1" "top_module" 3 76, 4 1 0, S_0x20d1520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20ff490 .functor XOR 1, v0x20fdc60_0, v0x20fdd20_0, C4<0>, C4<0>;
L_0x20ff520 .functor AND 1, L_0x20ff490, v0x20fdc60_0, C4<1>, C4<1>;
v0x20fdfa0_0 .net *"_ivl_0", 0 0, L_0x20ff490;  1 drivers
v0x20fe080_0 .net "x", 0 0, v0x20fdc60_0;  alias, 1 drivers
v0x20fe190_0 .net "y", 0 0, v0x20fdd20_0;  alias, 1 drivers
v0x20fe280_0 .net "z", 0 0, L_0x20ff520;  alias, 1 drivers
S_0x20fe380 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x20d1520;
 .timescale -12 -12;
E_0x20d9c30 .event anyedge, v0x20fec70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20fec70_0;
    %nor/r;
    %assign/vec4 v0x20fec70_0, 0;
    %wait E_0x20d9c30;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20fd940;
T_1 ;
    %wait E_0x20d9a30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x20fdd20_0, 0;
    %assign/vec4 v0x20fdc60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x20fd940;
T_2 ;
    %pushi/vec4 101, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b4cf0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x20d1520;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20feb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fec70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20d1520;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x20feb10_0;
    %inv;
    %store/vec4 v0x20feb10_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x20d1520;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20fdb80_0, v0x20fedf0_0, v0x20feeb0_0, v0x20fef50_0, v0x20ff0c0_0, v0x20feff0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20d1520;
T_6 ;
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x20d1520;
T_7 ;
    %wait E_0x20d9a30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20febb0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20febb0_0, 4, 32;
    %load/vec4 v0x20fed30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20febb0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20febb0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20febb0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x20ff0c0_0;
    %load/vec4 v0x20ff0c0_0;
    %load/vec4 v0x20feff0_0;
    %xor;
    %load/vec4 v0x20ff0c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20febb0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x20febb0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20febb0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mt2015_q4a/mt2015_q4a_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/machine/mt2015_q4a/iter0/response7/top_module.sv";
