
============ disassembled file-format ==================
// Move bytecode v8
module 42.loops {


nested_loop(Arg0: u64): u64 /* def_idx: 0 */ {
B0:
	0: CopyLoc[0](Arg0: u64)
	1: LdU64(0)
	2: Gt
	3: BrFalse(22)
B1:
	4: CopyLoc[0](Arg0: u64)
	5: LdU64(10)
	6: Gt
	7: BrFalse(14)
B2:
	8: MoveLoc[0](Arg0: u64)
	9: LdU64(1)
	10: Sub
	11: StLoc[0](Arg0: u64)
	12: Branch(16)
B3:
	13: Branch(15)
B4:
	14: Branch(16)
B5:
	15: Branch(4)
B6:
	16: MoveLoc[0](Arg0: u64)
	17: LdU64(1)
	18: Sub
	19: StLoc[0](Arg0: u64)
	20: Branch(0)
B7:
	21: Branch(23)
B8:
	22: Branch(24)
B9:
	23: Branch(0)
B10:
	24: MoveLoc[0](Arg0: u64)
	25: Ret
}
while_loop(Arg0: u64): u64 /* def_idx: 1 */ {
B0:
	0: CopyLoc[0](Arg0: u64)
	1: LdU64(0)
	2: Gt
	3: BrFalse(9)
B1:
	4: MoveLoc[0](Arg0: u64)
	5: LdU64(1)
	6: Sub
	7: StLoc[0](Arg0: u64)
	8: Branch(10)
B2:
	9: Branch(11)
B3:
	10: Branch(0)
B4:
	11: MoveLoc[0](Arg0: u64)
	12: Ret
}
while_loop_with_break_and_continue(Arg0: u64): u64 /* def_idx: 2 */ {
B0:
	0: CopyLoc[0](Arg0: u64)
	1: LdU64(0)
	2: Gt
	3: BrFalse(21)
B1:
	4: CopyLoc[0](Arg0: u64)
	5: LdU64(42)
	6: Eq
	7: BrFalse(10)
B2:
	8: Branch(23)
B3:
	9: Branch(10)
B4:
	10: CopyLoc[0](Arg0: u64)
	11: LdU64(21)
	12: Eq
	13: BrFalse(16)
B5:
	14: Branch(0)
B6:
	15: Branch(16)
B7:
	16: MoveLoc[0](Arg0: u64)
	17: LdU64(1)
	18: Sub
	19: StLoc[0](Arg0: u64)
	20: Branch(22)
B8:
	21: Branch(23)
B9:
	22: Branch(0)
B10:
	23: MoveLoc[0](Arg0: u64)
	24: Ret
}
}
============ bytecode verification succeeded ========
