$comment
	File created using the following command:
		vcd file viterbi_decoder.msim.vcd -direction
$end
$date
	Fri Apr 06 03:06:08 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module test_block_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 8 " code_in [7:0] $end
$var wire 1 # code_out [7] $end
$var wire 1 $ code_out [6] $end
$var wire 1 % code_out [5] $end
$var wire 1 & code_out [4] $end
$var wire 1 ' code_out [3] $end
$var wire 1 ( code_out [2] $end
$var wire 1 ) code_out [1] $end
$var wire 1 * code_out [0] $end
$var wire 1 + r1 [7] $end
$var wire 1 , r1 [6] $end
$var wire 1 - r1 [5] $end
$var wire 1 . r1 [4] $end
$var wire 1 / r1 [3] $end
$var wire 1 0 r1 [2] $end
$var wire 1 1 r1 [1] $end
$var wire 1 2 r1 [0] $end
$var wire 1 3 r2 [7] $end
$var wire 1 4 r2 [6] $end
$var wire 1 5 r2 [5] $end
$var wire 1 6 r2 [4] $end
$var wire 1 7 r2 [3] $end
$var wire 1 8 r2 [2] $end
$var wire 1 9 r2 [1] $end
$var wire 1 : r2 [0] $end
$var wire 1 ; r3 [7] $end
$var wire 1 < r3 [6] $end
$var wire 1 = r3 [5] $end
$var wire 1 > r3 [4] $end
$var wire 1 ? r3 [3] $end
$var wire 1 @ r3 [2] $end
$var wire 1 A r3 [1] $end
$var wire 1 B r3 [0] $end
$var wire 1 C r4 [7] $end
$var wire 1 D r4 [6] $end
$var wire 1 E r4 [5] $end
$var wire 1 F r4 [4] $end
$var wire 1 G r4 [3] $end
$var wire 1 H r4 [2] $end
$var wire 1 I r4 [1] $end
$var wire 1 J r4 [0] $end
$var wire 1 K r5 [7] $end
$var wire 1 L r5 [6] $end
$var wire 1 M r5 [5] $end
$var wire 1 N r5 [4] $end
$var wire 1 O r5 [3] $end
$var wire 1 P r5 [2] $end
$var wire 1 Q r5 [1] $end
$var wire 1 R r5 [0] $end
$var wire 1 S r6 [7] $end
$var wire 1 T r6 [6] $end
$var wire 1 U r6 [5] $end
$var wire 1 V r6 [4] $end
$var wire 1 W r6 [3] $end
$var wire 1 X r6 [2] $end
$var wire 1 Y r6 [1] $end
$var wire 1 Z r6 [0] $end
$var wire 1 [ r7 [7] $end
$var wire 1 \ r7 [6] $end
$var wire 1 ] r7 [5] $end
$var wire 1 ^ r7 [4] $end
$var wire 1 _ r7 [3] $end
$var wire 1 ` r7 [2] $end
$var wire 1 a r7 [1] $end
$var wire 1 b r7 [0] $end
$var wire 1 c r8 [7] $end
$var wire 1 d r8 [6] $end
$var wire 1 e r8 [5] $end
$var wire 1 f r8 [4] $end
$var wire 1 g r8 [3] $end
$var wire 1 h r8 [2] $end
$var wire 1 i r8 [1] $end
$var wire 1 j r8 [0] $end
$var wire 1 k shortest_path [7] $end
$var wire 1 l shortest_path [6] $end
$var wire 1 m shortest_path [5] $end
$var wire 1 n shortest_path [4] $end
$var wire 1 o shortest_path [3] $end
$var wire 1 p shortest_path [2] $end
$var wire 1 q shortest_path [1] $end
$var wire 1 r shortest_path [0] $end
$var wire 1 s sampler $end
$scope module i1 $end
$var wire 1 t gnd $end
$var wire 1 u vcc $end
$var wire 1 v unknown $end
$var tri1 1 w devclrn $end
$var tri1 1 x devpor $end
$var tri1 1 y devoe $end
$var wire 1 z code_in~combout [7] $end
$var wire 1 { code_in~combout [6] $end
$var wire 1 | code_in~combout [5] $end
$var wire 1 } code_in~combout [4] $end
$var wire 1 ~ code_in~combout [3] $end
$var wire 1 !! code_in~combout [2] $end
$var wire 1 "! code_in~combout [1] $end
$var wire 1 #! code_in~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10011000 "
0*
0)
0(
0'
0&
0%
1$
1#
02
01
00
1/
0.
0-
0,
0+
0:
09
08
17
06
05
04
13
0B
0A
0@
1?
0>
0=
0<
1;
0J
0I
0H
1G
0F
0E
0D
0C
0R
0Q
0P
1O
0N
0M
0L
0K
0Z
0Y
0X
1W
0V
0U
0T
1S
0b
0a
0`
1_
0^
0]
0\
1[
0j
0i
0h
1g
0f
0e
0d
1c
0r
0q
0p
0o
0n
0m
0l
0k
xs
0t
1u
xv
1w
1x
1y
0#!
0"!
0!!
1~
1}
0|
0{
1z
$end
#25000
1!
0s
#50000
0!
1s
#75000
1!
0s
#100000
0!
1s
#125000
1!
0s
#150000
0!
1s
#175000
1!
0s
#200000
0!
1s
#225000
1!
0s
#250000
0!
1s
#275000
1!
0s
#300000
0!
1s
#325000
1!
0s
#350000
0!
1s
#375000
1!
0s
#400000
0!
1s
#425000
1!
0s
#450000
0!
1s
#475000
1!
0s
#500000
0!
1s
#525000
1!
0s
#550000
0!
1s
#575000
1!
0s
#600000
0!
1s
#625000
1!
0s
#650000
0!
1s
#675000
1!
0s
#700000
0!
1s
#725000
1!
0s
#750000
0!
1s
#775000
1!
0s
#800000
0!
1s
#825000
1!
0s
#850000
0!
1s
#875000
1!
0s
#900000
0!
1s
#925000
1!
0s
#950000
0!
1s
#975000
1!
0s
#1000000
