{
  "module_name": "dcn30_optc.c",
  "hash_id": "b667af10d5ff134a9cbde82a38846141afa91d08af94436a3e13d4c1d1e08723",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_optc.c",
  "human_readable_source": " \n\n#include \"reg_helper.h\"\n#include \"dcn30_optc.h\"\n#include \"dc.h\"\n#include \"dcn_calc_math.h\"\n#include \"dc_dmub_srv.h\"\n\n#include \"dml/dcn30/dcn30_fpu.h\"\n#include \"dc_trace.h\"\n\n#define REG(reg)\\\n\toptc1->tg_regs->reg\n\n#define CTX \\\n\toptc1->base.ctx\n\n#undef FN\n#define FN(reg_name, field_name) \\\n\toptc1->tg_shift->field_name, optc1->tg_mask->field_name\n\nvoid optc3_triplebuffer_lock(struct timing_generator *optc)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\tREG_UPDATE(OTG_GLOBAL_CONTROL2,\n\t\tOTG_MASTER_UPDATE_LOCK_SEL, optc->inst);\n\n\tREG_SET(OTG_VUPDATE_KEEPOUT, 0,\n\t\tOTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, 1);\n\n\tREG_SET(OTG_MASTER_UPDATE_LOCK, 0,\n\t\tOTG_MASTER_UPDATE_LOCK, 1);\n\n\tREG_WAIT(OTG_MASTER_UPDATE_LOCK,\n\t\t\tUPDATE_LOCK_STATUS, 1,\n\t\t\t1, 10);\n\n\tTRACE_OPTC_LOCK_UNLOCK_STATE(optc1, optc->inst, true);\n}\n\nvoid optc3_lock_doublebuffer_enable(struct timing_generator *optc)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\tuint32_t v_blank_start = 0;\n\tuint32_t v_blank_end = 0;\n\tuint32_t h_blank_start = 0;\n\tuint32_t h_blank_end = 0;\n\n\tREG_GET_2(OTG_V_BLANK_START_END,\n\t\tOTG_V_BLANK_START, &v_blank_start,\n\t\tOTG_V_BLANK_END, &v_blank_end);\n\tREG_GET_2(OTG_H_BLANK_START_END,\n\t\tOTG_H_BLANK_START, &h_blank_start,\n\t\tOTG_H_BLANK_END, &h_blank_end);\n\n\tREG_UPDATE_2(OTG_GLOBAL_CONTROL1,\n\t\tMASTER_UPDATE_LOCK_DB_START_Y, v_blank_start - 1,\n\t\tMASTER_UPDATE_LOCK_DB_END_Y, v_blank_start);\n\tREG_UPDATE_2(OTG_GLOBAL_CONTROL4,\n\t\tDIG_UPDATE_POSITION_X, h_blank_start - 180 - 1,\n\t\tDIG_UPDATE_POSITION_Y, v_blank_start - 1);\n\t\n\n\tREG_UPDATE_3(OTG_GLOBAL_CONTROL0,\n\t\tMASTER_UPDATE_LOCK_DB_START_X, h_blank_start - 200 - 1,\n\t\tMASTER_UPDATE_LOCK_DB_END_X, h_blank_start - 180,\n\t\tMASTER_UPDATE_LOCK_DB_EN, 1);\n\tREG_UPDATE(OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, 1);\n\n\tREG_SET_3(OTG_VUPDATE_KEEPOUT, 0,\n\t\tMASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_START_OFFSET, 0,\n\t\tMASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_END_OFFSET, 100,\n\t\tOTG_MASTER_UPDATE_LOCK_VUPDATE_KEEPOUT_EN, 1);\n\n\tTRACE_OPTC_LOCK_UNLOCK_STATE(optc1, optc->inst, true);\n}\n\nvoid optc3_lock_doublebuffer_disable(struct timing_generator *optc)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\tREG_UPDATE_2(OTG_GLOBAL_CONTROL0,\n\t\tMASTER_UPDATE_LOCK_DB_START_X, 0,\n\t\tMASTER_UPDATE_LOCK_DB_END_X, 0);\n\tREG_UPDATE_2(OTG_GLOBAL_CONTROL1,\n\t\tMASTER_UPDATE_LOCK_DB_START_Y, 0,\n\t\tMASTER_UPDATE_LOCK_DB_END_Y, 0);\n\n\tREG_UPDATE(OTG_GLOBAL_CONTROL2, GLOBAL_UPDATE_LOCK_EN, 0);\n\tREG_UPDATE(OTG_GLOBAL_CONTROL0, MASTER_UPDATE_LOCK_DB_EN, 0);\n\n\tTRACE_OPTC_LOCK_UNLOCK_STATE(optc1, optc->inst, true);\n}\n\nvoid optc3_lock(struct timing_generator *optc)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\tREG_UPDATE(OTG_GLOBAL_CONTROL2,\n\t\tOTG_MASTER_UPDATE_LOCK_SEL, optc->inst);\n\tREG_SET(OTG_MASTER_UPDATE_LOCK, 0,\n\t\tOTG_MASTER_UPDATE_LOCK, 1);\n\n\tREG_WAIT(OTG_MASTER_UPDATE_LOCK,\n\t\t\tUPDATE_LOCK_STATUS, 1,\n\t\t\t1, 10);\n\n\tTRACE_OPTC_LOCK_UNLOCK_STATE(optc1, optc->inst, true);\n}\n\nvoid optc3_set_out_mux(struct timing_generator *optc, enum otg_out_mux_dest dest)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\tREG_UPDATE(OTG_CONTROL, OTG_OUT_MUX, dest);\n}\n\nvoid optc3_program_blank_color(struct timing_generator *optc,\n\t\tconst struct tg_color *blank_color)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\tREG_SET_3(OTG_BLANK_DATA_COLOR, 0,\n\t\tOTG_BLANK_DATA_COLOR_BLUE_CB, blank_color->color_b_cb,\n\t\tOTG_BLANK_DATA_COLOR_GREEN_Y, blank_color->color_g_y,\n\t\tOTG_BLANK_DATA_COLOR_RED_CR, blank_color->color_r_cr);\n\n\tREG_SET_3(OTG_BLANK_DATA_COLOR_EXT, 0,\n\t\tOTG_BLANK_DATA_COLOR_BLUE_CB_EXT, blank_color->color_b_cb >> 10,\n\t\tOTG_BLANK_DATA_COLOR_GREEN_Y_EXT, blank_color->color_g_y >> 10,\n\t\tOTG_BLANK_DATA_COLOR_RED_CR_EXT, blank_color->color_r_cr >> 10);\n}\n\nvoid optc3_set_drr_trigger_window(struct timing_generator *optc,\n\t\tuint32_t window_start, uint32_t window_end)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\tREG_SET_2(OTG_DRR_TRIGGER_WINDOW, 0,\n\t\tOTG_DRR_TRIGGER_WINDOW_START_X, window_start,\n\t\tOTG_DRR_TRIGGER_WINDOW_END_X, window_end);\n}\n\nvoid optc3_set_vtotal_change_limit(struct timing_generator *optc,\n\t\tuint32_t limit)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\n\tREG_SET(OTG_DRR_V_TOTAL_CHANGE, 0,\n\t\tOTG_DRR_V_TOTAL_CHANGE_LIMIT, limit);\n}\n\n\n \nvoid optc3_set_dsc_config(struct timing_generator *optc,\n\t\tenum optc_dsc_mode dsc_mode,\n\t\tuint32_t dsc_bytes_per_pixel,\n\t\tuint32_t dsc_slice_width)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\toptc2_set_dsc_config(optc, dsc_mode, dsc_bytes_per_pixel, dsc_slice_width);\n\tREG_UPDATE(OTG_V_SYNC_A_CNTL, OTG_V_SYNC_MODE, 0);\n}\n\nvoid optc3_set_odm_bypass(struct timing_generator *optc,\n\t\tconst struct dc_crtc_timing *dc_crtc_timing)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\tenum h_timing_div_mode h_div = H_TIMING_NO_DIV;\n\n\tREG_SET_5(OPTC_DATA_SOURCE_SELECT, 0,\n\t\t\tOPTC_NUM_OF_INPUT_SEGMENT, 0,\n\t\t\tOPTC_SEG0_SRC_SEL, optc->inst,\n\t\t\tOPTC_SEG1_SRC_SEL, 0xf,\n\t\t\tOPTC_SEG2_SRC_SEL, 0xf,\n\t\t\tOPTC_SEG3_SRC_SEL, 0xf\n\t\t\t);\n\n\th_div = optc1_is_two_pixels_per_containter(dc_crtc_timing);\n\tREG_SET(OTG_H_TIMING_CNTL, 0,\n\t\t\tOTG_H_TIMING_DIV_MODE, h_div);\n\n\tREG_SET(OPTC_MEMORY_CONFIG, 0,\n\t\t\tOPTC_MEM_SEL, 0);\n\toptc1->opp_count = 1;\n}\n\nvoid optc3_set_odm_combine(struct timing_generator *optc, int *opp_id, int opp_cnt,\n\t\tstruct dc_crtc_timing *timing)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\tint mpcc_hactive = (timing->h_addressable + timing->h_border_left + timing->h_border_right)\n\t\t\t/ opp_cnt;\n\tuint32_t memory_mask = 0;\n\n\t \n\n\tASSERT(opp_cnt == 2 || opp_cnt == 4);\n\n\t \n\tif (opp_cnt == 2) {\n\t\t \n\t\tmemory_mask = 0x3 << (opp_id[0] * 2) | 0x3 << (opp_id[1] * 2);\n\t} else if (opp_cnt == 4) {\n\t\t \n\t\tmemory_mask = 0x1 << (opp_id[0] * 2) | 0x1 << (opp_id[1] * 2) | 0x1 << (opp_id[2] * 2) | 0x1 << (opp_id[3] * 2);\n\t}\n\n\tif (REG(OPTC_MEMORY_CONFIG))\n\t\tREG_SET(OPTC_MEMORY_CONFIG, 0,\n\t\t\tOPTC_MEM_SEL, memory_mask);\n\n\tif (opp_cnt == 2) {\n\t\tREG_SET_3(OPTC_DATA_SOURCE_SELECT, 0,\n\t\t\t\tOPTC_NUM_OF_INPUT_SEGMENT, 1,\n\t\t\t\tOPTC_SEG0_SRC_SEL, opp_id[0],\n\t\t\t\tOPTC_SEG1_SRC_SEL, opp_id[1]);\n\t} else if (opp_cnt == 4) {\n\t\tREG_SET_5(OPTC_DATA_SOURCE_SELECT, 0,\n\t\t\t\tOPTC_NUM_OF_INPUT_SEGMENT, 3,\n\t\t\t\tOPTC_SEG0_SRC_SEL, opp_id[0],\n\t\t\t\tOPTC_SEG1_SRC_SEL, opp_id[1],\n\t\t\t\tOPTC_SEG2_SRC_SEL, opp_id[2],\n\t\t\t\tOPTC_SEG3_SRC_SEL, opp_id[3]);\n\t}\n\n\tREG_UPDATE(OPTC_WIDTH_CONTROL,\n\t\t\tOPTC_SEGMENT_WIDTH, mpcc_hactive);\n\n\tREG_SET(OTG_H_TIMING_CNTL, 0, OTG_H_TIMING_DIV_MODE, opp_cnt - 1);\n\toptc1->opp_count = opp_cnt;\n}\n\n \nstatic void optc3_set_timing_double_buffer(struct timing_generator *optc, bool enable)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\tuint32_t mode = enable ? 2 : 0;\n\n\tREG_UPDATE(OTG_DOUBLE_BUFFER_CONTROL,\n\t\t   OTG_DRR_TIMING_DBUF_UPDATE_MODE, mode);\n}\n\nvoid optc3_wait_drr_doublebuffer_pending_clear(struct timing_generator *optc)\n{\n\tstruct optc *optc1 = DCN10TG_FROM_TG(optc);\n\n\tREG_WAIT(OTG_DOUBLE_BUFFER_CONTROL, OTG_DRR_TIMING_DBUF_UPDATE_PENDING, 0, 2, 100000);  \n\n}\n\nvoid optc3_set_vtotal_min_max(struct timing_generator *optc, int vtotal_min, int vtotal_max)\n{\n\tstruct dc *dc = optc->ctx->dc;\n\n\tif (dc->caps.dmub_caps.mclk_sw && !dc->debug.disable_fams)\n\t\tdc_dmub_srv_drr_update_cmd(dc, optc->inst, vtotal_min, vtotal_max);\n\telse\n\t\toptc1_set_vtotal_min_max(optc, vtotal_min, vtotal_max);\n}\n\nvoid optc3_tg_init(struct timing_generator *optc)\n{\n\toptc3_set_timing_double_buffer(optc, true);\n\toptc1_clear_optc_underflow(optc);\n}\n\nstatic struct timing_generator_funcs dcn30_tg_funcs = {\n\t\t.validate_timing = optc1_validate_timing,\n\t\t.program_timing = optc1_program_timing,\n\t\t.setup_vertical_interrupt0 = optc1_setup_vertical_interrupt0,\n\t\t.setup_vertical_interrupt1 = optc1_setup_vertical_interrupt1,\n\t\t.setup_vertical_interrupt2 = optc1_setup_vertical_interrupt2,\n\t\t.program_global_sync = optc1_program_global_sync,\n\t\t.enable_crtc = optc2_enable_crtc,\n\t\t.disable_crtc = optc1_disable_crtc,\n\t\t \n\t\t.is_counter_moving = optc1_is_counter_moving,\n\t\t.get_position = optc1_get_position,\n\t\t.get_frame_count = optc1_get_vblank_counter,\n\t\t.get_scanoutpos = optc1_get_crtc_scanoutpos,\n\t\t.get_otg_active_size = optc1_get_otg_active_size,\n\t\t.set_early_control = optc1_set_early_control,\n\t\t \n\t\t.wait_for_state = optc1_wait_for_state,\n\t\t.set_blank_color = optc3_program_blank_color,\n\t\t.did_triggered_reset_occur = optc1_did_triggered_reset_occur,\n\t\t.triplebuffer_lock = optc3_triplebuffer_lock,\n\t\t.triplebuffer_unlock = optc2_triplebuffer_unlock,\n\t\t.enable_reset_trigger = optc1_enable_reset_trigger,\n\t\t.enable_crtc_reset = optc1_enable_crtc_reset,\n\t\t.disable_reset_trigger = optc1_disable_reset_trigger,\n\t\t.lock = optc3_lock,\n\t\t.unlock = optc1_unlock,\n\t\t.lock_doublebuffer_enable = optc3_lock_doublebuffer_enable,\n\t\t.lock_doublebuffer_disable = optc3_lock_doublebuffer_disable,\n\t\t.enable_optc_clock = optc1_enable_optc_clock,\n\t\t.set_drr = optc1_set_drr,\n\t\t.get_last_used_drr_vtotal = optc2_get_last_used_drr_vtotal,\n\t\t.set_vtotal_min_max = optc3_set_vtotal_min_max,\n\t\t.set_static_screen_control = optc1_set_static_screen_control,\n\t\t.program_stereo = optc1_program_stereo,\n\t\t.is_stereo_left_eye = optc1_is_stereo_left_eye,\n\t\t.tg_init = optc3_tg_init,\n\t\t.is_tg_enabled = optc1_is_tg_enabled,\n\t\t.is_optc_underflow_occurred = optc1_is_optc_underflow_occurred,\n\t\t.clear_optc_underflow = optc1_clear_optc_underflow,\n\t\t.setup_global_swap_lock = NULL,\n\t\t.get_crc = optc1_get_crc,\n\t\t.configure_crc = optc2_configure_crc,\n\t\t.set_dsc_config = optc3_set_dsc_config,\n\t\t.get_dsc_status = optc2_get_dsc_status,\n\t\t.set_dwb_source = NULL,\n\t\t.set_odm_bypass = optc3_set_odm_bypass,\n\t\t.set_odm_combine = optc3_set_odm_combine,\n\t\t.get_optc_source = optc2_get_optc_source,\n\t\t.set_out_mux = optc3_set_out_mux,\n\t\t.set_drr_trigger_window = optc3_set_drr_trigger_window,\n\t\t.set_vtotal_change_limit = optc3_set_vtotal_change_limit,\n\t\t.set_gsl = optc2_set_gsl,\n\t\t.set_gsl_source_select = optc2_set_gsl_source_select,\n\t\t.set_vtg_params = optc1_set_vtg_params,\n\t\t.program_manual_trigger = optc2_program_manual_trigger,\n\t\t.setup_manual_trigger = optc2_setup_manual_trigger,\n\t\t.get_hw_timing = optc1_get_hw_timing,\n\t\t.wait_drr_doublebuffer_pending_clear = optc3_wait_drr_doublebuffer_pending_clear,\n};\n\nvoid dcn30_timing_generator_init(struct optc *optc1)\n{\n\toptc1->base.funcs = &dcn30_tg_funcs;\n\n\toptc1->max_h_total = optc1->tg_mask->OTG_H_TOTAL + 1;\n\toptc1->max_v_total = optc1->tg_mask->OTG_V_TOTAL + 1;\n\n\toptc1->min_h_blank = 32;\n\toptc1->min_v_blank = 3;\n\toptc1->min_v_blank_interlace = 5;\n\toptc1->min_h_sync_width = 4;\n\toptc1->min_v_sync_width = 1;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}