var hierarchy =
[
    [ "_motor", "namespace_3globalScope_4.html#struct__motor", null ],
    [ "ACMFunctionalDescriptor", "usb__core_8h.html#structACMFunctionalDescriptor", null ],
    [ "adc_admux_t", "adc__defs_8h.html#structadc__admux__t", null ],
    [ "adc_csra_t", "adc__defs_8h.html#structadc__csra__t", null ],
    [ "adc_csrb_t", "adc__defs_8h.html#structadc__csrb__t", null ],
    [ "adc_ctrla_t", "adc__defs_8h.html#unionadc__ctrla__t", null ],
    [ "adc_ctrlb_t", "adc__defs_8h.html#unionadc__ctrlb__t", null ],
    [ "adc_mux_t", "adc__defs_8h.html#unionadc__mux__t", null ],
    [ "adc_regs_t", "adc__defs_8h.html#unionadc__regs__t", null ],
    [ "bk_u16_u8_t", "base_8h.html#unionbk__u16__u8__t", null ],
    [ "bk_u32_u8_t", "base_8h.html#unionbk__u32__u8__t", null ],
    [ "CDCCSInterfaceDescriptor", "usb__core_8h.html#structCDCCSInterfaceDescriptor", null ],
    [ "CDCCSInterfaceDescriptor4", "usb__core_8h.html#structCDCCSInterfaceDescriptor4", null ],
    [ "CDCDescriptor", "usb__core_8h.html#structCDCDescriptor", null ],
    [ "CMFunctionalDescriptor", "usb__core_8h.html#structCMFunctionalDescriptor", null ],
    [ "ConfigDescriptor", "usb__core_8h.html#structConfigDescriptor", null ],
    [ "SPI::Device", "classSPI_1_1Device.html", [
      [ "LIS3DH", "classLIS3DH.html", null ]
    ] ],
    [ "TWI::Device", "classTWI_1_1Device.html", [
      [ "DRV2605", "classDRV2605.html", null ],
      [ "LIS3DH", "classLIS3DH.html", null ]
    ] ],
    [ "DeviceDescriptor", "usb__core_8h.html#structDeviceDescriptor", null ],
    [ "drv2605_reg_a2v_ctrl_t", "drv2605__defs_8h.html#structdrv2605__reg__a2v__ctrl__t", null ],
    [ "drv2605_reg_ctrl1_t", "drv2605__defs_8h.html#structdrv2605__reg__ctrl1__t", null ],
    [ "drv2605_reg_ctrl2_t", "drv2605__defs_8h.html#structdrv2605__reg__ctrl2__t", null ],
    [ "drv2605_reg_ctrl3_t", "drv2605__defs_8h.html#structdrv2605__reg__ctrl3__t", null ],
    [ "drv2605_reg_ctrl4_t", "drv2605__defs_8h.html#structdrv2605__reg__ctrl4__t", null ],
    [ "drv2605_reg_ctrl5_t", "drv2605__defs_8h.html#structdrv2605__reg__ctrl5__t", null ],
    [ "drv2605_reg_fbctrl_t", "drv2605__defs_8h.html#structdrv2605__reg__fbctrl__t", null ],
    [ "drv2605_reg_go_t", "drv2605__defs_8h.html#structdrv2605__reg__go__t", null ],
    [ "drv2605_reg_libsel_t", "drv2605__defs_8h.html#structdrv2605__reg__libsel__t", null ],
    [ "drv2605_reg_mode_t", "drv2605__defs_8h.html#structdrv2605__reg__mode__t", null ],
    [ "drv2605_reg_stat_t", "drv2605__defs_8h.html#structdrv2605__reg__stat__t", null ],
    [ "drv2605_reg_t", "drv2605__defs_8h.html#uniondrv2605__reg__t", null ],
    [ "drv2605_reg_wavseq_t", "drv2605__defs_8h.html#structdrv2605__reg__wavseq__t", null ],
    [ "EndpointDescriptor", "usb__core_8h.html#structEndpointDescriptor", null ],
    [ "FlashString", "namespace_3globalScope_4.html#classFlashString", null ],
    [ "gpio_reg_t", "gpio_8h.html#structgpio__reg__t", null ],
    [ "IADDescriptor", "usb__core_8h.html#structIADDescriptor", null ],
    [ "int_ext", "namespace_3globalScope_4.html#structint__ext", null ],
    [ "int_ext_pin_t", "int__ext_8cpp.html#structint__ext__pin__t", null ],
    [ "int_pc_pin_t", "int__pc_8cpp.html#structint__pc__pin__t", null ],
    [ "int_pc_t", "int__pc_8cpp.html#structint__pc__t", null ],
    [ "InterfaceDescriptor", "usb__core_8h.html#structInterfaceDescriptor", null ],
    [ "LineInfo", "usb__core_8h.html#structLineInfo", null ],
    [ "lis3dh_accel_bits_t", "lis3dh__defs_8h.html#unionlis3dh__accel__bits__t", null ],
    [ "lis3dh_accel_bits_t.high_res", "lis3dh__defs_8h.html#structlis3dh__accel__bits__t_8high__res", null ],
    [ "lis3dh_accel_bits_t.low_power", "lis3dh__defs_8h.html#structlis3dh__accel__bits__t_8low__power", null ],
    [ "lis3dh_accel_bits_t.normal", "lis3dh__defs_8h.html#structlis3dh__accel__bits__t_8normal", null ],
    [ "lis3dh_accel_t", "lis3dh__defs_8h.html#structlis3dh__accel__t", null ],
    [ "lis3dh_adc_bits_t", "lis3dh__defs_8h.html#unionlis3dh__adc__bits__t", null ],
    [ "lis3dh_adc_bits_t.ADC10", "lis3dh__defs_8h.html#structlis3dh__adc__bits__t_8ADC10", null ],
    [ "lis3dh_adc_bits_t.ADC8", "lis3dh__defs_8h.html#structlis3dh__adc__bits__t_8ADC8", null ],
    [ "lis3dh_adc_t", "lis3dh__defs_8h.html#structlis3dh__adc__t", null ],
    [ "lis3dh_data_t", "lis3dh__defs_8h.html#unionlis3dh__data__t", null ],
    [ "lis3dh_int_evtcfg_t", "lis3dh__defs_8h.html#unionlis3dh__int__evtcfg__t", null ],
    [ "lis3dh_int_evtcfg_t.cfg", "lis3dh__defs_8h.html#structlis3dh__int__evtcfg__t_8cfg", null ],
    [ "lis3dh_int_src_t", "lis3dh__defs_8h.html#structlis3dh__int__src__t", null ],
    [ "lis3dh_reg_click_cfg_t", "lis3dh__defs_8h.html#structlis3dh__reg__click__cfg__t", null ],
    [ "lis3dh_reg_click_src_t", "lis3dh__defs_8h.html#structlis3dh__reg__click__src__t", null ],
    [ "lis3dh_reg_click_ths_t", "namespace_3globalScope_4.html#structlis3dh__reg__click__ths__t", null ],
    [ "lis3dh_reg_click_tht_t", "lis3dh__defs_8h.html#structlis3dh__reg__click__tht__t", null ],
    [ "lis3dh_reg_ctrl0_t", "lis3dh__defs_8h.html#structlis3dh__reg__ctrl0__t", null ],
    [ "lis3dh_reg_ctrl1_t", "lis3dh__defs_8h.html#structlis3dh__reg__ctrl1__t", null ],
    [ "lis3dh_reg_ctrl2_t", "lis3dh__defs_8h.html#structlis3dh__reg__ctrl2__t", null ],
    [ "lis3dh_reg_ctrl3_t", "lis3dh__defs_8h.html#structlis3dh__reg__ctrl3__t", null ],
    [ "lis3dh_reg_ctrl4_t", "lis3dh__defs_8h.html#structlis3dh__reg__ctrl4__t", null ],
    [ "lis3dh_reg_ctrl5_t", "lis3dh__defs_8h.html#structlis3dh__reg__ctrl5__t", null ],
    [ "lis3dh_reg_ctrl6_t", "lis3dh__defs_8h.html#structlis3dh__reg__ctrl6__t", null ],
    [ "lis3dh_reg_fifo_ctrl_t", "lis3dh__defs_8h.html#structlis3dh__reg__fifo__ctrl__t", null ],
    [ "lis3dh_reg_fifo_src_t", "lis3dh__defs_8h.html#structlis3dh__reg__fifo__src__t", null ],
    [ "lis3dh_reg_intx_cfg_t", "lis3dh__defs_8h.html#structlis3dh__reg__intx__cfg__t", null ],
    [ "lis3dh_reg_intx_src_t", "lis3dh__defs_8h.html#structlis3dh__reg__intx__src__t", null ],
    [ "lis3dh_reg_stat_t", "lis3dh__defs_8h.html#structlis3dh__reg__stat__t", null ],
    [ "lis3dh_reg_t", "lis3dh__defs_8h.html#unionlis3dh__reg__t", null ],
    [ "lis3dh_reg_temp_cfg_t", "lis3dh__defs_8h.html#structlis3dh__reg__temp__cfg__t", null ],
    [ "lis3dh_t", "lis3dh__defs_8h.html#structlis3dh__t", null ],
    [ "MSCDescriptor", "usb__core_8h.html#structMSCDescriptor", null ],
    [ "SPI", "classSPI.html", null ],
    [ "spi_conf_t", "spi__defs_8h.html#structspi__conf__t", null ],
    [ "spi_ctrl_t", "spi__defs_8h.html#unionspi__ctrl__t", null ],
    [ "spi_reg_t", "spi__defs_8h.html#unionspi__reg__t", null ],
    [ "spi_spcr_t", "spi__defs_8h.html#structspi__spcr__t", null ],
    [ "spi_spsr_t", "spi__defs_8h.html#structspi__spsr__t", null ],
    [ "spi_stat_t", "spi__defs_8h.html#unionspi__stat__t", null ],
    [ "Stream", "classStream.html", [
      [ "UART", "classUART.html", null ]
    ] ],
    [ "String", "classString.html", null ],
    [ "TIMER16", "classTIMER16.html", null ],
    [ "timer16_cfg_t", "timer16__defs_8h.html#structtimer16__cfg__t", null ],
    [ "timer16_ctrl_t", "timer16__defs_8h.html#structtimer16__ctrl__t", null ],
    [ "timer16_ctrla_t", "timer16__defs_8h.html#uniontimer16__ctrla__t", null ],
    [ "timer16_ctrlb_t", "timer16__defs_8h.html#uniontimer16__ctrlb__t", null ],
    [ "timer16_ctrlc_t", "timer16__defs_8h.html#uniontimer16__ctrlc__t", null ],
    [ "timer16_int_t", "timer16__defs_8h.html#uniontimer16__int__t", null ],
    [ "timer16_tccra_t", "timer16__defs_8h.html#structtimer16__tccra__t", null ],
    [ "timer16_tccrb_t", "timer16__defs_8h.html#structtimer16__tccrb__t", null ],
    [ "timer16_tccrc_t", "timer16__defs_8h.html#structtimer16__tccrc__t", null ],
    [ "timer16_timsk_t", "timer16__defs_8h.html#structtimer16__timsk__t", null ],
    [ "TIMER8", "classTIMER8.html", null ],
    [ "timer8_cfg_t", "timer8__defs_8h.html#structtimer8__cfg__t", null ],
    [ "timer8_ctrl_t", "timer8__defs_8h.html#structtimer8__ctrl__t", null ],
    [ "timer8_ctrla_t", "timer8__defs_8h.html#uniontimer8__ctrla__t", null ],
    [ "timer8_ctrlb_t", "timer8__defs_8h.html#uniontimer8__ctrlb__t", null ],
    [ "timer8_int_t", "timer8__defs_8h.html#uniontimer8__int__t", null ],
    [ "timer8_tccra_t", "timer8__defs_8h.html#structtimer8__tccra__t", null ],
    [ "timer8_tccrb_t", "timer8__defs_8h.html#structtimer8__tccrb__t", null ],
    [ "timer8_timsk_t", "timer8__defs_8h.html#structtimer8__timsk__t", null ],
    [ "TWI", "classTWI.html", null ],
    [ "u16_u8_t", "base_8h.html#structu16__u8__t", null ],
    [ "u32_u8_t", "base_8h.html#structu32__u8__t", null ],
    [ "uart_ctrl1_t", "uart__defs_8h.html#unionuart__ctrl1__t", null ],
    [ "uart_ctrl2_t", "uart__defs_8h.html#unionuart__ctrl2__t", null ],
    [ "uart_ctrl3_t", "uart__defs_8h.html#unionuart__ctrl3__t", null ],
    [ "uart_ctrl_t", "uart__defs_8h.html#structuart__ctrl__t", null ],
    [ "uart_stat_t", "uart__defs_8h.html#unionuart__stat__t", null ],
    [ "uart_ucsra_t", "uart__defs_8h.html#structuart__ucsra__t", null ],
    [ "uart_ucsrb_t", "uart__defs_8h.html#structuart__ucsrb__t", null ],
    [ "uart_ucsrc_t", "uart__defs_8h.html#structuart__ucsrc__t", null ],
    [ "uart_ucsrd_t", "uart__defs_8h.html#structuart__ucsrd__t", null ]
];