{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1461081507908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1461081507908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 11:58:27 2016 " "Processing started: Tue Apr 19 11:58:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1461081507908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1461081507908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1461081507908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1461081508262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-BHV " "Found design unit 1: alu-BHV" {  } { { "alu.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508763 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-STR " "Found design unit 1: datapath-STR" {  } { { "datapath.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_busses.vhd 2 0 " "Found 2 design units, including 0 entities, in source file eight_busses.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_busses " "Found design unit 1: eight_busses" {  } { { "eight_busses.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_busses.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eight_busses-body " "Found design unit 2: eight_busses-body" {  } { { "eight_busses.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_busses.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bus-BHV " "Found design unit 1: eight_bus-BHV" {  } { { "eight_bus.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bus " "Found entity 1: eight_bus" {  } { { "eight_bus.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_bus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-BHV " "Found design unit 1: adder-BHV" {  } { { "adder.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_busses.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sixteen_busses.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_busses " "Found design unit 1: sixteen_busses" {  } { { "sixteen_busses.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/sixteen_busses.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sixteen_busses-body " "Found design unit 2: sixteen_busses-body" {  } { { "sixteen_busses.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/sixteen_busses.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_reg-bhv " "Found design unit 1: one_bit_reg-bhv" {  } { { "one_bit_reg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/one_bit_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508794 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_reg " "Found entity 1: one_bit_reg" {  } { { "one_bit_reg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/one_bit_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteen_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteen_bus-BHV " "Found design unit 1: sixteen_bus-BHV" {  } { { "sixteen_bus.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/sixteen_bus.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508794 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bus " "Found entity 1: sixteen_bus" {  } { { "sixteen_bus.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/sixteen_bus.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file three_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_to_one_mux-BHV " "Found design unit 1: three_to_one_mux-BHV" {  } { { "three_to_one_mux.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/three_to_one_mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508794 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_to_one_mux " "Found entity 1: three_to_one_mux" {  } { { "three_to_one_mux.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/three_to_one_mux.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eight_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_reg-bhv " "Found design unit 1: eight_bit_reg-bhv" {  } { { "eight_bit_reg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_bit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508794 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_reg " "Found entity 1: eight_bit_reg" {  } { { "eight_bit_reg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/eight_bit_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_tb-TB " "Found design unit 1: alu_tb-TB" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508810 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/alu_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-TB " "Found design unit 1: datapath_tb-TB" {  } { { "datapath_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508810 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controler-twoProc " "Found design unit 1: controler-twoProc" {  } { { "controler.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/controler.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508810 ""} { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "controler.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/controler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-decoder " "Found design unit 1: decoder7seg-decoder" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/decoder7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508810 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/decoder7seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-SEQ " "Found design unit 1: clk_div-SEQ" {  } { { "clk_div.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/clk_div.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508828 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/clk_div.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_tb-TB " "Found design unit 1: count_tb-TB" {  } { { "count_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/count_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508831 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_tb " "Found entity 1: count_tb" {  } { { "count_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/count_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase1_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase1_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase1_ram-SYN " "Found design unit 1: testcase1_ram-SYN" {  } { { "testCase1_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase1_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase1_ram " "Found entity 1: testCase1_ram" {  } { { "testCase1_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase1_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_decoder-BHV " "Found design unit 1: mem_decoder-BHV" {  } { { "mem_decoder.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mem_decoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_decoder " "Found entity 1: mem_decoder" {  } { { "mem_decoder.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mem_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase2_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase2_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase2_ram-SYN " "Found design unit 1: testcase2_ram-SYN" {  } { { "testCase2_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase2_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase2_ram " "Found entity 1: testCase2_ram" {  } { { "testCase2_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase2_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase3_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase3_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase3_ram-SYN " "Found design unit 1: testcase3_ram-SYN" {  } { { "testCase3_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase3_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase3_ram " "Found entity 1: testCase3_ram" {  } { { "testCase3_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase3_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase4_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase4_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase4_ram-SYN " "Found design unit 1: testcase4_ram-SYN" {  } { { "testCase4_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase4_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508848 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase4_ram " "Found entity 1: testCase4_ram" {  } { { "testCase4_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase4_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "mult.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mult.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508848 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/mult.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase5_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase5_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase5_ram-SYN " "Found design unit 1: testcase5_ram-SYN" {  } { { "testCase5_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase5_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508848 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase5_ram " "Found entity 1: testCase5_ram" {  } { { "testCase5_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase5_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel_tb-TB " "Found design unit 1: TopLevel_tb-TB" {  } { { "TopLevel_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/TopLevel_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508848 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/TopLevel_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcase6_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcase6_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcase6_ram-SYN " "Found design unit 1: testcase6_ram-SYN" {  } { { "testCase6_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase6_ram.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1461081508864 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCase6_ram " "Found entity 1: testCase6_ram" {  } { { "testCase6_ram.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/testCase6_ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1461081508864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1461081508864 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "mult_back work datapath.vhd(473) " "VHDL Use Clause error at datapath.vhd(473): design library \"work\" does not contain primary unit \"mult_back\"" {  } { { "datapath.vhd" "" { Text "C:/Users/Matthew/Desktop/Digtial Design Labs/Project/Project/datapath.vhd" 473 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\"" 0 0 "" 0 -1 1461081508864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1461081509048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 19 11:58:29 2016 " "Processing ended: Tue Apr 19 11:58:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1461081509048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1461081509048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1461081509048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461081509048 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1461081509649 ""}
