<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="softmax_10_bp/src/softmax_10_bp.hpp:40:17" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 128 has been inferred" OldID="for.inc.store.9," ID="outputseq" BundleName="gmem" VarName="output" LoopLoc="softmax_10_bp/src/softmax_10_bp.hpp:40:17" LoopName="write_out_mem" ParentFunc="void write_mem&lt;float, 128u&gt;(hls::stream&lt;float, 0&gt;&amp;, float*)" Length="128" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="softmax_10_bp/src/softmax_10_bp.cpp:9:16" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1280 has been inferred" OldID="load-store-loop.load.4," ID="gmem_softmax_weights1seq" BundleName="gmem" VarName="gmem_softmax_weights" LoopLoc="softmax_10_bp/src/softmax_10_bp.cpp:9:16" LoopName="save_weights" ParentFunc="void save_variables_locally&lt;10u, 128u&gt;(float (*) [10], float (*) [10], float*, hls::stream&lt;float, 0&gt;&amp;)" Length="1280" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="softmax_10_bp/src/softmax_10_bp.cpp:12:16" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 10 has been inferred" OldID="for.inc11.load.6," ID="layer_outputseq" BundleName="gmem" VarName="layer_output" LoopLoc="softmax_10_bp/src/softmax_10_bp.cpp:12:16" LoopName="stream_input" ParentFunc="void save_variables_locally&lt;10u, 128u&gt;(float (*) [10], float (*) [10], float*, hls::stream&lt;float, 0&gt;&amp;)" Length="10" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="softmax_10_bp/src/softmax_10_bp.hpp:40:17" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 128 x 32bit words has been widened by 16: 8 x 512bit words" OldID="outputseq," ID="wseq" BundleName="gmem" VarName="output" LoopLoc="softmax_10_bp/src/softmax_10_bp.hpp:40:17" LoopName="write_out_mem" ParentFunc="void write_mem&lt;float, 128u&gt;(hls::stream&lt;float, 0&gt;&amp;, float*)" Length="8" Direction="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="softmax_10_bp/src/softmax_10_bp.cpp:12:16" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 10 x 32bit words has been widened by 2: 5 x 64bit words" OldID="layer_outputseq," ID="wseq" BundleName="gmem" VarName="layer_output" LoopLoc="softmax_10_bp/src/softmax_10_bp.cpp:12:16" LoopName="stream_input" ParentFunc="void save_variables_locally&lt;10u, 128u&gt;(float (*) [10], float (*) [10], float*, hls::stream&lt;float, 0&gt;&amp;)" Length="5" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="softmax_10_bp/src/softmax_10_bp.cpp:10:3" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 1280 x 32bit words has been widened by 2: 640 x 64bit words" OldID="gmem_softmax_weights1seq," ID="wseq2" BundleName="gmem" VarName="gmem_softmax_weights" LoopLoc="softmax_10_bp/src/softmax_10_bp.cpp:10:3" LoopName="anonymous" ParentFunc="void save_variables_locally&lt;10u, 128u&gt;(float (*) [10], float (*) [10], float*, hls::stream&lt;float, 0&gt;&amp;)" Length="640" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="softmax_10_bp/src/softmax_10_bp.hpp:40:17" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="8" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

