Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.2.1.288.0

Thu Jun 27 16:55:25 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 7_High-Performance_1.0V -hsp m -pwrprd -html -rpt DualCore_impl_1.twr DualCore_impl_1.udb -gui -msgset C:/Users/javos/workspace/DualCore/promote.xml

-------------------------------------------
Design:          DualCore
Family:          LFD2NX
Device:          LFD2NX-40
Package:         CABGA196
Performance:     7_High-Performance_1.0V
Package Status:                     Final          Version 4
Performance Hardware Data Status :   Final Version 107.1
-------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 7_High-Performance_1.0V Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT]
set_clock_uncertainty 0.1 [all_clocks]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 97.928%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees    Timing Errors: 305 endpoints;  Total Negative Slack: 146.420 ns 
 Setup at Speed Grade 7_High-Performance_1.0V Corner at 0 Degrees     Timing Errors: 287 endpoints;  Total Negative Slack: 127.538 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
uart0_inst/lscc_uart_inst/u_txmitt/nfifo_fsm.tx_output.ff_inst/Q                           
                                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3100/LSR                           
                                        |           No arrival time
{cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3098/LSR   cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3099/LSR}                           
                                        |           No arrival time
{cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3096/LSR   cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3097/LSR}                           
                                        |           No arrival time
{cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3094/LSR   cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3095/LSR}                           
                                        |           No arrival time
{cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3092/LSR   cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3093/LSR}                           
                                        |           No arrival time
{cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3090/LSR   cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3091/LSR}                           
                                        |           No arrival time
{cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3088/LSR   cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3089/LSR}                           
                                        |           No arrival time
{cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3086/LSR   cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3087/LSR}                           
                                        |           No arrival time
{cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3084/LSR   cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3085/LSR}                           
                                        |           No arrival time
{cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3082/LSR   cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_3083/LSR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       712
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_g[0]                                |                     input
led_g[3]                                |                     input
led_g[2]                                |                     input
led_g[1]                                |                     input
led_g[4]                                |                     input
led_g[7]                                |                     input
led_g[6]                                |                     input
led_g[5]                                |                     input
user_b[0]                               |                     input
user_b[3]                               |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        31
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade 7_High-Performance_1.0V Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "pll0_inst_clkop_o_net"
=======================
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |             Target |           9.259 ns |        107.999 MHz 
                                        | Actual (all paths) |          10.476 ns |         95.456 MHz 
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4459/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           3.704 ns |        269.978 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |                     9.259 ns |             slack = 1.702 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           5.959 ns |        167.813 MHz 
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                     9.259 ns |             slack = 5.698 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "osc0_inst_hf_clk_out_o"
=======================
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc0_inst_hf_clk_out_o            |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.354 ns |        229.674 MHz 
osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT (MPW)                                                                
                                        |   (50% duty cycle) |           4.354 ns |        229.674 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA              
                                         |   -1.218 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0              
                                         |   -1.213 ns 
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4460/ADR9              
                                         |   -1.195 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1              
                                         |   -1.188 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2              
                                         |   -1.129 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2              
                                         |   -1.129 ns 
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1              
                                         |   -1.128 ns 
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB              
                                         |   -1.127 ns 
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB              
                                         |   -1.124 ns 
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB              
                                         |   -1.124 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         305 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q  (SLICE_R9C12D)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA  (EBR_CORE_EBR_CORE_R28C20)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 13
Delay Ratio      : 65.0% (route), 35.0% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.352 ns 
Path Slack       : -1.217 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q
                                          SLICE_R9C12D             REG_DEL              0.385                  6.309  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_1972
                                                                   NET DELAY            0.544                  6.853  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/Z
                                          SLICE_R9C18C             CTOF_DEL             0.259                  7.112  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4488
                                                                   NET DELAY            0.637                  7.749  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/Z
                                          SLICE_R7C26C             CTOF_DEL             0.268                  8.017  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4635
                                                                   NET DELAY            0.280                  8.297  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/Z
                                          SLICE_R8C26B             CTOF_DEL             0.268                  8.565  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4430
                                                                   NET DELAY            0.352                  8.917  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/Z
                                          SLICE_R8C27B             CTOF_DEL             0.268                  9.185  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4434
                                                                   NET DELAY            0.334                  9.519  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/Z
                                          SLICE_R6C27D             CTOF_DEL             0.268                  9.787  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4411
                                                                   NET DELAY            0.334                 10.121  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/Z
                                          SLICE_R6C28D             CTOF_DEL             0.259                 10.380  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4401
                                                                   NET DELAY            0.493                 10.873  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/Z
                                          SLICE_R7C34D             CTOF_DEL             0.259                 11.132  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4362
                                                                   NET DELAY            0.661                 11.793  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/Z
                                          SLICE_R11C40B            CTOF_DEL             0.268                 12.061  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4360
                                                                   NET DELAY            0.144                 12.205  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/Z
                                          SLICE_R11C40D            CTOF_DEL             0.268                 12.473  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4264
                                                                   NET DELAY            0.334                 12.807  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/Z
                                          SLICE_R11C39C            CTOF_DEL             0.268                 13.075  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4248
                                                                   NET DELAY            0.547                 13.622  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/Z
                                          SLICE_R14C41C            CTOF_DEL             0.268                 13.890  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_179
                                                                   NET DELAY            0.280                 14.170  3       
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/Z
                                          SLICE_R12C41A            CTOF_DEL             0.268                 14.438  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/un4_mem_request_o_i_a3_i
                                                                   NET DELAY            1.697                 16.135  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA
                                                                   ENDPOINT             0.000                 16.135  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.800                 14.840  3222    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 14.840  1       
                                                                   Uncertainty       -(0.000)                 14.840  
                                                                   Common Path Skew     0.352                 15.192  
                                                                   Setup time        -(0.275)                 14.917  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 14.917  
Arrival Time                                                                                               -(16.135)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.217  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q  (SLICE_R9C12D)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0  (EBR_CORE_EBR_CORE_R28C20)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 13
Delay Ratio      : 65.0% (route), 35.0% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.352 ns 
Path Slack       : -1.212 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q
                                          SLICE_R9C12D             REG_DEL              0.385                  6.309  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_1972
                                                                   NET DELAY            0.544                  6.853  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/Z
                                          SLICE_R9C18C             CTOF_DEL             0.259                  7.112  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4488
                                                                   NET DELAY            0.637                  7.749  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/Z
                                          SLICE_R7C26C             CTOF_DEL             0.268                  8.017  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4635
                                                                   NET DELAY            0.280                  8.297  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/Z
                                          SLICE_R8C26B             CTOF_DEL             0.268                  8.565  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4430
                                                                   NET DELAY            0.352                  8.917  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/Z
                                          SLICE_R8C27B             CTOF_DEL             0.268                  9.185  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4434
                                                                   NET DELAY            0.334                  9.519  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/Z
                                          SLICE_R6C27D             CTOF_DEL             0.268                  9.787  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4411
                                                                   NET DELAY            0.334                 10.121  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/Z
                                          SLICE_R6C28D             CTOF_DEL             0.259                 10.380  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4401
                                                                   NET DELAY            0.493                 10.873  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/Z
                                          SLICE_R7C34D             CTOF_DEL             0.259                 11.132  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4362
                                                                   NET DELAY            0.661                 11.793  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/Z
                                          SLICE_R11C40B            CTOF_DEL             0.268                 12.061  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4360
                                                                   NET DELAY            0.144                 12.205  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/Z
                                          SLICE_R11C40D            CTOF_DEL             0.268                 12.473  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4264
                                                                   NET DELAY            0.334                 12.807  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/Z
                                          SLICE_R11C39C            CTOF_DEL             0.268                 13.075  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4248
                                                                   NET DELAY            0.547                 13.622  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/Z
                                          SLICE_R14C41C            CTOF_DEL             0.268                 13.890  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_179
                                                                   NET DELAY            0.280                 14.170  3       
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/Z
                                          SLICE_R12C41A            CTOF_DEL             0.268                 14.438  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/un4_mem_request_o_i_a3_i
                                                                   NET DELAY            1.697                 16.135  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0
                                                                   ENDPOINT             0.000                 16.135  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.800                 14.840  3222    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 14.840  1       
                                                                   Uncertainty       -(0.000)                 14.840  
                                                                   Common Path Skew     0.352                 15.192  
                                                                   Setup time        -(0.270)                 14.922  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 14.922  
Arrival Time                                                                                               -(16.135)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.212  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3820/Q  (SLICE_R16C39D)
Path End         : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4460/ADR9  (EBR_CORE_EBR_CORE_R28C29)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 12
Delay Ratio      : 68.5% (route), 31.5% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.352 ns 
Path Slack       : -1.194 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY             2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.934                  5.924  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3820/CLK
                                                                   CLOCK PIN             0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3820/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3820/Q
                                          SLICE_R16C39D            REG_DEL               0.385                  6.309  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2055
                                                                   NET DELAY             0.475                  6.784  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2138/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2138/Z
                                          SLICE_R13C39A            CTOF_DEL              0.259                  7.043  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4802
                                                                   NET DELAY             0.633                  7.676  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2139/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2139/Z
                                          SLICE_R13C29B            CTOF_DEL              0.259                  7.935  16      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4421
                                                                   NET DELAY             1.144                  9.079  16      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1122/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1122/Z
                                          SLICE_R18C9C             CTOF_DEL              0.268                  9.347  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_650
                                                                   NET DELAY             0.479                  9.826  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_966/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_966/Z
                                          SLICE_R16C10C            CTOF_DEL              0.268                 10.094  26      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_693
                                                                   NET DELAY             0.355                 10.449  26      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_821/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_821/Z
                                          SLICE_R16C12C            CTOF_DEL              0.268                 10.717  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4363
                                                                   NET DELAY             0.377                 11.094  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_665/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_665/Z
                                          SLICE_R16C11B            CTOF_DEL              0.268                 11.362  12      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4331
                                                                   NET DELAY             0.609                 11.971  12      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_586/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_586/Z
                                          SLICE_R12C5B             CTOF_DEL              0.268                 12.239  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2981
                                                                   NET DELAY             0.280                 12.519  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_494/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_494/Z
                                          SLICE_R12C7D             CTOF_DEL              0.268                 12.787  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2874
                                                                   NET DELAY             0.441                 13.228  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_414/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_414/Z
                                          SLICE_R13C9D             CTOF_DEL              0.268                 13.496  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2823
                                                                   NET DELAY             0.523                 14.019  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_290/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_290/Z
                                          SLICE_R13C15C            CTOF_DEL              0.259                 14.278  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2809
                                                                   NET DELAY             0.469                 14.747  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_253/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_253/Z
                                          SLICE_R14C18A            CTOF_DEL              0.259                 15.006  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2826
                                                                   NET DELAY             1.397                 16.403  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4460/ADR9
                                                                   ENDPOINT              0.000                 16.403  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
                                                                   CONSTRAINT            0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY             2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.800                 14.840  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4460/CLK
                                                                   CLOCK PIN             0.000                 14.840  1       
                                                                   Uncertainty        -(0.000)                 14.840  
                                                                   Common Path Skew      0.352                 15.192  
                                                                   Setup time        -(-0.016)                 15.208  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                  15.208  
Arrival Time                                                                                                -(16.403)  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.194  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q  (SLICE_R9C12D)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1  (EBR_CORE_EBR_CORE_R28C20)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 13
Delay Ratio      : 65.0% (route), 35.0% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.352 ns 
Path Slack       : -1.187 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q
                                          SLICE_R9C12D             REG_DEL              0.385                  6.309  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_1972
                                                                   NET DELAY            0.544                  6.853  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/Z
                                          SLICE_R9C18C             CTOF_DEL             0.259                  7.112  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4488
                                                                   NET DELAY            0.637                  7.749  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/Z
                                          SLICE_R7C26C             CTOF_DEL             0.268                  8.017  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4635
                                                                   NET DELAY            0.280                  8.297  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/Z
                                          SLICE_R8C26B             CTOF_DEL             0.268                  8.565  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4430
                                                                   NET DELAY            0.352                  8.917  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/Z
                                          SLICE_R8C27B             CTOF_DEL             0.268                  9.185  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4434
                                                                   NET DELAY            0.334                  9.519  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/Z
                                          SLICE_R6C27D             CTOF_DEL             0.268                  9.787  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4411
                                                                   NET DELAY            0.334                 10.121  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/Z
                                          SLICE_R6C28D             CTOF_DEL             0.259                 10.380  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4401
                                                                   NET DELAY            0.493                 10.873  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/Z
                                          SLICE_R7C34D             CTOF_DEL             0.259                 11.132  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4362
                                                                   NET DELAY            0.661                 11.793  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/Z
                                          SLICE_R11C40B            CTOF_DEL             0.268                 12.061  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4360
                                                                   NET DELAY            0.144                 12.205  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/Z
                                          SLICE_R11C40D            CTOF_DEL             0.268                 12.473  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4264
                                                                   NET DELAY            0.334                 12.807  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/Z
                                          SLICE_R11C39C            CTOF_DEL             0.268                 13.075  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4248
                                                                   NET DELAY            0.547                 13.622  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/Z
                                          SLICE_R14C41C            CTOF_DEL             0.268                 13.890  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_179
                                                                   NET DELAY            0.280                 14.170  3       
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/Z
                                          SLICE_R12C41A            CTOF_DEL             0.259                 14.429  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/un4_mem_request_o_i_a3_i
                                                                   NET DELAY            1.681                 16.110  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1
                                                                   ENDPOINT             0.000                 16.110  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.800                 14.840  3222    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 14.840  1       
                                                                   Uncertainty       -(0.000)                 14.840  
                                                                   Common Path Skew     0.352                 15.192  
                                                                   Setup time        -(0.270)                 14.922  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 14.922  
Arrival Time                                                                                               -(16.110)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.187  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q  (SLICE_R9C12D)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2  (EBR_CORE_EBR_CORE_R28C20)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 13
Delay Ratio      : 64.8% (route), 35.2% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.352 ns 
Path Slack       : -1.128 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q
                                          SLICE_R9C12D             REG_DEL              0.385                  6.309  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_1972
                                                                   NET DELAY            0.544                  6.853  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/Z
                                          SLICE_R9C18C             CTOF_DEL             0.259                  7.112  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4488
                                                                   NET DELAY            0.637                  7.749  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/Z
                                          SLICE_R7C26C             CTOF_DEL             0.268                  8.017  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4635
                                                                   NET DELAY            0.280                  8.297  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/Z
                                          SLICE_R8C26B             CTOF_DEL             0.268                  8.565  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4430
                                                                   NET DELAY            0.352                  8.917  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/Z
                                          SLICE_R8C27B             CTOF_DEL             0.268                  9.185  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4434
                                                                   NET DELAY            0.334                  9.519  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/Z
                                          SLICE_R6C27D             CTOF_DEL             0.268                  9.787  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4411
                                                                   NET DELAY            0.334                 10.121  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/Z
                                          SLICE_R6C28D             CTOF_DEL             0.259                 10.380  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4401
                                                                   NET DELAY            0.493                 10.873  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/Z
                                          SLICE_R7C34D             CTOF_DEL             0.259                 11.132  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4362
                                                                   NET DELAY            0.661                 11.793  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/Z
                                          SLICE_R11C40B            CTOF_DEL             0.268                 12.061  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4360
                                                                   NET DELAY            0.144                 12.205  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/Z
                                          SLICE_R11C40D            CTOF_DEL             0.268                 12.473  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4264
                                                                   NET DELAY            0.334                 12.807  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/Z
                                          SLICE_R11C39C            CTOF_DEL             0.268                 13.075  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4248
                                                                   NET DELAY            0.547                 13.622  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/Z
                                          SLICE_R14C41C            CTOF_DEL             0.268                 13.890  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_179
                                                                   NET DELAY            0.280                 14.170  3       
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/Z
                                          SLICE_R12C41A            CTOF_DEL             0.259                 14.429  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/un4_mem_request_o_i_a3_i
                                                                   NET DELAY            1.622                 16.051  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2
                                                                   ENDPOINT             0.000                 16.051  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.800                 14.840  3222    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 14.840  1       
                                                                   Uncertainty       -(0.000)                 14.840  
                                                                   Common Path Skew     0.352                 15.192  
                                                                   Setup time        -(0.270)                 14.922  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 14.922  
Arrival Time                                                                                               -(16.051)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.128  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q  (SLICE_R9C12D)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2  (EBR_CORE_EBR_CORE_R28C22)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 13
Delay Ratio      : 64.8% (route), 35.2% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.352 ns 
Path Slack       : -1.128 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q
                                          SLICE_R9C12D             REG_DEL              0.385                  6.309  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_1972
                                                                   NET DELAY            0.544                  6.853  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/Z
                                          SLICE_R9C18C             CTOF_DEL             0.259                  7.112  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4488
                                                                   NET DELAY            0.637                  7.749  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/Z
                                          SLICE_R7C26C             CTOF_DEL             0.268                  8.017  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4635
                                                                   NET DELAY            0.280                  8.297  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/Z
                                          SLICE_R8C26B             CTOF_DEL             0.268                  8.565  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4430
                                                                   NET DELAY            0.352                  8.917  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/Z
                                          SLICE_R8C27B             CTOF_DEL             0.268                  9.185  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4434
                                                                   NET DELAY            0.334                  9.519  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/Z
                                          SLICE_R6C27D             CTOF_DEL             0.268                  9.787  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4411
                                                                   NET DELAY            0.334                 10.121  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/Z
                                          SLICE_R6C28D             CTOF_DEL             0.259                 10.380  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4401
                                                                   NET DELAY            0.493                 10.873  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/Z
                                          SLICE_R7C34D             CTOF_DEL             0.259                 11.132  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4362
                                                                   NET DELAY            0.661                 11.793  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/Z
                                          SLICE_R11C40B            CTOF_DEL             0.268                 12.061  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4360
                                                                   NET DELAY            0.144                 12.205  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/Z
                                          SLICE_R11C40D            CTOF_DEL             0.268                 12.473  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4264
                                                                   NET DELAY            0.334                 12.807  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/Z
                                          SLICE_R11C39C            CTOF_DEL             0.268                 13.075  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4248
                                                                   NET DELAY            0.547                 13.622  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/Z
                                          SLICE_R14C41C            CTOF_DEL             0.268                 13.890  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_179
                                                                   NET DELAY            0.280                 14.170  3       
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/Z
                                          SLICE_R12C41A            CTOF_DEL             0.259                 14.429  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/un4_mem_request_o_i_a3_i
                                                                   NET DELAY            1.622                 16.051  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA2
                                                                   ENDPOINT             0.000                 16.051  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.800                 14.840  3222    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 14.840  1       
                                                                   Uncertainty       -(0.000)                 14.840  
                                                                   Common Path Skew     0.352                 15.192  
                                                                   Setup time        -(0.270)                 14.922  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 14.922  
Arrival Time                                                                                               -(16.051)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.128  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1  (EBR_CORE_EBR_CORE_R46C54)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 59.3% (route), 40.7% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -1.127 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.367                  6.291  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.868                  7.159  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.349                  7.508  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.614                  8.122  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.259                  8.381  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.655                  9.036  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.397                  9.433  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.433  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.499  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.499  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.565  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.565  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.631  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.631  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.697  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.697  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                  9.763  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                  9.763  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                  9.829  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                  9.829  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                  9.895  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                  9.895  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                  9.961  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                  9.961  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.027  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.027  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.093  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.093  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.159  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.159  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.225  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.225  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.353                 10.578  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.464                 11.042  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.259                 11.301  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.570                 11.871  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.268                 12.139  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.547                 12.686  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.268                 12.954  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.280                 13.234  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.268                 13.502  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.144                 13.646  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/D->ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/Z
                                          SLICE_R31C68C            CTOF_DEL             0.268                 13.914  11      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl1_inst_AHBL_M00_interconnect_HTRANS_0
                                                                   NET DELAY            0.355                 14.269  11      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/A->sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/Z
                                          SLICE_R29C68C            CTOF_DEL             0.259                 14.528  64      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem1_req_arb_w
                                                                   NET DELAY            1.487                 16.015  64      
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1
                                                                   ENDPOINT             0.000                 16.015  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.800                 14.840  3222    
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 14.840  1       
                                                                   Uncertainty       -(0.000)                 14.840  
                                                                   Common Path Skew     0.337                 15.177  
                                                                   Setup time        -(0.290)                 14.887  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 14.887  
Arrival Time                                                                                               -(16.015)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.127  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB  (EBR_CORE_EBR_CORE_R28C46)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 59.1% (route), 40.9% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.281 ns 
Path Slack       : -1.126 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.367                  6.291  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.868                  7.159  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.349                  7.508  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.614                  8.122  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.259                  8.381  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.655                  9.036  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.397                  9.433  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.433  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.499  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.499  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.565  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.565  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.631  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.631  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.697  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.697  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                  9.763  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                  9.763  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                  9.829  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                  9.829  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                  9.895  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                  9.895  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                  9.961  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                  9.961  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.027  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.027  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.093  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.093  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.159  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.159  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.225  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.225  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.353                 10.578  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.464                 11.042  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.259                 11.301  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.570                 11.871  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.268                 12.139  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.547                 12.686  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.268                 12.954  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.280                 13.234  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.259                 13.493  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.767                 14.260  21      
dualport_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.err_sm_rc_1/C->dualport_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.err_sm_rc_1/Z
                                          SLICE_R31C53A            CTOF_DEL             0.268                 14.528  4       
dualport_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_956
                                                                   NET DELAY            0.280                 14.808  4       
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/dp_wr_b_0_tz/A->dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/dp_wr_b_0_tz/Z
                                          SLICE_R31C52A            CTOF_DEL             0.259                 15.067  8       
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[1].no_mem_file.u_mem0/mem1_req_arb_w
                                                                   NET DELAY            0.887                 15.954  8       
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB
                                                                   ENDPOINT             0.000                 15.954  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.800                 14.840  3222    
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 14.840  1       
                                                                   Uncertainty       -(0.000)                 14.840  
                                                                   Common Path Skew     0.281                 15.121  
                                                                   Setup time        -(0.294)                 14.827  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 14.827  
Arrival Time                                                                                               -(15.954)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.126  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB  (EBR_CORE_EBR_CORE_R46C54)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 59.3% (route), 40.7% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -1.123 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.367                  6.291  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.868                  7.159  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.349                  7.508  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.614                  8.122  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.259                  8.381  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.655                  9.036  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.397                  9.433  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.433  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.499  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.499  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.565  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.565  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.631  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.631  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.697  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.697  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                  9.763  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                  9.763  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                  9.829  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                  9.829  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                  9.895  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                  9.895  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                  9.961  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                  9.961  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.027  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.027  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.093  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.093  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.159  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.159  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.225  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.225  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.353                 10.578  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.464                 11.042  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.259                 11.301  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.570                 11.871  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.268                 12.139  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.547                 12.686  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.268                 12.954  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.280                 13.234  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.268                 13.502  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.144                 13.646  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/D->ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/Z
                                          SLICE_R31C68C            CTOF_DEL             0.268                 13.914  11      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl1_inst_AHBL_M00_interconnect_HTRANS_0
                                                                   NET DELAY            0.355                 14.269  11      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/A->sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/Z
                                          SLICE_R29C68C            CTOF_DEL             0.259                 14.528  64      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem1_req_arb_w
                                                                   NET DELAY            1.479                 16.007  64      
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB
                                                                   ENDPOINT             0.000                 16.007  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.800                 14.840  3222    
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 14.840  1       
                                                                   Uncertainty       -(0.000)                 14.840  
                                                                   Common Path Skew     0.337                 15.177  
                                                                   Setup time        -(0.294)                 14.883  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 14.883  
Arrival Time                                                                                               -(16.007)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.123  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB  (EBR_CORE_EBR_CORE_R46C57)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 59.3% (route), 40.7% (logic)
Clock Skew       : -0.343 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.337 ns 
Path Slack       : -1.123 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.990                  2.990  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  2.990  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.934                  5.924  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  5.924  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.367                  6.291  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.868                  7.159  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.349                  7.508  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.614                  8.122  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.259                  8.381  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.655                  9.036  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.397                  9.433  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.433  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.499  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.499  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.565  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.565  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.631  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.631  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.697  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.697  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                  9.763  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                  9.763  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                  9.829  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                  9.829  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                  9.895  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                  9.895  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                  9.961  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                  9.961  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.027  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.027  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.093  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.093  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.159  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.159  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.225  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.225  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.353                 10.578  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.464                 11.042  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.259                 11.301  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.570                 11.871  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.268                 12.139  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.547                 12.686  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.268                 12.954  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.280                 13.234  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.268                 13.502  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.144                 13.646  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/D->ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/Z
                                          SLICE_R31C68C            CTOF_DEL             0.268                 13.914  11      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl1_inst_AHBL_M00_interconnect_HTRANS_0
                                                                   NET DELAY            0.355                 14.269  11      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/A->sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/Z
                                          SLICE_R29C68C            CTOF_DEL             0.259                 14.528  64      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem1_req_arb_w
                                                                   NET DELAY            1.479                 16.007  64      
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB
                                                                   ENDPOINT             0.000                 16.007  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  2       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.781                 12.040  2       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.040  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.800                 14.840  3222    
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 14.840  1       
                                                                   Uncertainty       -(0.000)                 14.840  
                                                                   Common Path Skew     0.337                 15.177  
                                                                   Setup time        -(0.294)                 14.883  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 14.883  
Arrival Time                                                                                               -(16.007)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.123  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 7_High-Performance_1.0V Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "pll0_inst_clkop_o_net"
=======================
create_generated_clock -name {pll0_inst_clkop_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 6 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |             Target |           9.259 ns |        107.999 MHz 
                                        | Actual (all paths) |          10.386 ns |         96.283 MHz 
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4459/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           3.704 ns |        269.978 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkop_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |                     9.259 ns |             slack = 1.771 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.2 Clock "pll0_inst_clkos_o_net"
=======================
create_generated_clock -name {pll0_inst_clkos_o_net} -source [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -divide_by 1 [get_pins {pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll0_inst_clkos_o_net             |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           5.945 ns |        168.209 MHz 
gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genblk1.u_BB_data.PIC_inst_in/CLK (MPW)                                                                
                                        |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock pll0_inst_clkos_o_net       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                     9.259 ns |             slack = 5.576 ns 
 From osc0_inst_hf_clk_out_o            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.3 Clock "osc0_inst_hf_clk_out_o"
=======================
create_clock -name {osc0_inst_hf_clk_out_o} -period 55.556 -waveform {0.000 27.778} [get_pins osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc0_inst_hf_clk_out_o            |             Target |          55.556 ns |         18.000 MHz 
                                        | Actual (all paths) |           4.354 ns |        229.674 MHz 
osc0_inst/lscc_osc_inst/gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT (MPW)                                                                
                                        |   (50% duty cycle) |           4.354 ns |        229.674 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock osc0_inst_hf_clk_out_o      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll0_inst_clkop_o_net             |                         ---- |                      No path 
 From pll0_inst_clkos_o_net             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA              
                                         |   -1.128 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0              
                                         |   -1.123 ns 
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4460/ADR9              
                                         |   -1.113 ns 
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB              
                                         |   -1.111 ns 
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0              
                                         |   -1.107 ns 
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1              
                                         |   -1.106 ns 
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1              
                                         |   -1.098 ns 
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB              
                                         |   -1.094 ns 
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB              
                                         |   -1.094 ns 
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0              
                                         |   -1.090 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         287 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q  (SLICE_R9C12D)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA  (EBR_CORE_EBR_CORE_R28C20)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 13
Delay Ratio      : 64.6% (route), 35.4% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.367 ns 
Path Slack       : -1.127 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q
                                          SLICE_R9C12D             REG_DEL              0.390                  6.568  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_1972
                                                                   NET DELAY            0.517                  7.085  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/Z
                                          SLICE_R9C18C             CTOF_DEL             0.262                  7.347  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4488
                                                                   NET DELAY            0.634                  7.981  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/Z
                                          SLICE_R7C26C             CTOF_DEL             0.262                  8.243  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4635
                                                                   NET DELAY            0.281                  8.524  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/Z
                                          SLICE_R8C26B             CTOF_DEL             0.262                  8.786  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4430
                                                                   NET DELAY            0.351                  9.137  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/Z
                                          SLICE_R8C27B             CTOF_DEL             0.272                  9.409  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4434
                                                                   NET DELAY            0.319                  9.728  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/Z
                                          SLICE_R6C27D             CTOF_DEL             0.272                 10.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4411
                                                                   NET DELAY            0.319                 10.319  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/Z
                                          SLICE_R6C28D             CTOF_DEL             0.262                 10.581  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4401
                                                                   NET DELAY            0.491                 11.072  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/Z
                                          SLICE_R7C34D             CTOF_DEL             0.262                 11.334  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4362
                                                                   NET DELAY            0.656                 11.990  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/Z
                                          SLICE_R11C40B            CTOF_DEL             0.272                 12.262  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4360
                                                                   NET DELAY            0.136                 12.398  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/Z
                                          SLICE_R11C40D            CTOF_DEL             0.272                 12.670  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4264
                                                                   NET DELAY            0.319                 12.989  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/Z
                                          SLICE_R11C39C            CTOF_DEL             0.262                 13.251  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4248
                                                                   NET DELAY            0.536                 13.787  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/Z
                                          SLICE_R14C41C            CTOF_DEL             0.262                 14.049  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_179
                                                                   NET DELAY            0.281                 14.330  3       
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/Z
                                          SLICE_R12C41A            CTOF_DEL             0.262                 14.592  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/un4_mem_request_o_i_a3_i
                                                                   NET DELAY            1.689                 16.281  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEA
                                                                   ENDPOINT             0.000                 16.281  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.922                 15.078  3222    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 15.078  1       
                                                                   Uncertainty       -(0.000)                 15.078  
                                                                   Common Path Skew     0.367                 15.445  
                                                                   Setup time        -(0.292)                 15.153  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 15.153  
Arrival Time                                                                                               -(16.281)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.127  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q  (SLICE_R9C12D)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0  (EBR_CORE_EBR_CORE_R28C20)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 13
Delay Ratio      : 64.6% (route), 35.4% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.367 ns 
Path Slack       : -1.122 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q
                                          SLICE_R9C12D             REG_DEL              0.390                  6.568  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_1972
                                                                   NET DELAY            0.517                  7.085  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/Z
                                          SLICE_R9C18C             CTOF_DEL             0.262                  7.347  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4488
                                                                   NET DELAY            0.634                  7.981  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/Z
                                          SLICE_R7C26C             CTOF_DEL             0.262                  8.243  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4635
                                                                   NET DELAY            0.281                  8.524  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/Z
                                          SLICE_R8C26B             CTOF_DEL             0.262                  8.786  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4430
                                                                   NET DELAY            0.351                  9.137  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/Z
                                          SLICE_R8C27B             CTOF_DEL             0.272                  9.409  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4434
                                                                   NET DELAY            0.319                  9.728  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/Z
                                          SLICE_R6C27D             CTOF_DEL             0.272                 10.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4411
                                                                   NET DELAY            0.319                 10.319  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/Z
                                          SLICE_R6C28D             CTOF_DEL             0.262                 10.581  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4401
                                                                   NET DELAY            0.491                 11.072  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/Z
                                          SLICE_R7C34D             CTOF_DEL             0.262                 11.334  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4362
                                                                   NET DELAY            0.656                 11.990  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/Z
                                          SLICE_R11C40B            CTOF_DEL             0.272                 12.262  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4360
                                                                   NET DELAY            0.136                 12.398  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/Z
                                          SLICE_R11C40D            CTOF_DEL             0.272                 12.670  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4264
                                                                   NET DELAY            0.319                 12.989  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/Z
                                          SLICE_R11C39C            CTOF_DEL             0.262                 13.251  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4248
                                                                   NET DELAY            0.536                 13.787  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/Z
                                          SLICE_R14C41C            CTOF_DEL             0.262                 14.049  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_179
                                                                   NET DELAY            0.281                 14.330  3       
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/Z
                                          SLICE_R12C41A            CTOF_DEL             0.262                 14.592  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/un4_mem_request_o_i_a3_i
                                                                   NET DELAY            1.689                 16.281  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA0
                                                                   ENDPOINT             0.000                 16.281  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.922                 15.078  3222    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 15.078  1       
                                                                   Uncertainty       -(0.000)                 15.078  
                                                                   Common Path Skew     0.367                 15.445  
                                                                   Setup time        -(0.287)                 15.158  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 15.158  
Arrival Time                                                                                               -(16.281)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.122  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3820/Q  (SLICE_R16C39D)
Path End         : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4460/ADR9  (EBR_CORE_EBR_CORE_R28C29)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 12
Delay Ratio      : 68.3% (route), 31.7% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.367 ns 
Path Slack       : -1.112 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY             3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             3.064                  6.178  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3820/CLK
                                                                   CLOCK PIN             0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3820/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3820/Q
                                          SLICE_R16C39D            REG_DEL               0.390                  6.568  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2055
                                                                   NET DELAY             0.451                  7.019  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2138/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2138/Z
                                          SLICE_R13C39A            CTOF_DEL              0.262                  7.281  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4802
                                                                   NET DELAY             0.630                  7.911  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2139/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2139/Z
                                          SLICE_R13C29B            CTOF_DEL              0.262                  8.173  16      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4421
                                                                   NET DELAY             1.136                  9.309  16      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1122/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1122/Z
                                          SLICE_R18C9C             CTOF_DEL              0.262                  9.571  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_650
                                                                   NET DELAY             0.483                 10.054  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_966/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_966/Z
                                          SLICE_R16C10C            CTOF_DEL              0.272                 10.326  26      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_693
                                                                   NET DELAY             0.338                 10.664  26      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_821/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_821/Z
                                          SLICE_R16C12C            CTOF_DEL              0.272                 10.936  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4363
                                                                   NET DELAY             0.359                 11.295  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_665/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_665/Z
                                          SLICE_R16C11B            CTOF_DEL              0.262                 11.557  12      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4331
                                                                   NET DELAY             0.614                 12.171  12      
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_586/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_586/Z
                                          SLICE_R12C5B             CTOF_DEL              0.262                 12.433  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2981
                                                                   NET DELAY             0.281                 12.714  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_494/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_494/Z
                                          SLICE_R12C7D             CTOF_DEL              0.262                 12.976  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2874
                                                                   NET DELAY             0.439                 13.415  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_414/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_414/Z
                                          SLICE_R13C9D             CTOF_DEL              0.262                 13.677  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2823
                                                                   NET DELAY             0.516                 14.193  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_290/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_290/Z
                                          SLICE_R13C15C            CTOF_DEL              0.262                 14.455  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2809
                                                                   NET DELAY             0.466                 14.921  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_253/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_253/Z
                                          SLICE_R14C18A            CTOF_DEL              0.262                 15.183  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_2826
                                                                   NET DELAY             1.392                 16.575  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4460/ADR9
                                                                   ENDPOINT              0.000                 16.575  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
                                                                   CONSTRAINT            0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY         0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY             2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                               0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                               0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY             2.922                 15.078  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_4460/CLK
                                                                   CLOCK PIN             0.000                 15.078  1       
                                                                   Uncertainty        -(0.000)                 15.078  
                                                                   Common Path Skew      0.367                 15.445  
                                                                   Setup time        -(-0.017)                 15.462  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                  15.462  
Arrival Time                                                                                                -(16.575)  
----------------------------------------  -----------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Failed)                                                                                           -1.112  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB  (EBR_CORE_EBR_CORE_R28C46)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 58.9% (route), 41.1% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.292 ns 
Path Slack       : -1.110 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.372                  6.550  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.862                  7.412  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.353                  7.765  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.602                  8.367  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.262                  8.629  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.652                  9.281  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.402                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.358                 10.833  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.437                 11.270  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.262                 11.532  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.567                 12.099  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.262                 12.361  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.553                 12.914  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.262                 13.176  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.281                 13.457  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.262                 13.719  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.762                 14.481  21      
dualport_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.err_sm_rc_1/C->dualport_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.err_sm_rc_1/Z
                                          SLICE_R31C53A            CTOF_DEL             0.262                 14.743  4       
dualport_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_956
                                                                   NET DELAY            0.281                 15.024  4       
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/dp_wr_b_0_tz/A->dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/dp_wr_b_0_tz/Z
                                          SLICE_R31C52A            CTOF_DEL             0.262                 15.286  8       
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[1].no_mem_file.u_mem0/mem1_req_arb_w
                                                                   NET DELAY            0.883                 16.169  8       
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB
                                                                   ENDPOINT             0.000                 16.169  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.922                 15.078  3222    
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 15.078  1       
                                                                   Uncertainty       -(0.000)                 15.078  
                                                                   Common Path Skew     0.292                 15.370  
                                                                   Setup time        -(0.312)                 15.058  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 15.058  
Arrival Time                                                                                               -(16.169)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.110  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0  (EBR_CORE_EBR_CORE_R28C46)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 58.9% (route), 41.1% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.292 ns 
Path Slack       : -1.106 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.372                  6.550  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.862                  7.412  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.353                  7.765  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.602                  8.367  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.262                  8.629  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.652                  9.281  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.402                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.358                 10.833  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.437                 11.270  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.262                 11.532  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.567                 12.099  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.262                 12.361  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.553                 12.914  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.262                 13.176  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.281                 13.457  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.262                 13.719  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.762                 14.481  21      
dualport_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.err_sm_rc_1/C->dualport_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/genblk5.err_sm_rc_1/Z
                                          SLICE_R31C53A            CTOF_DEL             0.262                 14.743  4       
dualport_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/N_956
                                                                   NET DELAY            0.281                 15.024  4       
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/dp_wr_b_0_tz/A->dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/dp_wr_b_0_tz/Z
                                          SLICE_R31C52A            CTOF_DEL             0.262                 15.286  8       
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[1].no_mem_file.u_mem0/mem1_req_arb_w
                                                                   NET DELAY            0.883                 16.169  8       
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0
                                                                   ENDPOINT             0.000                 16.169  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.922                 15.078  3222    
dualport_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].no_mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 15.078  1       
                                                                   Uncertainty       -(0.000)                 15.078  
                                                                   Common Path Skew     0.292                 15.370  
                                                                   Setup time        -(0.308)                 15.062  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 15.062  
Arrival Time                                                                                               -(16.169)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.106  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q  (SLICE_R9C12D)
Path End         : sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1  (EBR_CORE_EBR_CORE_R28C20)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 13
Delay Ratio      : 64.6% (route), 35.4% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.367 ns 
Path Slack       : -1.105 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  3222    
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/CLK->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_3780/Q
                                          SLICE_R9C12D             REG_DEL              0.390                  6.568  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_1972
                                                                   NET DELAY            0.517                  7.085  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2052/Z
                                          SLICE_R9C18C             CTOF_DEL             0.262                  7.347  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4488
                                                                   NET DELAY            0.634                  7.981  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/D->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1567/Z
                                          SLICE_R7C26C             CTOF_DEL             0.262                  8.243  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4635
                                                                   NET DELAY            0.281                  8.524  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2159/Z
                                          SLICE_R8C26B             CTOF_DEL             0.262                  8.786  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4430
                                                                   NET DELAY            0.351                  9.137  2       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1187/Z
                                          SLICE_R8C27B             CTOF_DEL             0.272                  9.409  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4434
                                                                   NET DELAY            0.319                  9.728  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1131/Z
                                          SLICE_R6C27D             CTOF_DEL             0.272                 10.000  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4411
                                                                   NET DELAY            0.319                 10.319  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/A->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_1062/Z
                                          SLICE_R6C28D             CTOF_DEL             0.262                 10.581  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4401
                                                                   NET DELAY            0.491                 11.072  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_950/Z
                                          SLICE_R7C34D             CTOF_DEL             0.262                 11.334  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4362
                                                                   NET DELAY            0.656                 11.990  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_754/Z
                                          SLICE_R11C40B            CTOF_DEL             0.272                 12.262  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4360
                                                                   NET DELAY            0.136                 12.398  1       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_595/Z
                                          SLICE_R11C40D            CTOF_DEL             0.272                 12.670  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4264
                                                                   NET DELAY            0.319                 12.989  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/C->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_572/Z
                                          SLICE_R11C39C            CTOF_DEL             0.262                 13.251  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_4248
                                                                   NET DELAY            0.536                 13.787  4       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/B->cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_instance_53_2110/Z
                                          SLICE_R14C41C            CTOF_DEL             0.262                 14.049  3       
cpu0_inst/riscvsmall_inst/secured_instance_54_5/secured_signal_53_179
                                                                   NET DELAY            0.281                 14.330  3       
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/A->sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/genblk1.un4_mem_request_o_i_a3_i/Z
                                          SLICE_R12C41A            CTOF_DEL             0.262                 14.592  64      
sysmem0_inst/lscc_sys_mem_inst/bridge_s0.genblk1.bridge_s0/un4_mem_request_o_i_a3_i
                                                                   NET DELAY            1.672                 16.264  64      
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSA1
                                                                   ENDPOINT             0.000                 16.264  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.922                 15.078  3222    
sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKA
                                                                   CLOCK PIN            0.000                 15.078  1       
                                                                   Uncertainty       -(0.000)                 15.078  
                                                                   Common Path Skew     0.367                 15.445  
                                                                   Setup time        -(0.287)                 15.158  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 15.158  
Arrival Time                                                                                               -(16.264)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.105  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1  (EBR_CORE_EBR_CORE_R46C54)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 59.0% (route), 41.0% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -1.097 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.372                  6.550  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.862                  7.412  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.353                  7.765  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.602                  8.367  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.262                  8.629  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.652                  9.281  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.402                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.358                 10.833  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.437                 11.270  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.262                 11.532  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.567                 12.099  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.262                 12.361  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.553                 12.914  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.262                 13.176  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.281                 13.457  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.272                 13.729  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.136                 13.865  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/D->ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/Z
                                          SLICE_R31C68C            CTOF_DEL             0.262                 14.127  11      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl1_inst_AHBL_M00_interconnect_HTRANS_0
                                                                   NET DELAY            0.351                 14.478  11      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/A->sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/Z
                                          SLICE_R29C68C            CTOF_DEL             0.262                 14.740  64      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem1_req_arb_w
                                                                   NET DELAY            1.479                 16.219  64      
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB1
                                                                   ENDPOINT             0.000                 16.219  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.922                 15.078  3222    
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 15.078  1       
                                                                   Uncertainty       -(0.000)                 15.078  
                                                                   Common Path Skew     0.351                 15.429  
                                                                   Setup time        -(0.308)                 15.121  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 15.121  
Arrival Time                                                                                               -(16.219)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.097  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB  (EBR_CORE_EBR_CORE_R46C54)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 58.9% (route), 41.1% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -1.093 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.372                  6.550  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.862                  7.412  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.353                  7.765  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.602                  8.367  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.262                  8.629  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.652                  9.281  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.402                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.358                 10.833  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.437                 11.270  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.262                 11.532  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.567                 12.099  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.262                 12.361  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.553                 12.914  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.262                 13.176  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.281                 13.457  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.272                 13.729  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.136                 13.865  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/D->ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/Z
                                          SLICE_R31C68C            CTOF_DEL             0.262                 14.127  11      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl1_inst_AHBL_M00_interconnect_HTRANS_0
                                                                   NET DELAY            0.351                 14.478  11      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/A->sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/Z
                                          SLICE_R29C68C            CTOF_DEL             0.262                 14.740  64      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem1_req_arb_w
                                                                   NET DELAY            1.471                 16.211  64      
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB
                                                                   ENDPOINT             0.000                 16.211  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.922                 15.078  3222    
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 15.078  1       
                                                                   Uncertainty       -(0.000)                 15.078  
                                                                   Common Path Skew     0.351                 15.429  
                                                                   Setup time        -(0.312)                 15.117  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 15.117  
Arrival Time                                                                                               -(16.211)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.093  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB  (EBR_CORE_EBR_CORE_R46C57)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 58.9% (route), 41.1% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -1.093 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.372                  6.550  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.862                  7.412  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.353                  7.765  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.602                  8.367  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.262                  8.629  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.652                  9.281  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.402                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.358                 10.833  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.437                 11.270  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.262                 11.532  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.567                 12.099  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.262                 12.361  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.553                 12.914  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.262                 13.176  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.281                 13.457  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.272                 13.729  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.136                 13.865  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/D->ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/Z
                                          SLICE_R31C68C            CTOF_DEL             0.262                 14.127  11      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl1_inst_AHBL_M00_interconnect_HTRANS_0
                                                                   NET DELAY            0.351                 14.478  11      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/A->sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/Z
                                          SLICE_R29C68C            CTOF_DEL             0.262                 14.740  64      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem1_req_arb_w
                                                                   NET DELAY            1.471                 16.211  64      
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CEB
                                                                   ENDPOINT             0.000                 16.211  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.922                 15.078  3222    
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 15.078  1       
                                                                   Uncertainty       -(0.000)                 15.078  
                                                                   Common Path Skew     0.351                 15.429  
                                                                   Setup time        -(0.312)                 15.117  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 15.117  
Arrival Time                                                                                               -(16.211)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.093  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q  (SLICE_R48C74D)
Path End         : sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0  (EBR_CORE_EBR_CORE_R46C57)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 23
Delay Ratio      : 58.9% (route), 41.1% (logic)
Clock Skew       : -0.359 ns 
Setup Constraint : 9.259 ns 
Common Path Skew : 0.351 ns 
Path Slack       : -1.089 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  0.000  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            3.114                  3.114  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                  3.114  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            3.064                  6.178  3222    
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK
                                                                   CLOCK PIN            0.000                  6.178  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/CLK->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_2617/Q
                                          SLICE_R48C74D            REG_DEL              0.372                  6.550  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_443
                                                                   NET DELAY            0.862                  7.412  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/B->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1886/Z
                                          SLICE_R36C74C            CTOOF_DEL            0.353                  7.765  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_701
                                                                   NET DELAY            0.602                  8.367  8       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/A->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1077/Z
                                          SLICE_R36C68A            CTOF_DEL             0.262                  8.629  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_2512
                                                                   NET DELAY            0.652                  9.281  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/A1->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1883/COUT
                                          SLICE_R38C66A            C1TOFCO_DEL          0.402                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3394
                                                                   NET DELAY            0.000                  9.683  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1882/COUT
                                          SLICE_R38C66B            FCITOFCO_DEL         0.066                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3393
                                                                   NET DELAY            0.000                  9.749  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1881/COUT
                                          SLICE_R38C66C            FCITOFCO_DEL         0.066                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3392
                                                                   NET DELAY            0.000                  9.815  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1880/COUT
                                          SLICE_R38C66D            FCITOFCO_DEL         0.066                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3391
                                                                   NET DELAY            0.000                  9.881  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1879/COUT
                                          SLICE_R38C67A            FCITOFCO_DEL         0.066                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3390
                                                                   NET DELAY            0.000                  9.947  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1878/COUT
                                          SLICE_R38C67B            FCITOFCO_DEL         0.066                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3389
                                                                   NET DELAY            0.000                 10.013  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1877/COUT
                                          SLICE_R38C67C            FCITOFCO_DEL         0.066                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3388
                                                                   NET DELAY            0.000                 10.079  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1876/COUT
                                          SLICE_R38C67D            FCITOFCO_DEL         0.066                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3387
                                                                   NET DELAY            0.000                 10.145  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1875/COUT
                                          SLICE_R38C68A            FCITOFCO_DEL         0.066                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3386
                                                                   NET DELAY            0.000                 10.211  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1874/COUT
                                          SLICE_R38C68B            FCITOFCO_DEL         0.066                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3385
                                                                   NET DELAY            0.000                 10.277  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1873/COUT
                                          SLICE_R38C68C            FCITOFCO_DEL         0.066                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3384
                                                                   NET DELAY            0.000                 10.343  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1872/COUT
                                          SLICE_R38C68D            FCITOFCO_DEL         0.066                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3383
                                                                   NET DELAY            0.000                 10.409  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1871/COUT
                                          SLICE_R38C69A            FCITOFCO_DEL         0.066                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_signal_60_3382
                                                                   NET DELAY            0.000                 10.475  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/CIN->cpu1_inst/riscvsmall_inst/secured_instance_61_4/secured_instance_60_1870/S1
                                          SLICE_R38C69B            FCITOF1_DEL          0.358                 10.833  3       
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_decoder/genblk1[0].genblk1.u_lscc_ahbl_decoder_sel/genblk1[0].u_lscc_ahbl_decoder_comp/ahbl1_inst_AHBL_M00_interconnect_HADDR[26]
                                                                   NET DELAY            0.437                 11.270  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_101/Z
                                          SLICE_R36C67C            CTOF_DEL             0.262                 11.532  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_262
                                                                   NET DELAY            0.567                 12.099  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/D->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_102/Z
                                          SLICE_R39C69C            CTOF_DEL             0.262                 12.361  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_256
                                                                   NET DELAY            0.553                 12.914  3       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/C->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_95/Z
                                          SLICE_R33C68C            CTOF_DEL             0.262                 13.176  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_signal_56_259
                                                                   NET DELAY            0.281                 13.457  1       
cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/A->cpu1_inst/riscvsmall_inst/secured_instance_61_1/secured_instance_56_96/Z
                                          SLICE_R31C68B            CTOF_DEL             0.272                 13.729  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/cpu1_inst_AHBL_M1_DATA_interconnect_HTRANS_0
                                                                   NET DELAY            0.136                 13.865  21      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/D->ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl_htrans_mstr_o_1_0_a2_0_a3[1]/Z
                                          SLICE_R31C68C            CTOF_DEL             0.262                 14.127  11      
ahbl1_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/ahbl1_inst_AHBL_M00_interconnect_HTRANS_0
                                                                   NET DELAY            0.351                 14.478  11      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/A->sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem_request_o/Z
                                          SLICE_R29C68C            CTOF_DEL             0.262                 14.740  64      
sysmem1_inst/lscc_sys_mem_inst/bridge_s1.genblk1.bridge_s1/mem1_req_arb_w
                                                                   NET DELAY            1.471                 16.211  64      
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CSB0
                                                                   ENDPOINT             0.000                 16.211  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
                                                                   CONSTRAINT           0.000                  9.259  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY        0.000                  9.259  3       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY            2.897                 12.156  3       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                              0.000                 12.156  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY            2.922                 15.078  3222    
sysmem1_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/intf_AHBL.lifcl_LAVAT.ebr.dp.LIFCL.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/LIFCL.dp16k.DP16K_MODE_inst/CLKB
                                                                   CLOCK PIN            0.000                 15.078  1       
                                                                   Uncertainty       -(0.000)                 15.078  
                                                                   Common Path Skew     0.351                 15.429  
                                                                   Setup time        -(0.308)                 15.121  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Required Time                                                                                                 15.121  
Arrival Time                                                                                               -(16.211)  
----------------------------------------  -----------------------  ----------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                          -1.089  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[7].ff_inst/DF              
                                         |    0.090 ns 
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[25].ff_inst/DF              
                                         |    0.099 ns 
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[12].ff_inst/DF              
                                         |    0.099 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[13].ff_inst/DF              
                                         |    0.099 ns 
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[1].ff_inst/DF              
                                         |    0.099 ns 
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/DF              
                                         |    0.099 ns 
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[6].ff_inst/DF              
                                         |    0.104 ns 
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[3].ff_inst/DF              
                                         |    0.104 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[11].ff_inst/DF              
                                         |    0.104 ns 
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[4].ff_inst/DF              
                                         |    0.104 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[7].ff_inst/Q  (SLICE_R33C51B)
Path End         : ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[7].ff_inst/DF  (SLICE_R33C51D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 32.6% (route), 67.4% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.090 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  3222    
ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[7].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[7].ff_inst/CLK->ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[7].ff_inst/Q
                                          SLICE_R33C51B            REG_DEL            0.178                  2.989  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_pwdata_r[7]
                                                                   NET DELAY          0.086                  3.075  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[7].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.075  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[7].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        0.000                  2.983  
                                                                   Common Path Skew  -0.093                  2.890  
                                                                   Hold time          0.094                  2.984  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.984  
Arrival Time                                                                                                 3.075  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.090  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[25].ff_inst/Q  (SLICE_R34C54B)
Path End         : ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[25].ff_inst/DF  (SLICE_R34C55C)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.099 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  2.811  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[25].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[25].ff_inst/CLK->ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[25].ff_inst/Q
                                          SLICE_R34C54B            REG_DEL            0.173                  2.984  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/p_prdata_r[25]
                                                                   NET DELAY          0.103                  3.087  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[25].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.087  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  2.984  3222    
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[25].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.984  1       
                                                                   Uncertainty        0.000                  2.984  
                                                                   Common Path Skew  -0.093                  2.891  
                                                                   Hold time          0.097                  2.988  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.988  
Arrival Time                                                                                                 3.087  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.099  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[12].ff_inst/Q  (SLICE_R33C50D)
Path End         : ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[12].ff_inst/DF  (SLICE_R31C50B)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.099 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  2.811  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[12].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[12].ff_inst/CLK->ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[12].ff_inst/Q
                                          SLICE_R33C50D            REG_DEL            0.173                  2.984  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/p_prdata_r[12]
                                                                   NET DELAY          0.103                  3.087  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[12].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.087  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  2.984  3222    
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[12].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.984  1       
                                                                   Uncertainty        0.000                  2.984  
                                                                   Common Path Skew  -0.093                  2.891  
                                                                   Hold time          0.097                  2.988  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.988  
Arrival Time                                                                                                 3.087  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.099  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/Q  (SLICE_R18C46B)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[13].ff_inst/DF  (SLICE_R18C47D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.099 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  3222    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[13].ff_inst/Q
                                          SLICE_R18C46B            REG_DEL            0.173                  2.984  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[13]
                                                                   NET DELAY          0.103                  3.087  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[13].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.087  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  447     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[13].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        0.000                  2.983  
                                                                   Common Path Skew  -0.093                  2.890  
                                                                   Hold time          0.097                  2.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.987  
Arrival Time                                                                                                 3.087  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.099  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[1].ff_inst/Q  (SLICE_R33C54B)
Path End         : ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[1].ff_inst/DF  (SLICE_R33C53B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.099 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  3222    
ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[1].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[1].ff_inst/CLK->ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[1].ff_inst/Q
                                          SLICE_R33C54B            REG_DEL            0.173                  2.984  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/apb_paddr_r[1]
                                                                   NET DELAY          0.103                  3.087  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[1].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.087  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[1].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        0.000                  2.983  
                                                                   Common Path Skew  -0.093                  2.890  
                                                                   Hold time          0.097                  2.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.987  
Arrival Time                                                                                                 3.087  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.099  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/Q  (SLICE_R35C52B)
Path End         : ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/DF  (SLICE_R35C51B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.099 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  3222    
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/CLK->ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.h_pend_r.ff_inst/Q
                                          SLICE_R35C52B            REG_DEL            0.173                  2.984  2       
ahbl2abp1_inst/lscc_ahbl2apb_inst/h_pend_r
                                                                   NET DELAY          0.103                  3.087  2       
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/DF
                                                                   ENDPOINT           0.000                  3.087  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_pend_d1_r.ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        0.000                  2.983  
                                                                   Common Path Skew  -0.093                  2.890  
                                                                   Hold time          0.097                  2.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.987  
Arrival Time                                                                                                 3.087  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.099  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[6].ff_inst/Q  (SLICE_R34C52D)
Path End         : ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[6].ff_inst/DF  (SLICE_R34C51C)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  2.811  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[6].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[6].ff_inst/CLK->ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[6].ff_inst/Q
                                          SLICE_R34C52D            REG_DEL            0.173                  2.984  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/p_prdata_r[6]
                                                                   NET DELAY          0.108                  3.092  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[6].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.092  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  2.984  3222    
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[6].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.984  1       
                                                                   Uncertainty        0.000                  2.984  
                                                                   Common Path Skew  -0.093                  2.891  
                                                                   Hold time          0.097                  2.988  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.988  
Arrival Time                                                                                                 3.092  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.104  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[3].ff_inst/Q  (SLICE_R33C49D)
Path End         : ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[3].ff_inst/DF  (SLICE_R33C49B)
Source Clock     : pll0_inst_clkos_o_net (R)
Destination Clock: pll0_inst_clkop_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.398                  2.811  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[3].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[3].ff_inst/CLK->ahbl2abp1_inst/lscc_ahbl2apb_inst/dual_clk.p_prdata_r[3].ff_inst/Q
                                          SLICE_R33C49D            REG_DEL            0.173                  2.984  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/p_prdata_r[3]
                                                                   NET DELAY          0.108                  3.092  1       
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[3].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.092  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.506  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.506  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.478                  2.984  3222    
ahbl2abp1_inst/lscc_ahbl2apb_inst/ahbl_hrdata_o[3].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.984  1       
                                                                   Uncertainty        0.000                  2.984  
                                                                   Common Path Skew  -0.093                  2.891  
                                                                   Hold time          0.097                  2.988  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.988  
Arrival Time                                                                                                 3.092  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.104  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[11].ff_inst/Q  (SLICE_R20C48D)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[11].ff_inst/DF  (SLICE_R20C49B)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  3222    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[11].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[11].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r_reg[11].ff_inst/Q
                                          SLICE_R20C48D            REG_DEL            0.173                  2.984  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_paddr_r[11]
                                                                   NET DELAY          0.108                  3.092  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[11].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.092  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  447     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_paddr_r[11].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        0.000                  2.983  
                                                                   Common Path Skew  -0.093                  2.890  
                                                                   Hold time          0.097                  2.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.987  
Arrival Time                                                                                                 3.092  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.104  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[4].ff_inst/Q  (SLICE_R12C46C)
Path End         : ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[4].ff_inst/DF  (SLICE_R12C48D)
Source Clock     : pll0_inst_clkop_o_net (R)
Destination Clock: pll0_inst_clkos_o_net (R)
Logic Level      : 1
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.173 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.093 ns 
Path Slack       : 0.104 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.413                  1.413  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.413  3222    
ahbl0_inst/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_multiplexor/pll0_inst_clkop_o_net
                                                                   NET DELAY          1.398                  2.811  3222    
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[4].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.811  1       


Data Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[4].ff_inst/CLK->ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r_reg[4].ff_inst/Q
                                          SLICE_R12C46C            REG_DEL            0.173                  2.984  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/apb_pwdata_r[4]
                                                                   NET DELAY          0.108                  3.092  1       
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[4].ff_inst/DF
                                                                   ENDPOINT           0.000                  3.092  1       


Destination Clock Path
Name                                      Cell/Site Name           Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
                                                                   CONSTRAINT         0.000                  0.000  1       
osc0_inst.lscc_osc_inst.gen_osca.u_OSC_A.OSCA_inst/HFCLKOUT
                                          OSC_CORE_OSC_CORE_R1C77  CLOCK LATENCY      0.000                  0.000  4       
osc0_inst/lscc_osc_inst/osc0_inst_hf_clk_out_o_net
                                                                   NET DELAY          1.506                  1.505  4       
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK->pll0_inst/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL_LLC                            0.000                  1.505  447     
ahbl2abp1_inst/lscc_ahbl2apb_inst/pll0_inst_clkos_o_net
                                                                   NET DELAY          1.478                  2.983  447     
ahbl2apb0_inst/lscc_ahbl2apb_inst/dual_clk.p_pwdata_r[4].ff_inst/CLK
                                                                   CLOCK PIN          0.000                  2.983  1       
                                                                   Uncertainty        0.000                  2.983  
                                                                   Common Path Skew  -0.093                  2.890  
                                                                   Hold time          0.097                  2.987  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                               -2.987  
Arrival Time                                                                                                 3.092  
----------------------------------------  -----------------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                         0.104  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



