#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Sep 26 14:08:32 2017
# Process ID: 9000
# Current directory: F:/VivadoProject/soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5800 F:\VivadoProject\soc\soc.xpr
# Log file: F:/VivadoProject/soc/vivado.log
# Journal file: F:/VivadoProject/soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/VivadoProject/soc/soc.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/inst_rom.xci]
export_ip_user_files -of_objects [get_files F:/VivadoProject/soc/soc.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -force -quiet
generate_target Simulation [get_files F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/data_mem.xci]
export_ip_user_files -of_objects [get_files F:/VivadoProject/soc/soc.srcs/sources_1/ip/data_mem/data_mem.xci] -no_script -force -quiet
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source top_design.tcl
reset_run inst_rom_synth_1
reset_run data_mem_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1 -noclean_dir 
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out_seg[7]} {out_seg[6]} {out_seg[5]} {out_seg[4]} {out_seg[3]} {out_seg[2]} {out_seg[1]} {out_seg[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {out_sel[7]} {out_sel[6]} {out_sel[5]} {out_sel[4]} {out_sel[3]} {out_sel[2]} {out_sel[1]} {out_sel[0]}]]
file mkdir F:/VivadoProject/soc/soc.srcs/constrs_1/new
close [ open F:/VivadoProject/soc/soc.srcs/constrs_1/new/DISP.xdc w ]
add_files -fileset constrs_1 F:/VivadoProject/soc/soc.srcs/constrs_1/new/DISP.xdc
set_property target_constrs_file F:/VivadoProject/soc/soc.srcs/constrs_1/new/DISP.xdc [current_fileset -constrset]
save_constraints -force
place_ports clk Y18
place_ports reset P20
place_ports {out_sel[7]} A18
place_ports {out_sel[6]} A20
place_ports {out_sel[5]} B20
place_ports {out_sel[4]} E18
place_ports {out_sel[3]} F18
place_ports {out_sel[2]} D19
place_ports {out_sel[1]} E19
place_ports {out_sel[0]} C19
save_constraints -force
place_ports {out_seg[7]} E13
place_ports {out_seg[6]} C15
place_ports {out_seg[5]} C14
place_ports {out_seg[4]} E17
place_ports {out_seg[3]} F16
place_ports {out_seg[2]} F14
place_ports {out_seg[1]} F13
place_ports {out_seg[0]} F15
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/Port_#0004.Hub_#0005]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/Port_#0004.Hub_#0005]
open_hw_target
set_property PROGRAM.FILE {F:/VivadoProject/soc/soc.runs/impl_1/top_design.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/VivadoProject/soc/soc.runs/impl_1/top_design.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {F:/VivadoProject/soc/soc.runs/impl_1/top_design.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_hw
close_design
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source top_design.tcl
restart
run all
close_sim
launch_simulation
source top_design.tcl
restart
run all
close_sim
