#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 15 20:11:22 2020
# Process ID: 1929
# Current directory: /home/op/fpga/one
# Command line: vivado
# Log file: /home/op/fpga/one/vivado.log
# Journal file: /home/op/fpga/one/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/op/fpga/one/uart/uart.xpr
add_files -norecurse {/home/op/fpga/UART_232/src/UART_rx.v /home/op/fpga/UART_232/src/TOP.v /home/op/fpga/UART_232/src/UART_tx.v /home/op/fpga/UART_232/src/UART_baudrate_generator.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/op/fpga/xdcs/Basys-3-Master.xdc
export_ip_user_files -of_objects  [get_files /home/op/fpga/xdcs/Basys-3-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/op/fpga/xdcs/Basys-3-Master.xdc
add_files -fileset constrs_1 -norecurse /home/op/fpga/xdcs/uartxdc.xdc
launch_simulation
source TOP.tcl
add_bp {/home/op/fpga/UART_232/src/UART_baudrate_generator.v} 22
remove_bps -file {/home/op/fpga/UART_232/src/UART_baudrate_generator.v} -line 22
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
open_run impl_1
close_sim
