Version 4
SHEET 1 1292 680
WIRE -1744 -496 -1792 -496
WIRE -1680 -496 -1696 -496
WIRE -1664 -496 -1680 -496
WIRE -1584 -496 -1616 -496
WIRE -1344 -496 -1344 -512
WIRE -1680 -448 -1680 -496
WIRE -1584 -448 -1680 -448
WIRE -1792 -432 -1792 -496
WIRE -1392 -432 -1408 -432
WIRE -1280 -432 -1296 -432
WIRE -1408 -352 -1408 -432
WIRE -1408 -352 -1440 -352
WIRE -1280 -352 -1280 -432
WIRE -1200 -352 -1280 -352
WIRE -1184 -352 -1200 -352
WIRE -1792 -336 -1792 -352
WIRE -1184 -320 -1184 -352
WIRE -1408 -272 -1408 -352
WIRE -1392 -272 -1408 -272
WIRE -1280 -272 -1280 -352
WIRE -1280 -272 -1296 -272
WIRE -1680 -256 -1792 -256
WIRE -1600 -256 -1632 -256
WIRE -1184 -224 -1184 -256
WIRE -1056 -224 -1056 -240
WIRE -1792 -208 -1792 -256
WIRE -1792 -112 -1792 -128
WIRE -1056 -112 -1056 -144
FLAG -1184 -224 0
FLAG -1056 -112 0
FLAG -1792 -112 0
FLAG -1792 -336 0
FLAG -1584 -496 !S
FLAG -1200 -352 Y
FLAG -1056 -240 $G_VDD
FLAG -1600 -256 A
FLAG -1584 -448 S
FLAG -1344 -432 $G_VDD
FLAG -1344 -208 S
FLAG -1344 -512 !S
FLAG -1440 -352 A
FLAG -1344 -272 0
SYMBOL cap -1200 -320 R0
WINDOW 3 28 48 Left 2
SYMATTR Value 50fF
SYMATTR InstName C1
SYMBOL voltage -1792 -224 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 3 20 97 Left 2
WINDOW 0 18 8 Left 2
SYMATTR Value PWL(0 3.3 30n 3.3 31n 0 60n 0 61n 3.3)
SYMATTR InstName V2
SYMBOL voltage -1056 -240 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 3 -12 57 Left 2
SYMATTR Value 3.3V
SYMATTR InstName VDD
SYMBOL voltage -1792 -448 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 3 23 99 Left 2
WINDOW 0 21 9 Left 2
SYMATTR Value PULSE(0 3.3 5n 1n 1n 10n 20n)
SYMATTR InstName V1
SYMBOL inverter -1728 -496 R0
SYMATTR InstName X1
SYMBOL inverter -1648 -496 R0
SYMATTR InstName X2
SYMBOL inverter -1664 -256 R0
SYMATTR InstName X9
SYMBOL nmos -1392 -224 R270
WINDOW 0 9 -23 VRight 2
SYMATTR InstName M1
SYMATTR Value NMOS
SYMATTR Value2 l=0.6u w=1.5u
SYMBOL pmos -1296 -480 R90
WINDOW 0 -4 99 VRight 2
SYMATTR InstName M2
SYMATTR SpiceModel ""
SYMATTR Value PMOS
SYMATTR Value2 l=0.6u w=3u
TEXT -1424 -120 Left 2 !.tran 70n
TEXT -1424 -152 Left 2 !.lib cmos.lib
TEXT -1616 -576 Left 3 ;CMOS Transmission-Gate
