// Seed: 2145766909
module module_0 (
    output wand id_0
    , id_18,
    input wire id_1,
    input supply1 id_2,
    output uwire id_3
    , id_19,
    input tri id_4,
    output uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wor id_10,
    input tri1 id_11,
    input tri1 id_12,
    output wand id_13,
    output supply1 id_14,
    output tri id_15,
    output supply0 id_16
);
  assign id_18 = -1 ? 1'd0 : id_1;
  logic id_20 = -1, id_21;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
