 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Fri Apr 29 15:46:41 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          1.42
  Critical Path Slack:           0.04
  Critical Path Clk Period:      1.88
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9408
  Buf/Inv Cell Count:            1256
  Buf Cell Count:                 654
  Inv Cell Count:                 602
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8333
  Sequential Cell Count:         1075
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    17214.699375
  Noncombinational Area:  3770.197252
  Buf/Inv Area:           1199.167234
  Total Buffer Area:           852.89
  Total Inverter Area:         346.27
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             20984.896626
  Design Area:           20984.896626


  Design Rules
  -----------------------------------
  Total Number of Nets:         12159
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-160

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  3.05
  Mapping Optimization:               10.26
  -----------------------------------------
  Overall Compile Time:               16.07
  Overall Compile Wall Clock Time:    16.53

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
