#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 19 14:14:28 2021
# Process ID: 13460
# Current directory: D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1
# Command line: vivado.exe -log VIO_Latency_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VIO_Latency_wrapper.tcl
# Log file: D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/VIO_Latency_wrapper.vds
# Journal file: D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source VIO_Latency_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/depot/Projects/ETF_2021/clock_enabler/clock_enabler.srcs/sources_1/imports/sources'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top VIO_Latency_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 402.465 ; gain = 102.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VIO_Latency_wrapper' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/hdl/VIO_Latency_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'VIO_Latency' declared at 'D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/synth/VIO_Latency.vhd:14' bound to instance 'VIO_Latency_i' of component 'VIO_Latency' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/hdl/VIO_Latency_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'VIO_Latency' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/synth/VIO_Latency.vhd:25]
INFO: [Synth 8-3491] module 'VIO_Latency_c_counter_binary_0_0' declared at 'D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/.Xil/Vivado-13460-DESKTOP-JGEC92R/realtime/VIO_Latency_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'VIO_Latency_c_counter_binary_0_0' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/synth/VIO_Latency.vhd:72]
INFO: [Synth 8-638] synthesizing module 'VIO_Latency_c_counter_binary_0_0' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/.Xil/Vivado-13460-DESKTOP-JGEC92R/realtime/VIO_Latency_c_counter_binary_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'VIO_Latency_clk_wiz_0_0' declared at 'D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/.Xil/Vivado-13460-DESKTOP-JGEC92R/realtime/VIO_Latency_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'VIO_Latency_clk_wiz_0_0' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/synth/VIO_Latency.vhd:79]
INFO: [Synth 8-638] synthesizing module 'VIO_Latency_clk_wiz_0_0' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/.Xil/Vivado-13460-DESKTOP-JGEC92R/realtime/VIO_Latency_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'VIO_Latency_ila_0_0' declared at 'D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/.Xil/Vivado-13460-DESKTOP-JGEC92R/realtime/VIO_Latency_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'VIO_Latency_ila_0_0' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/synth/VIO_Latency.vhd:86]
INFO: [Synth 8-638] synthesizing module 'VIO_Latency_ila_0_0' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/.Xil/Vivado-13460-DESKTOP-JGEC92R/realtime/VIO_Latency_ila_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'VIO_Latency_vio_0_0' declared at 'D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/.Xil/Vivado-13460-DESKTOP-JGEC92R/realtime/VIO_Latency_vio_0_0_stub.vhdl:5' bound to instance 'vio_0' of component 'VIO_Latency_vio_0_0' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/synth/VIO_Latency.vhd:91]
INFO: [Synth 8-638] synthesizing module 'VIO_Latency_vio_0_0' [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/.Xil/Vivado-13460-DESKTOP-JGEC92R/realtime/VIO_Latency_vio_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'VIO_Latency' (1#1) [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/synth/VIO_Latency.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'VIO_Latency_wrapper' (2#1) [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/hdl/VIO_Latency_wrapper.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 456.418 ; gain = 156.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 456.418 ; gain = 156.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 456.418 ; gain = 156.027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_clk_wiz_0_0/VIO_Latency_clk_wiz_0_0/VIO_Latency_clk_wiz_0_0_in_context.xdc] for cell 'VIO_Latency_i/clk_wiz_0'
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_clk_wiz_0_0/VIO_Latency_clk_wiz_0_0/VIO_Latency_clk_wiz_0_0_in_context.xdc] for cell 'VIO_Latency_i/clk_wiz_0'
Parsing XDC File [d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_ila_0_0/VIO_Latency_ila_0_0/VIO_Latency_ila_0_0_in_context.xdc] for cell 'VIO_Latency_i/ila_0'
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_ila_0_0/VIO_Latency_ila_0_0/VIO_Latency_ila_0_0_in_context.xdc] for cell 'VIO_Latency_i/ila_0'
Parsing XDC File [d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_vio_0_0/VIO_Latency_vio_0_0/VIO_Latency_vio_0_0_in_context.xdc] for cell 'VIO_Latency_i/vio_0'
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_vio_0_0/VIO_Latency_vio_0_0/VIO_Latency_vio_0_0_in_context.xdc] for cell 'VIO_Latency_i/vio_0'
Parsing XDC File [d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_c_counter_binary_0_0/VIO_Latency_c_counter_binary_0_0/VIO_Latency_c_counter_binary_0_0_in_context.xdc] for cell 'VIO_Latency_i/c_counter_binary_0'
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_c_counter_binary_0_0/VIO_Latency_c_counter_binary_0_0/VIO_Latency_c_counter_binary_0_0_in_context.xdc] for cell 'VIO_Latency_i/c_counter_binary_0'
Parsing XDC File [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/VIO_Latency_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/VIO_Latency_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 722.293 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 722.293 ; gain = 421.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 722.293 ; gain = 421.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_clk_wiz_0_0/VIO_Latency_clk_wiz_0_0/VIO_Latency_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  d:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.srcs/sources_1/bd/VIO_Latency/ip/VIO_Latency_clk_wiz_0_0/VIO_Latency_clk_wiz_0_0/VIO_Latency_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VIO_Latency_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VIO_Latency_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VIO_Latency_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VIO_Latency_i/vio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VIO_Latency_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 722.293 ; gain = 421.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 722.293 ; gain = 421.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 722.293 ; gain = 421.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'VIO_Latency_i/clk_wiz_0/clk_out1' to pin 'VIO_Latency_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 767.031 ; gain = 466.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 767.031 ; gain = 466.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 767.105 ; gain = 466.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.234 ; gain = 467.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.234 ; gain = 467.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.234 ; gain = 467.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.234 ; gain = 467.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.234 ; gain = 467.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.234 ; gain = 467.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |VIO_Latency_c_counter_binary_0_0 |         1|
|2     |VIO_Latency_clk_wiz_0_0          |         1|
|3     |VIO_Latency_ila_0_0              |         1|
|4     |VIO_Latency_vio_0_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |VIO_Latency_c_counter_binary_0_0_bbox_0 |     1|
|2     |VIO_Latency_clk_wiz_0_0_bbox_1          |     1|
|3     |VIO_Latency_ila_0_0_bbox_2              |     1|
|4     |VIO_Latency_vio_0_0_bbox_3              |     1|
|5     |IBUF                                    |     1|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |    37|
|2     |  VIO_Latency_i |VIO_Latency |    36|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.234 ; gain = 467.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 768.234 ; gain = 201.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 768.234 ; gain = 467.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 785.051 ; gain = 486.875
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/depot/Projects/ETF_2021/VIO_Latency/VIO_Latency.runs/synth_1/VIO_Latency_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file VIO_Latency_wrapper_utilization_synth.rpt -pb VIO_Latency_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 785.051 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 19 14:14:54 2021...
