<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] How to go on with Cortex-A8	support	-	[PATCH]
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-April/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20How%20to%20go%20on%20with%20Cortex-A8%0A%09support%09-%09%5BPATCH%5D&In-Reply-To=%3C49F8A42E.3020309%40googlemail.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="005827.html">
   <LINK REL="Next"  HREF="005927.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] How to go on with Cortex-A8	support	-	[PATCH]</H1>
    <B>Dirk Behme</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20How%20to%20go%20on%20with%20Cortex-A8%0A%09support%09-%09%5BPATCH%5D&In-Reply-To=%3C49F8A42E.3020309%40googlemail.com%3E"
       TITLE="[Openocd-development] How to go on with Cortex-A8	support	-	[PATCH]">dirk.behme at googlemail.com
       </A><BR>
    <I>Wed Apr 29 21:02:06 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="005827.html">[Openocd-development] How to go on with Cortex-A8 support	-	[PATCH]
</A></li>
        <LI>Next message: <A HREF="005927.html">[Openocd-development] How to go on with Cortex-A8 support
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5926">[ date ]</a>
              <a href="thread.html#5926">[ thread ]</a>
              <a href="subject.html#5926">[ subject ]</a>
              <a href="author.html#5926">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Magnus Lundin wrote:
&gt;<i> Dirk Behme wrote:
</I>&gt;&gt;<i> Magnus Lundin wrote:
</I>&gt;&gt;&gt;<i> Hi
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> There are some problems with dap info, but it seems the results are 
</I>&gt;&gt;&gt;<i> useful anyway.
</I>&gt;&gt;&gt;<i> Her comes my interpretation:
</I>&gt;&gt;&gt;&gt;&gt;<i> dap info 0
</I>&gt;&gt;&gt;&gt;<i> ap debugbase 0xffffffff
</I>&gt;&gt;&gt;&gt;<i> ap identification register 0x14770001
</I>&gt;&gt;&gt;&gt;<i>         No ROM table present
</I>&gt;&gt;&gt;<i> This is  a  MEM-AP port AHB bus with no ROM table. This could be the 
</I>&gt;&gt;&gt;<i> access to system memory.
</I>&gt;&gt;&gt;<i> Try reading , and writing memory, things like
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> dap apsel 0
</I>&gt;&gt;&gt;<i> mdw 0 16
</I>&gt;&gt;<i> Does this tell you anything?
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> -- cut --
</I>&gt;&gt;&gt;<i> jtag tapenable omap3.cpu
</I>&gt;&gt;<i> Enabling Cortex-A8 @ OMAP3
</I>&gt;&gt;<i> Cortex-A8 @ OMAP3 enabled
</I>&gt;&gt;<i> 1
</I>&gt;&gt;&gt;<i> scan_chain
</I>&gt;&gt;<i>      TapName            | Enabled |   IdCode      Expected    IrLen 
</I>&gt;&gt;<i> IrCap  IrMask Instr
</I>&gt;&gt;<i> ---|--------------------|---------|------------|------------|------|------|------|--------- 
</I>&gt;&gt;<i>
</I>&gt;&gt;<i>  0 | omap3.cpu          |    Y    | 0x00000000 | 0x0b6d602f | 0x04 | 
</I>&gt;&gt;<i> 0x01 | 0x00 | 0x0f
</I>&gt;&gt;<i>  1 | omap3.jrc          |    Y    | 0x0b7ae02f | 0x0b7ae02f | 0x06 | 
</I>&gt;&gt;<i> 0x01 | 0x0f | 0x3f
</I>&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> target create omap3.cpu cortex_m3 -endian little -chain-position 
</I>&gt;&gt;<i> omap3.cpu
</I>&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> dap info 0
</I>&gt;&gt;<i> ap debugbase 0xffffffff
</I>&gt;&gt;<i> ap identification register 0x14770001
</I>&gt;&gt;<i>         No ROM table present
</I>&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> dap apsel 0
</I>&gt;&gt;<i> ap 0 selected, identification register 0x14770001
</I>&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> mdw 0 16
</I>&gt;&gt;<i> invalid command name &quot;mdw_0&quot;
</I>&gt;&gt;<i> called at file &quot;command.c&quot;, line 456
</I>&gt;&gt;<i> called at file &quot;embedded:startup.tcl&quot;, line 89
</I>&gt;&gt;<i> called at file &quot;embedded:startup.tcl&quot;, line 93
</I>&gt;&gt;&gt;<i> mdw 0x00000000
</I>&gt;&gt;<i> invalid command name &quot;mdw_0x00000000&quot;
</I>&gt;&gt;<i> called at file &quot;command.c&quot;, line 456
</I>&gt;&gt;<i> called at file &quot;embedded:startup.tcl&quot;, line 89
</I>&gt;&gt;<i> called at file &quot;embedded:startup.tcl&quot;, line 93
</I>&gt;&gt;&gt;<i> omap3.cpu mdw 0x00000000
</I>&gt;&gt;<i> AHBAP Cached values: dp_select 0x0, ap_csw 0xa2000012, ap_tar 0xffffffff
</I>&gt;&gt;<i> SWJ-DP STICKY ERROR
</I>&gt;&gt;<i> Read AHBAP_CSW 0x0
</I>&gt;&gt;<i> Block read error address 0x0, count 0x1
</I>&gt;&gt;<i> Runtime error, file &quot;command.c&quot;, line 456:
</I>&gt;&gt;<i>     error reading target @ 0x00000000
</I>&gt;&gt;&gt;<i> omap3.cpu mdw 0x00000000 16
</I>&gt;&gt;<i> Runtime error, file &quot;command.c&quot;, line 456:
</I>&gt;&gt;<i>     expected: mdw ADDR [COUNT]
</I>&gt;&gt;<i> -- cut --
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> ?
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Best regards
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> Dirk
</I>&gt;<i> Hard to say, but it is quite clear that we are talking to a Debug Access 
</I>&gt;<i> Port. We cannot talk to the memory bus get sticky errors  from the DP in 
</I>&gt;<i> the  expected places,  we read reasonable values from the  ID and the 
</I>&gt;<i> ROMADRESS register. The value returned from CSW should not be 0x0, 
</I>&gt;<i> perhaps the AP is turned off, there is a DEVICEEN bit in the CSW 
</I>&gt;<i> register and from looking through the OPAP  manual it seems that there 
</I>&gt;<i> are security setting that can turn DAP access on and off.
</I>&gt;<i> 
</I>&gt;<i> Could you try the version in head and check both AP 0 and AP 1.
</I>
-- cut --
 &gt; version
Open On-Chip Debugger 1.0 (2009-04-29-20:38) svn:1570

 &gt; jtag tapenable omap3.cpu
Enabling Cortex-A8 @ OMAP3
Cortex-A8 @ OMAP3 enabled
1
 &gt; scan_chain
      TapName            | Enabled |   IdCode      Expected    IrLen 
IrCap  IrMask Instr
---|--------------------|---------|------------|------------|------|------|------|--------- 

  0 | omap3.cpu          |    Y    | 0x00000000 | 0x0b6d602f | 0x04 | 
0x01 | 0x00 | 0x0f
  1 | omap3.jrc          |    Y    | 0x0b7ae02f | 0x0b7ae02f | 0x06 | 
0x01 | 0x0f | 0x3f

 &gt; target create omap3.cpu cortex_m3 -endian little -chain-position 
omap3.cpu

 &gt; dap apsel 0
ap 0 selected, identification register 0x14770001

 &gt; dap info 0
ap identification register 0x14770001
         Type is mem-ap AHB
ap debugbase 0xffffffff
         No ROM table present

 &gt; dap apsel 1
ap 1 selected, identification register 0x04770002

 &gt; dap info 1
ap identification register 0x04770002
         Type is mem-ap APB
ap debugbase 0x80000000
         ROM table in legacy format
         CID3 0xb1, CID2 0x5, CID1 0x10, CID0, 0xd
         MEMTYPE system memory not present. Dedicated debug bus
         ROMTABLE[0x0] = 0xd4010003
                 Component base address 0x54010000, pid4 0x4, start 
address 0x54010000
                 Component cid1 0x90, class is CoreSight component 

                 CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd 

                 PID3 0x10, PID2 0x2b, PID1 0xb9, PID0, 0x21 

         ROMTABLE[0x4] = 0xd4011003 

                 Component base address 0x54011000, pid4 0x4, start 
address 0x54011000
                 Component cid1 0x90, class is CoreSight component 

                 CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd 

                 PID3 0x10, PID2 0x2b, PID1 0xbc, PID0, 0x8 

         ROMTABLE[0x8] = 0xd4012003 

                 Component base address 0x54012000, pid4 0x0, start 
address 0x54012000
                 Component cid1 0x90, class is CoreSight component 

                 CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd 

                 PID3 0x0, PID2 0x9, PID1 0x71, PID0, 0x13 

         ROMTABLE[0xc] = 0xd4013002 

                 Component not present 

         ROMTABLE[0x10] = 0xd4019003 

                 Component base address 0x54019000, pid4 0x4, start 
address 0x54019000
                 Component cid1 0x90, class is CoreSight component 

                 CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd 

                 PID3 0x0, PID2 0x1b, PID1 0xb9, PID0, 0x12 

         ROMTABLE[0x14] = 0xd401b003 

                 Component base address 0x5401b000, pid4 0x4, start 
address 0x5401b000
                 Component cid1 0x90, class is CoreSight component 

                 CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd 

                 PID3 0x0, PID2 0xb, PID1 0xb9, PID0, 0x7 

         ROMTABLE[0x18] = 0xd401d003 

                 Component base address 0x5401d000, pid4 0x0, start 
address 0x5401d000
                 Component cid1 0xf0, class is Non standard layout
                 CID3 0xb1, CID2 0x5, CID1 0xf0, CID0, 0xd
                 PID3 0x0, PID2 0x9, PID1 0x73, PID0, 0x43
         ROMTABLE[0x1c] = 0xd4500003
                 Component base address 0x54500000, pid4 0x0, start 
address 0x54500000
                 Component cid1 0x90, class is CoreSight component
                 CID3 0xb1, CID2 0x5, CID1 0x90, CID0, 0xd
                 PID3 0x0, PID2 0x19, PID1 0x71, PID0, 0x20
         ROMTABLE[0x20] = 0x0
                 End of ROM table

 &gt; dap apsel 2
ap 2 selected, identification register 0x14760010

 &gt; dap info 2
ap identification register 0x14760010
         Type is jtag-ap
ap debugbase 0x00000000
         No ROM table present

 &gt; dap apsel 3
ap 3 selected, identification register 0x00000000

 &gt; dap info 3
ap identification register 0x00000000
No AP found at this apsel 0x3
         No ROM table present

 &gt;
-- cut --

Best regards

Dirk

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="005827.html">[Openocd-development] How to go on with Cortex-A8 support	-	[PATCH]
</A></li>
	<LI>Next message: <A HREF="005927.html">[Openocd-development] How to go on with Cortex-A8 support
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#5926">[ date ]</a>
              <a href="thread.html#5926">[ thread ]</a>
              <a href="subject.html#5926">[ subject ]</a>
              <a href="author.html#5926">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
