Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 17 17:11:15 2025
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku3p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   331 |
|    Minimum number of control sets                        |   331 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   208 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   331 |
| >= 0 to < 4        |    41 |
| >= 4 to < 6        |    80 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |   172 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4941 |          959 |
| No           | No                    | Yes                    |            2336 |          609 |
| No           | Yes                   | No                     |             695 |          199 |
| Yes          | No                    | No                     |            2151 |          423 |
| Yes          | No                    | Yes                    |            5483 |          962 |
| Yes          | Yes                   | No                     |             890 |          142 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
| ~ftdi_clk_i_IBUF_BUFG                   | ft600_send_recv/reg_ftdi_wr_n_i_1_n_0                                                                                                                                                                                                                    | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  ftdi_clk_i_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[4]                                                                              |                1 |              1 |         1.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                               | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                               | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                  |                1 |              1 |         1.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  ftdi_clk_i_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                         | ila_gen.ila/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/row_dct/E[0]                                                                                                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/row_dct/E[0]                                                                                                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/pixel_transpose/FSM_onehot_wr_state_r[2]_i_1__0_n_0                                                                                                                                                                               | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r[2]_i_1_n_0                                                                                                                                                                                  | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/row_dct/E[0]                                                                                                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
| ~ftdi_clk_i_IBUF_BUFG                   | ft600_send_recv/reg_LED_data_out[3]_i_1_n_0                                                                                                                                                                                                              | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1__1_n_0                                                                                                                                                                           | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                             | ila_gen.ila/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_gradient/CE                                                                                                                                                                                   | gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                                                                                              |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_laplacian/CE                                                                                                                                                                                  | gen_image_statistics.image_statistics_core/statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                      | ila_gen.ila/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1_n_0                                                                                                                                                                              | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/pixel_transpose/FSM_sequential_rd_state_r[1]_i_1__0_n_0                                                                                                                                                                           | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                               | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg_0                                                                                                                                                            |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                      |                4 |              6 |         1.50 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                    | ila_gen.ila/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                    | ila_gen.ila/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                             |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/gen_subsample.pixel_subsampler_inst/sel_pixel_i_1__0_n_0                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  ftdi_clk_i_IBUF_BUFG                   | ft600_send_recv/p_0_in[15]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  ftdi_clk_i_IBUF_BUFG                   | ft600_send_recv/p_0_in[7]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/pixel_transpose/FSM_onehot_wr_state_r[2]_i_1__1_n_0                                                                                                                                                                               | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                3 |              8 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | rgb_to_ycrcb/valid_delay_reg/ycrcb_valid_o                                                                                                                                                                                                               | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                               | ila_gen.ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/gen_subsample.pixel_subsampler_inst/sel_pixel_i_1_n_0                                                                                                                                                                             | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                         |                3 |              8 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/I_YESLUT6.I_YES_OREG.O_reg_reg                                                                                                                                                                               | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/dout_reg1_reg_0                                                                                                                                                                             |                1 |              8 |         8.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                              | ila_gen.ila/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                         |                1 |              9 |         9.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0]                                                                                                               | gen_image_statistics.image_statistics_core/statistics_core_laplacian/std_dev_sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                                                                                             |                2 |              9 |         4.50 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/E[0]                                                                                                                | gen_image_statistics.image_statistics_core/statistics_core_gradient/std_dev_sqrt/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q                                                                                              |                3 |              9 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                    |                7 |             10 |         1.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                    |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/gradient_core/valid_x                                                                                                                                                                                         | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                      |                3 |             11 |         3.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/laplacian_core/valid_x                                                                                                                                                                                        | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             11 |         5.50 |
| ~ftdi_clk_i_IBUF_BUFG                   | rst_i_IBUF_inst/O                                                                                                                                                                                                                                        | output_memory/output_ram_rd_addr0                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                9 |             14 |         1.56 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                    |                7 |             16 |         2.29 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                   | ila_gen.ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                   | ila_gen.ila/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                |                3 |             16 |         5.33 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             17 |         4.25 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                   | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                      |                3 |             20 |         6.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/pixel_transpose/wr_counter_r                                                                                                                                                                                                      | lossy_comp_core/core_1/pixel_transpose/wr_counter_r[31]_i_1__0_n_0                                                                                                                                                                      |                6 |             31 |         5.17 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/pixel_transpose/wr_counter_r                                                                                                                                                                                                      | lossy_comp_core/core_2/pixel_transpose/wr_counter_r[31]_i_1__1_n_0                                                                                                                                                                      |                7 |             31 |         4.43 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/pixel_transpose/wr_counter_r                                                                                                                                                                                                      | lossy_comp_core/core_0/pixel_transpose/wr_counter_r[31]_i_1_n_0                                                                                                                                                                         |                5 |             31 |         6.20 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  clocking_gen.sys_clk/inst/clk_out1     | input_memory_fifo/rd_en_delay/E[0]                                                                                                                                                                                                                       | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  clocking_gen.sys_clk/inst/clk_out1     | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                      |                5 |             32 |         6.40 |
| ~ftdi_clk_i_IBUF_BUFG                   | ft600_send_recv/temp_LED_data                                                                                                                                                                                                                            | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             32 |         6.40 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  ftdi_clk_i_IBUF_BUFG                   | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            | input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                             |                6 |             33 |         5.50 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             34 |         2.83 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shift_en_o                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             34 |         6.80 |
| ~ftdi_clk_i_IBUF_BUFG                   |                                                                                                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               12 |             38 |         3.17 |
|  clocking_gen.sys_clk/inst/clk_out1     | output_memory/output_ram_wr_addr[6]_i_1_n_0                                                                                                                                                                                                              | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |                8 |             39 |         4.88 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             39 |         2.79 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_gradient/valid_o0                                                                                                                                                                             | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               19 |             48 |         2.53 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_laplacian/valid_o0                                                                                                                                                                            | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               19 |             48 |         2.53 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shift_en_o                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/shift_en_o                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             49 |         6.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/shift_en_o                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             56 |         8.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               22 |             59 |         2.68 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_gradient/vsum_shifted0                                                                                                                                                                        | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               12 |             61 |         5.08 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_laplacian/vsum_shifted0                                                                                                                                                                       | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               15 |             61 |         4.07 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               22 |             63 |         2.86 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/gen_subsample.input_sipo_reg/data_o                                                                                                                                                                                               | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               11 |             64 |         5.82 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/gen_subsample.input_sipo_reg/data_o                                                                                                                                                                                               | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               12 |             64 |         5.33 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/gen_subsample.input_sipo_reg/data_o                                                                                                                                                                                               | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               13 |             64 |         4.92 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                      |               20 |             66 |         3.30 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/pixel_divider/valid_delay/Q[0]                                                                                                                                                                                                    | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               29 |             72 |         2.48 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/pixel_divider/valid_delay/Q[0]                                                                                                                                                                                                    | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               39 |             72 |         1.85 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/pixel_divider/valid_delay/Q[0]                                                                                                                                                                                                    | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               31 |             72 |         2.32 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/input_sipo/data_o                                                                                                                                                                                             | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               21 |             72 |         3.43 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/valid_x_reg_n_0                                                                                                                                                                                               | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               20 |             72 |         3.60 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_laplacian/CE                                                                                                                                                                                  | gen_image_statistics.image_statistics_core/statistics_core_laplacian/SCLR                                                                                                                                                               |               12 |             75 |         6.25 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_gradient/CE                                                                                                                                                                                   | gen_image_statistics.image_statistics_core/statistics_core_gradient/SCLR                                                                                                                                                                |                8 |             75 |         9.38 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/col_dct/valid_delay/E[0]                                                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               17 |             80 |         4.71 |
|  ftdi_clk_i_IBUF_BUFG                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             80 |         4.44 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/col_dct/valid_delay/E[0]                                                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               13 |             80 |         6.15 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/col_dct/valid_delay/E[0]                                                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               19 |             80 |         4.21 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | ila_gen.ila/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                      |               29 |             94 |         3.24 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/row_dct/valid_delay/E[0]                                                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               24 |             96 |         4.00 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/row_dct/valid_delay/E[0]                                                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               19 |             96 |         5.05 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/row_dct/valid_delay/E[0]                                                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               21 |             96 |         4.57 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_gradient/CE                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             98 |         5.44 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_laplacian/CE                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               21 |             98 |         4.67 |
|  clocking_gen.sys_clk/inst/clk_out1     | ila_gen.ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                           |                                                                                                                                                                                                                                         |               25 |            103 |         4.12 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/input_sipo/pixel_block_valid_x                                                                                                                                                                                | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               33 |            104 |         3.15 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_gradient/CE                                                                                                                                                                                   | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               33 |            177 |         5.36 |
|  clocking_gen.sys_clk/inst/clk_out1     | gen_image_statistics.image_statistics_core/statistics_core_laplacian/CE                                                                                                                                                                                  | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               27 |            177 |         6.56 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/gen_subsample.pixel_subsampler_inst/E[0]                                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |               41 |            192 |         4.68 |
|  clocking_gen.sys_clk/inst/clk_out1     | rst_i_IBUF_inst/O                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               53 |            222 |         4.19 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/pixel_transpose/pixel_bank_0                                                                                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |              134 |            576 |         4.30 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_2/pixel_transpose/pixel_bank_1                                                                                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |              122 |            576 |         4.72 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/pixel_transpose/pixel_bank_0                                                                                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |              130 |            576 |         4.43 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_1/pixel_transpose/pixel_bank_1                                                                                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |              130 |            576 |         4.43 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/pixel_transpose/pixel_bank_1                                                                                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |              116 |            576 |         4.97 |
|  clocking_gen.sys_clk/inst/clk_out1     | lossy_comp_core/core_0/pixel_transpose/pixel_bank_0                                                                                                                                                                                                      | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |              133 |            576 |         4.33 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          | rst_i_IBUF_inst/O                                                                                                                                                                                                                       |              571 |           2221 |         3.89 |
|  clocking_gen.sys_clk/inst/clk_out1     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              930 |           5603 |         6.02 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


