#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x156f076e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x156f07850 .scope module, "multiplier4_for_test" "multiplier4_for_test" 3 1;
 .timescale 0 0;
P_0x156f06fb0 .param/l "width" 0 3 2, +C4<00000000000000000000000000000100>;
v0x156f18020_0 .var "a", 3 0;
v0x156f180d0_0 .var "b", 3 0;
v0x156f18180_0 .net "out", 15 0, v0x156f17f60_0;  1 drivers
S_0x156f07a80 .scope module, "u_multiplier4_for" "multiplier4_for" 3 8, 4 1 0, S_0x156f07850;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x156f07bf0 .param/l "width" 0 4 2, +C4<00000000000000000000000000000100>;
v0x156f07d80_0 .net "a", 3 0, v0x156f18020_0;  1 drivers
v0x156f17e30_0 .net "b", 3 0, v0x156f180d0_0;  1 drivers
v0x156f17ed0_0 .var/i "i", 31 0;
v0x156f17f60_0 .var "out", 15 0;
E_0x156f07d40 .event anyedge, v0x156f17e30_0, v0x156f07d80_0;
    .scope S_0x156f07a80;
T_0 ;
    %wait E_0x156f07d40;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x156f17f60_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x156f17ed0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x156f17ed0_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x156f17e30_0;
    %load/vec4 v0x156f17ed0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x156f17f60_0;
    %load/vec4 v0x156f07d80_0;
    %pad/u 16;
    %load/vec4 v0x156f17ed0_0;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0x156f17f60_0, 0, 16;
T_0.2 ;
    %load/vec4 v0x156f17ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x156f17ed0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x156f07850;
T_1 ;
    %fork t_1, S_0x156f07850;
    %fork t_2, S_0x156f07850;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x156f18020_0, 0, 4;
    %end;
t_2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x156f180d0_0, 0, 4;
    %end;
    .scope S_0x156f07850;
t_0 ;
    %end;
    .thread T_1;
    .scope S_0x156f07850;
T_2 ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %fork t_4, S_0x156f07850;
    %fork t_5, S_0x156f07850;
    %join;
    %join;
    %jmp t_3;
t_4 ;
    %delay 1, 0;
    %load/vec4 v0x156f18020_0;
    %addi 1, 0, 4;
    %store/vec4 v0x156f18020_0, 0, 4;
    %end;
t_5 ;
    %delay 1, 0;
    %load/vec4 v0x156f180d0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x156f180d0_0, 0, 4;
    %end;
    .scope S_0x156f07850;
t_3 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %load/vec4 v0x156f180d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x156f180d0_0, 0;
    %end;
    .thread T_2;
    .scope S_0x156f07850;
T_3 ;
    %vpi_call/w 3 30 "$dumpfile", "multiplier4_for_wave.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x156f07850 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/wr80340/WorkSpace/verilog/multiplier4_for_test.v";
    "/Users/wr80340/WorkSpace/verilog/multiplier4_for.v";
