; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -mtriple riscv64 -mattr +m,+a,+f,+d,+zepi -S -dce -riscv-v-vector-bits-min=64 \
; RUN:    -scalable-vectorization=only -prefer-predicate-over-epilogue=predicate-dont-vectorize \
; RUN:    -loop-vectorize -instcombine -force-vector-interleave=1 < %s -o - | FileCheck %s
; RUN: opt -mtriple riscv64 -mattr +m,+a,+f,+d,+zepi -S -dce -riscv-v-vector-bits-min=64 \
; RUN:    -scalable-vectorization=only -prefer-predicate-over-epilogue=predicate-dont-vectorize \
; RUN:    -loop-vectorize -instcombine -force-vector-interleave=1 -vector-register-width-factor=8 \
; RUN:    < %s -o - | FileCheck %s --check-prefix=CHECKWF8

define void @test_bitcast_widening(i64 %N, i8* %c, i8* %a, i8* %b, i8* %m) {
; CHECK-LABEL: @test_bitcast_widening(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    [[B5:%.*]] = ptrtoint i8* [[B:%.*]] to i64
; CHECK-NEXT:    [[A3:%.*]] = ptrtoint i8* [[A:%.*]] to i64
; CHECK-NEXT:    [[TMP0:%.*]] = bitcast i8* [[A]] to double*
; CHECK-NEXT:    [[TMP1:%.*]] = bitcast i8* [[B]] to double*
; CHECK-NEXT:    [[C2:%.*]] = ptrtoint i8* [[C:%.*]] to i64
; CHECK-NEXT:    [[TMP2:%.*]] = bitcast i8* [[C]] to double*
; CHECK-NEXT:    [[M1:%.*]] = ptrtoint i8* [[M:%.*]] to i64
; CHECK-NEXT:    [[TMP3:%.*]] = bitcast i8* [[M]] to i64*
; CHECK-NEXT:    [[CMP17:%.*]] = icmp sgt i64 [[N:%.*]], 0
; CHECK-NEXT:    br i1 [[CMP17]], label [[FOR_BODY_PREHEADER:%.*]], label [[FOR_END:%.*]]
; CHECK:       for.body.preheader:
; CHECK-NEXT:    [[TMP4:%.*]] = xor i64 [[N]], -1
; CHECK-NEXT:    [[TMP5:%.*]] = call i64 @llvm.vscale.i64()
; CHECK-NEXT:    [[TMP6:%.*]] = icmp ugt i64 [[TMP5]], [[TMP4]]
; CHECK-NEXT:    br i1 [[TMP6]], label [[SCALAR_PH:%.*]], label [[VECTOR_MEMCHECK:%.*]]
; CHECK:       vector.memcheck:
; CHECK-NEXT:    [[TMP7:%.*]] = call i64 @llvm.vscale.i64()
; CHECK-NEXT:    [[TMP8:%.*]] = shl i64 [[TMP7]], 3
; CHECK-NEXT:    [[TMP9:%.*]] = sub i64 [[M1]], [[C2]]
; CHECK-NEXT:    [[DIFF_CHECK:%.*]] = icmp ult i64 [[TMP9]], [[TMP8]]
; CHECK-NEXT:    [[TMP10:%.*]] = call i64 @llvm.vscale.i64()
; CHECK-NEXT:    [[TMP11:%.*]] = shl i64 [[TMP10]], 3
; CHECK-NEXT:    [[TMP12:%.*]] = sub i64 [[C2]], [[A3]]
; CHECK-NEXT:    [[DIFF_CHECK4:%.*]] = icmp ult i64 [[TMP12]], [[TMP11]]
; CHECK-NEXT:    [[CONFLICT_RDX:%.*]] = or i1 [[DIFF_CHECK]], [[DIFF_CHECK4]]
; CHECK-NEXT:    [[TMP13:%.*]] = call i64 @llvm.vscale.i64()
; CHECK-NEXT:    [[TMP14:%.*]] = shl i64 [[TMP13]], 3
; CHECK-NEXT:    [[TMP15:%.*]] = sub i64 [[C2]], [[B5]]
; CHECK-NEXT:    [[DIFF_CHECK6:%.*]] = icmp ult i64 [[TMP15]], [[TMP14]]
; CHECK-NEXT:    [[CONFLICT_RDX7:%.*]] = or i1 [[CONFLICT_RDX]], [[DIFF_CHECK6]]
; CHECK-NEXT:    [[TMP16:%.*]] = call i64 @llvm.vscale.i64()
; CHECK-NEXT:    [[TMP17:%.*]] = shl i64 [[TMP16]], 3
; CHECK-NEXT:    [[TMP18:%.*]] = sub i64 [[M1]], [[A3]]
; CHECK-NEXT:    [[DIFF_CHECK8:%.*]] = icmp ult i64 [[TMP18]], [[TMP17]]
; CHECK-NEXT:    [[CONFLICT_RDX9:%.*]] = or i1 [[CONFLICT_RDX7]], [[DIFF_CHECK8]]
; CHECK-NEXT:    [[TMP19:%.*]] = call i64 @llvm.vscale.i64()
; CHECK-NEXT:    [[TMP20:%.*]] = shl i64 [[TMP19]], 3
; CHECK-NEXT:    [[TMP21:%.*]] = sub i64 [[M1]], [[B5]]
; CHECK-NEXT:    [[DIFF_CHECK10:%.*]] = icmp ult i64 [[TMP21]], [[TMP20]]
; CHECK-NEXT:    [[CONFLICT_RDX11:%.*]] = or i1 [[CONFLICT_RDX9]], [[DIFF_CHECK10]]
; CHECK-NEXT:    br i1 [[CONFLICT_RDX11]], label [[SCALAR_PH]], label [[VECTOR_PH:%.*]]
; CHECK:       vector.ph:
; CHECK-NEXT:    br label [[VECTOR_BODY:%.*]]
; CHECK:       vector.body:
; CHECK-NEXT:    [[INDEX:%.*]] = phi i64 [ 0, [[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY]] ]
; CHECK-NEXT:    [[TMP22:%.*]] = getelementptr inbounds double, double* [[TMP0]], i64 [[INDEX]]
; CHECK-NEXT:    [[TMP23:%.*]] = sub i64 [[N]], [[INDEX]]
; CHECK-NEXT:    [[TMP24:%.*]] = call i64 @llvm.epi.vsetvl(i64 [[TMP23]], i64 3, i64 0)
; CHECK-NEXT:    [[TMP25:%.*]] = trunc i64 [[TMP24]] to i32
; CHECK-NEXT:    [[TMP26:%.*]] = bitcast double* [[TMP22]] to <vscale x 1 x double>*
; CHECK-NEXT:    [[VP_OP_LOAD:%.*]] = call <vscale x 1 x double> @llvm.vp.load.nxv1f64.p0nxv1f64(<vscale x 1 x double>* [[TMP26]], <vscale x 1 x i1> shufflevector (<vscale x 1 x i1> insertelement (<vscale x 1 x i1> poison, i1 true, i32 0), <vscale x 1 x i1> poison, <vscale x 1 x i32> zeroinitializer), i32 [[TMP25]])
; CHECK-NEXT:    [[TMP27:%.*]] = getelementptr inbounds double, double* [[TMP1]], i64 [[INDEX]]
; CHECK-NEXT:    [[TMP28:%.*]] = bitcast double* [[TMP27]] to <vscale x 1 x double>*
; CHECK-NEXT:    [[VP_OP_LOAD14:%.*]] = call <vscale x 1 x double> @llvm.vp.load.nxv1f64.p0nxv1f64(<vscale x 1 x double>* [[TMP28]], <vscale x 1 x i1> shufflevector (<vscale x 1 x i1> insertelement (<vscale x 1 x i1> poison, i1 true, i32 0), <vscale x 1 x i1> poison, <vscale x 1 x i32> zeroinitializer), i32 [[TMP25]])
; CHECK-NEXT:    [[VP_OP:%.*]] = call <vscale x 1 x double> @llvm.vp.fadd.nxv1f64(<vscale x 1 x double> [[VP_OP_LOAD]], <vscale x 1 x double> [[VP_OP_LOAD14]], <vscale x 1 x i1> shufflevector (<vscale x 1 x i1> insertelement (<vscale x 1 x i1> poison, i1 true, i32 0), <vscale x 1 x i1> poison, <vscale x 1 x i32> zeroinitializer), i32 [[TMP25]])
; CHECK-NEXT:    [[TMP29:%.*]] = getelementptr inbounds double, double* [[TMP2]], i64 [[INDEX]]
; CHECK-NEXT:    [[TMP30:%.*]] = bitcast double* [[TMP29]] to <vscale x 1 x double>*
; CHECK-NEXT:    call void @llvm.vp.store.nxv1f64.p0nxv1f64(<vscale x 1 x double> [[VP_OP]], <vscale x 1 x double>* [[TMP30]], <vscale x 1 x i1> shufflevector (<vscale x 1 x i1> insertelement (<vscale x 1 x i1> poison, i1 true, i32 0), <vscale x 1 x i1> poison, <vscale x 1 x i32> zeroinitializer), i32 [[TMP25]])
; CHECK-NEXT:    [[TMP31:%.*]] = bitcast <vscale x 1 x double> [[VP_OP_LOAD]] to <vscale x 1 x i64>
; CHECK-NEXT:    [[TMP32:%.*]] = bitcast <vscale x 1 x double> [[VP_OP_LOAD14]] to <vscale x 1 x i64>
; CHECK-NEXT:    [[VP_OP15:%.*]] = call <vscale x 1 x i64> @llvm.vp.add.nxv1i64(<vscale x 1 x i64> [[TMP32]], <vscale x 1 x i64> [[TMP31]], <vscale x 1 x i1> shufflevector (<vscale x 1 x i1> insertelement (<vscale x 1 x i1> poison, i1 true, i32 0), <vscale x 1 x i1> poison, <vscale x 1 x i32> zeroinitializer), i32 [[TMP25]])
; CHECK-NEXT:    [[TMP33:%.*]] = getelementptr inbounds i64, i64* [[TMP3]], i64 [[INDEX]]
; CHECK-NEXT:    [[TMP34:%.*]] = bitcast i64* [[TMP33]] to <vscale x 1 x i64>*
; CHECK-NEXT:    call void @llvm.vp.store.nxv1i64.p0nxv1i64(<vscale x 1 x i64> [[VP_OP15]], <vscale x 1 x i64>* [[TMP34]], <vscale x 1 x i1> shufflevector (<vscale x 1 x i1> insertelement (<vscale x 1 x i1> poison, i1 true, i32 0), <vscale x 1 x i1> poison, <vscale x 1 x i32> zeroinitializer), i32 [[TMP25]])
; CHECK-NEXT:    [[TMP35:%.*]] = and i64 [[TMP24]], 4294967295
; CHECK-NEXT:    [[INDEX_NEXT]] = add i64 [[INDEX]], [[TMP35]]
; CHECK-NEXT:    [[TMP36:%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N]]
; CHECK-NEXT:    br i1 [[TMP36]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP0:![0-9]+]]
; CHECK:       middle.block:
; CHECK-NEXT:    br i1 true, label [[FOR_END_LOOPEXIT:%.*]], label [[SCALAR_PH]]
; CHECK:       scalar.ph:
; CHECK-NEXT:    [[BC_RESUME_VAL:%.*]] = phi i64 [ [[N]], [[MIDDLE_BLOCK]] ], [ 0, [[FOR_BODY_PREHEADER]] ], [ 0, [[VECTOR_MEMCHECK]] ]
; CHECK-NEXT:    br label [[FOR_BODY:%.*]]
; CHECK:       for.body:
; CHECK-NEXT:    [[I_018:%.*]] = phi i64 [ [[INC:%.*]], [[FOR_BODY]] ], [ [[BC_RESUME_VAL]], [[SCALAR_PH]] ]
; CHECK-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds double, double* [[TMP0]], i64 [[I_018]]
; CHECK-NEXT:    [[TMP37:%.*]] = load double, double* [[ARRAYIDX]], align 8
; CHECK-NEXT:    [[ARRAYIDX1:%.*]] = getelementptr inbounds double, double* [[TMP1]], i64 [[I_018]]
; CHECK-NEXT:    [[TMP38:%.*]] = load double, double* [[ARRAYIDX1]], align 8
; CHECK-NEXT:    [[ADD:%.*]] = fadd double [[TMP37]], [[TMP38]]
; CHECK-NEXT:    [[ARRAYIDX2:%.*]] = getelementptr inbounds double, double* [[TMP2]], i64 [[I_018]]
; CHECK-NEXT:    store double [[ADD]], double* [[ARRAYIDX2]], align 8
; CHECK-NEXT:    [[TMP39:%.*]] = bitcast double [[TMP37]] to i64
; CHECK-NEXT:    [[TMP40:%.*]] = bitcast double [[TMP38]] to i64
; CHECK-NEXT:    [[ADD5:%.*]] = add nsw i64 [[TMP40]], [[TMP39]]
; CHECK-NEXT:    [[ARRAYIDX6:%.*]] = getelementptr inbounds i64, i64* [[TMP3]], i64 [[I_018]]
; CHECK-NEXT:    store i64 [[ADD5]], i64* [[ARRAYIDX6]], align 8
; CHECK-NEXT:    [[INC]] = add nuw nsw i64 [[I_018]], 1
; CHECK-NEXT:    [[EXITCOND_NOT:%.*]] = icmp eq i64 [[INC]], [[N]]
; CHECK-NEXT:    br i1 [[EXITCOND_NOT]], label [[FOR_END_LOOPEXIT]], label [[FOR_BODY]], !llvm.loop [[LOOP2:![0-9]+]]
; CHECK:       for.end.loopexit:
; CHECK-NEXT:    br label [[FOR_END]]
; CHECK:       for.end:
; CHECK-NEXT:    ret void
;
; CHECKWF8-LABEL: @test_bitcast_widening(
; CHECKWF8-NEXT:  entry:
; CHECKWF8-NEXT:    [[B5:%.*]] = ptrtoint i8* [[B:%.*]] to i64
; CHECKWF8-NEXT:    [[A3:%.*]] = ptrtoint i8* [[A:%.*]] to i64
; CHECKWF8-NEXT:    [[TMP0:%.*]] = bitcast i8* [[A]] to double*
; CHECKWF8-NEXT:    [[TMP1:%.*]] = bitcast i8* [[B]] to double*
; CHECKWF8-NEXT:    [[C2:%.*]] = ptrtoint i8* [[C:%.*]] to i64
; CHECKWF8-NEXT:    [[TMP2:%.*]] = bitcast i8* [[C]] to double*
; CHECKWF8-NEXT:    [[M1:%.*]] = ptrtoint i8* [[M:%.*]] to i64
; CHECKWF8-NEXT:    [[TMP3:%.*]] = bitcast i8* [[M]] to i64*
; CHECKWF8-NEXT:    [[CMP17:%.*]] = icmp sgt i64 [[N:%.*]], 0
; CHECKWF8-NEXT:    br i1 [[CMP17]], label [[FOR_BODY_PREHEADER:%.*]], label [[FOR_END:%.*]]
; CHECKWF8:       for.body.preheader:
; CHECKWF8-NEXT:    br i1 false, label [[SCALAR_PH:%.*]], label [[VECTOR_MEMCHECK:%.*]]
; CHECKWF8:       vector.memcheck:
; CHECKWF8-NEXT:    [[TMP4:%.*]] = call i64 @llvm.vscale.i64()
; CHECKWF8-NEXT:    [[TMP5:%.*]] = shl i64 [[TMP4]], 6
; CHECKWF8-NEXT:    [[TMP6:%.*]] = sub i64 [[M1]], [[C2]]
; CHECKWF8-NEXT:    [[DIFF_CHECK:%.*]] = icmp ult i64 [[TMP6]], [[TMP5]]
; CHECKWF8-NEXT:    [[TMP7:%.*]] = call i64 @llvm.vscale.i64()
; CHECKWF8-NEXT:    [[TMP8:%.*]] = shl i64 [[TMP7]], 6
; CHECKWF8-NEXT:    [[TMP9:%.*]] = sub i64 [[C2]], [[A3]]
; CHECKWF8-NEXT:    [[DIFF_CHECK4:%.*]] = icmp ult i64 [[TMP9]], [[TMP8]]
; CHECKWF8-NEXT:    [[CONFLICT_RDX:%.*]] = or i1 [[DIFF_CHECK]], [[DIFF_CHECK4]]
; CHECKWF8-NEXT:    [[TMP10:%.*]] = call i64 @llvm.vscale.i64()
; CHECKWF8-NEXT:    [[TMP11:%.*]] = shl i64 [[TMP10]], 6
; CHECKWF8-NEXT:    [[TMP12:%.*]] = sub i64 [[C2]], [[B5]]
; CHECKWF8-NEXT:    [[DIFF_CHECK6:%.*]] = icmp ult i64 [[TMP12]], [[TMP11]]
; CHECKWF8-NEXT:    [[CONFLICT_RDX7:%.*]] = or i1 [[CONFLICT_RDX]], [[DIFF_CHECK6]]
; CHECKWF8-NEXT:    [[TMP13:%.*]] = call i64 @llvm.vscale.i64()
; CHECKWF8-NEXT:    [[TMP14:%.*]] = shl i64 [[TMP13]], 6
; CHECKWF8-NEXT:    [[TMP15:%.*]] = sub i64 [[M1]], [[A3]]
; CHECKWF8-NEXT:    [[DIFF_CHECK8:%.*]] = icmp ult i64 [[TMP15]], [[TMP14]]
; CHECKWF8-NEXT:    [[CONFLICT_RDX9:%.*]] = or i1 [[CONFLICT_RDX7]], [[DIFF_CHECK8]]
; CHECKWF8-NEXT:    [[TMP16:%.*]] = call i64 @llvm.vscale.i64()
; CHECKWF8-NEXT:    [[TMP17:%.*]] = shl i64 [[TMP16]], 6
; CHECKWF8-NEXT:    [[TMP18:%.*]] = sub i64 [[M1]], [[B5]]
; CHECKWF8-NEXT:    [[DIFF_CHECK10:%.*]] = icmp ult i64 [[TMP18]], [[TMP17]]
; CHECKWF8-NEXT:    [[CONFLICT_RDX11:%.*]] = or i1 [[CONFLICT_RDX9]], [[DIFF_CHECK10]]
; CHECKWF8-NEXT:    br i1 [[CONFLICT_RDX11]], label [[SCALAR_PH]], label [[VECTOR_PH:%.*]]
; CHECKWF8:       vector.ph:
; CHECKWF8-NEXT:    br label [[VECTOR_BODY:%.*]]
; CHECKWF8:       vector.body:
; CHECKWF8-NEXT:    [[INDEX:%.*]] = phi i64 [ 0, [[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY]] ]
; CHECKWF8-NEXT:    [[TMP19:%.*]] = getelementptr inbounds double, double* [[TMP0]], i64 [[INDEX]]
; CHECKWF8-NEXT:    [[TMP20:%.*]] = sub i64 [[N]], [[INDEX]]
; CHECKWF8-NEXT:    [[TMP21:%.*]] = call i64 @llvm.epi.vsetvl(i64 [[TMP20]], i64 3, i64 3)
; CHECKWF8-NEXT:    [[TMP22:%.*]] = trunc i64 [[TMP21]] to i32
; CHECKWF8-NEXT:    [[TMP23:%.*]] = bitcast double* [[TMP19]] to <vscale x 8 x double>*
; CHECKWF8-NEXT:    [[VP_OP_LOAD:%.*]] = call <vscale x 8 x double> @llvm.vp.load.nxv8f64.p0nxv8f64(<vscale x 8 x double>* [[TMP23]], <vscale x 8 x i1> shufflevector (<vscale x 8 x i1> insertelement (<vscale x 8 x i1> poison, i1 true, i32 0), <vscale x 8 x i1> poison, <vscale x 8 x i32> zeroinitializer), i32 [[TMP22]])
; CHECKWF8-NEXT:    [[TMP24:%.*]] = getelementptr inbounds double, double* [[TMP1]], i64 [[INDEX]]
; CHECKWF8-NEXT:    [[TMP25:%.*]] = bitcast double* [[TMP24]] to <vscale x 8 x double>*
; CHECKWF8-NEXT:    [[VP_OP_LOAD14:%.*]] = call <vscale x 8 x double> @llvm.vp.load.nxv8f64.p0nxv8f64(<vscale x 8 x double>* [[TMP25]], <vscale x 8 x i1> shufflevector (<vscale x 8 x i1> insertelement (<vscale x 8 x i1> poison, i1 true, i32 0), <vscale x 8 x i1> poison, <vscale x 8 x i32> zeroinitializer), i32 [[TMP22]])
; CHECKWF8-NEXT:    [[VP_OP:%.*]] = call <vscale x 8 x double> @llvm.vp.fadd.nxv8f64(<vscale x 8 x double> [[VP_OP_LOAD]], <vscale x 8 x double> [[VP_OP_LOAD14]], <vscale x 8 x i1> shufflevector (<vscale x 8 x i1> insertelement (<vscale x 8 x i1> poison, i1 true, i32 0), <vscale x 8 x i1> poison, <vscale x 8 x i32> zeroinitializer), i32 [[TMP22]])
; CHECKWF8-NEXT:    [[TMP26:%.*]] = getelementptr inbounds double, double* [[TMP2]], i64 [[INDEX]]
; CHECKWF8-NEXT:    [[TMP27:%.*]] = bitcast double* [[TMP26]] to <vscale x 8 x double>*
; CHECKWF8-NEXT:    call void @llvm.vp.store.nxv8f64.p0nxv8f64(<vscale x 8 x double> [[VP_OP]], <vscale x 8 x double>* [[TMP27]], <vscale x 8 x i1> shufflevector (<vscale x 8 x i1> insertelement (<vscale x 8 x i1> poison, i1 true, i32 0), <vscale x 8 x i1> poison, <vscale x 8 x i32> zeroinitializer), i32 [[TMP22]])
; CHECKWF8-NEXT:    [[TMP28:%.*]] = bitcast <vscale x 8 x double> [[VP_OP_LOAD]] to <vscale x 8 x i64>
; CHECKWF8-NEXT:    [[TMP29:%.*]] = bitcast <vscale x 8 x double> [[VP_OP_LOAD14]] to <vscale x 8 x i64>
; CHECKWF8-NEXT:    [[VP_OP15:%.*]] = call <vscale x 8 x i64> @llvm.vp.add.nxv8i64(<vscale x 8 x i64> [[TMP29]], <vscale x 8 x i64> [[TMP28]], <vscale x 8 x i1> shufflevector (<vscale x 8 x i1> insertelement (<vscale x 8 x i1> poison, i1 true, i32 0), <vscale x 8 x i1> poison, <vscale x 8 x i32> zeroinitializer), i32 [[TMP22]])
; CHECKWF8-NEXT:    [[TMP30:%.*]] = getelementptr inbounds i64, i64* [[TMP3]], i64 [[INDEX]]
; CHECKWF8-NEXT:    [[TMP31:%.*]] = bitcast i64* [[TMP30]] to <vscale x 8 x i64>*
; CHECKWF8-NEXT:    call void @llvm.vp.store.nxv8i64.p0nxv8i64(<vscale x 8 x i64> [[VP_OP15]], <vscale x 8 x i64>* [[TMP31]], <vscale x 8 x i1> shufflevector (<vscale x 8 x i1> insertelement (<vscale x 8 x i1> poison, i1 true, i32 0), <vscale x 8 x i1> poison, <vscale x 8 x i32> zeroinitializer), i32 [[TMP22]])
; CHECKWF8-NEXT:    [[TMP32:%.*]] = and i64 [[TMP21]], 4294967295
; CHECKWF8-NEXT:    [[INDEX_NEXT]] = add i64 [[INDEX]], [[TMP32]]
; CHECKWF8-NEXT:    [[TMP33:%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N]]
; CHECKWF8-NEXT:    br i1 [[TMP33]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP0:![0-9]+]]
; CHECKWF8:       middle.block:
; CHECKWF8-NEXT:    br i1 true, label [[FOR_END_LOOPEXIT:%.*]], label [[SCALAR_PH]]
; CHECKWF8:       scalar.ph:
; CHECKWF8-NEXT:    [[BC_RESUME_VAL:%.*]] = phi i64 [ [[N]], [[MIDDLE_BLOCK]] ], [ 0, [[FOR_BODY_PREHEADER]] ], [ 0, [[VECTOR_MEMCHECK]] ]
; CHECKWF8-NEXT:    br label [[FOR_BODY:%.*]]
; CHECKWF8:       for.body:
; CHECKWF8-NEXT:    [[I_018:%.*]] = phi i64 [ [[INC:%.*]], [[FOR_BODY]] ], [ [[BC_RESUME_VAL]], [[SCALAR_PH]] ]
; CHECKWF8-NEXT:    [[ARRAYIDX:%.*]] = getelementptr inbounds double, double* [[TMP0]], i64 [[I_018]]
; CHECKWF8-NEXT:    [[TMP34:%.*]] = load double, double* [[ARRAYIDX]], align 8
; CHECKWF8-NEXT:    [[ARRAYIDX1:%.*]] = getelementptr inbounds double, double* [[TMP1]], i64 [[I_018]]
; CHECKWF8-NEXT:    [[TMP35:%.*]] = load double, double* [[ARRAYIDX1]], align 8
; CHECKWF8-NEXT:    [[ADD:%.*]] = fadd double [[TMP34]], [[TMP35]]
; CHECKWF8-NEXT:    [[ARRAYIDX2:%.*]] = getelementptr inbounds double, double* [[TMP2]], i64 [[I_018]]
; CHECKWF8-NEXT:    store double [[ADD]], double* [[ARRAYIDX2]], align 8
; CHECKWF8-NEXT:    [[TMP36:%.*]] = bitcast double [[TMP34]] to i64
; CHECKWF8-NEXT:    [[TMP37:%.*]] = bitcast double [[TMP35]] to i64
; CHECKWF8-NEXT:    [[ADD5:%.*]] = add nsw i64 [[TMP37]], [[TMP36]]
; CHECKWF8-NEXT:    [[ARRAYIDX6:%.*]] = getelementptr inbounds i64, i64* [[TMP3]], i64 [[I_018]]
; CHECKWF8-NEXT:    store i64 [[ADD5]], i64* [[ARRAYIDX6]], align 8
; CHECKWF8-NEXT:    [[INC]] = add nuw nsw i64 [[I_018]], 1
; CHECKWF8-NEXT:    [[EXITCOND_NOT:%.*]] = icmp eq i64 [[INC]], [[N]]
; CHECKWF8-NEXT:    br i1 [[EXITCOND_NOT]], label [[FOR_END_LOOPEXIT]], label [[FOR_BODY]], !llvm.loop [[LOOP2:![0-9]+]]
; CHECKWF8:       for.end.loopexit:
; CHECKWF8-NEXT:    br label [[FOR_END]]
; CHECKWF8:       for.end:
; CHECKWF8-NEXT:    ret void
;
entry:
  %0 = bitcast i8* %a to double*
  %1 = bitcast i8* %b to double*
  %2 = bitcast i8* %c to double*
  %3 = bitcast i8* %m to i64*
  %cmp17 = icmp sgt i64 %N, 0
  br i1 %cmp17, label %for.body.preheader, label %for.end

for.body.preheader:                               ; preds = %entry
  br label %for.body

for.body:                                         ; preds = %for.body.preheader, %for.body
  %i.018 = phi i64 [ %inc, %for.body ], [ 0, %for.body.preheader ]
  %arrayidx = getelementptr inbounds double, double* %0, i64 %i.018
  %4 = load double, double* %arrayidx, align 8
  %arrayidx1 = getelementptr inbounds double, double* %1, i64 %i.018
  %5 = load double, double* %arrayidx1, align 8
  %add = fadd double %4, %5
  %arrayidx2 = getelementptr inbounds double, double* %2, i64 %i.018
  store double %add, double* %arrayidx2, align 8
  %6 = bitcast double %4 to i64
  %7 = bitcast double %5 to i64
  %add5 = add nsw i64 %7, %6
  %arrayidx6 = getelementptr inbounds i64, i64* %3, i64 %i.018
  store i64 %add5, i64* %arrayidx6, align 8
  %inc = add nuw nsw i64 %i.018, 1
  %exitcond.not = icmp eq i64 %inc, %N
  br i1 %exitcond.not, label %for.end.loopexit, label %for.body

for.end.loopexit:                                 ; preds = %for.body
  br label %for.end

for.end:                                          ; preds = %for.end.loopexit, %entry
  ret void
}
