# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do decoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/quartus {C:/Users/Admin/Documents/quartus/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:23 on Nov 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Admin/Documents/quartus" C:/Users/Admin/Documents/quartus/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 16:00:23 on Nov 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.decoder
# vsim work.decoder 
# Start time: 16:00:44 on Nov 14,2021
# Loading work.decoder
vsim work.decoder
# End time: 16:00:51 on Nov 14,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.decoder 
# Start time: 16:00:51 on Nov 14,2021
# Loading work.decoder
vsim work.decoder
# End time: 16:00:56 on Nov 14,2021, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vsim work.decoder 
# Start time: 16:00:56 on Nov 14,2021
# Loading work.decoder
add wave  \
sim:/decoder/in \
sim:/decoder/out
run
run
run
run
run
run
run
run
# End time: 16:14:35 on Nov 14,2021, Elapsed time: 0:13:39
# Errors: 0, Warnings: 0
