<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jan 05 10:50:11 2017" VIVADOVERSION="2014.4">

  <SYSTEMINFO ARCH="virtex7" BOARD="xilinx.com:vc707:part0:1.1" DEVICE="7vx485t" NAME="c_bd_imp" PACKAGE="ffg1761" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc1" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc2" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="FIFO_CC_c_shift_ram_7" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_CU_axis_data_fifo_cu1" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="FIFO_CU_blk_mem_gen_0" PORT="clka"/>
        <CONNECTION INSTANCE="FIFO_CU_blk_mem_gen_0" PORT="clkb"/>
        <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_4" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_5" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_6" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_CU_counter_addra" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_CU_counter_addrb" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_CU_delay_1_rdy_vld_1" PORT="CLK"/>
        <CONNECTION INSTANCE="FIFO_CU_delay_1_rdy_vld_2" PORT="CLK"/>
        <CONNECTION INSTANCE="STAT_c_counter_binary_0" PORT="CLK"/>
        <CONNECTION INSTANCE="xpro_c_controller_0" PORT="CLK"/>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="CLK"/>
        <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CLK"/>
        <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="COMMAND" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_COMMAND">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xpro_c_controller_0" PORT="COMMAND"/>
        <CONNECTION INSTANCE="xpro_d_controller_0" PORT="COMMAND"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="CRC_32_C" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_CRC_32_C">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="CRC_32_C"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="INTERRUPT_REQ_C" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_FLUSH_FIFO_CC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xpro_c_controller_0" PORT="FLUSH_FIFO_CC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="M_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc2_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc2" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIS_tready" SIGIS="undef" SIGNAME="External_Ports_M_AXIS_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_10" PORT="Op2"/>
        <CONNECTION INSTANCE="xpro_d_controller_0" PORT="INTR_REQ_D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_tvalid" SIGIS="undef" SIGNAME="xpro_c_controller_0_M_AXIS_TVALID_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xpro_c_controller_0" PORT="M_AXIS_TVALID_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="RESETN" SIGIS="undef" SIGNAME="External_Ports_RESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xpro_c_controller_0" PORT="CLEAR"/>
        <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CLEAR"/>
        <CONNECTION INSTANCE="xpro_d_controller_0" PORT="FIFO_DC_EMPTY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="STATUS" RIGHT="0" SIGIS="undef" SIGNAME="STAT_c_counter_binary_0_Q &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_xlconstant_0_dout &amp; STAT_util_vector_logic_0_Res &amp; xpro_c_engine_0_BUS_REQUEST_CC &amp; xpro_c_engine_0_BUS_REQUEST_CU &amp; xpro_c_engine_0_CRC_ERROR &amp; xpro_c_engine_0_CODING_OVERFLOW &amp; xpro_c_engine_0_C_DATA_VALID &amp; xpro_c_engine_0_FLUSHING_C &amp; xpro_c_engine_0_COMPRESSING &amp; xpro_c_engine_0_FINISHED_C">
      <CONNECTIONS>
        <CONNECTION INSTANCE="STAT_c_counter_binary_0" PORT="Q"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_xlconstant_0" PORT="dout"/>
        <CONNECTION INSTANCE="STAT_util_vector_logic_0" PORT="Res"/>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="BUS_REQUEST_CC"/>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="BUS_REQUEST_CU"/>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="CRC_ERROR"/>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="CODING_OVERFLOW"/>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="C_DATA_VALID"/>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="FLUSHING_C"/>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="COMPRESSING"/>
        <CONNECTION INSTANCE="xpro_c_engine_0" PORT="FINISHED_C"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S_AXIS_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_CU_axis_data_fifo_cu1" PORT="s_axis_tdata"/>
        <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_5" PORT="D"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="S_AXIS_tready" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_1_Res">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_1" PORT="Res"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_tvalid" SIGIS="undef" SIGNAME="External_Ports_S_AXIS_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="FIFO_CU_axis_data_fifo_cu1" PORT="s_axis_tvalid"/>
        <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_5" PORT="CE"/>
        <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_6" PORT="CE"/>
        <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_6" PORT="D"/>
        <CONNECTION INSTANCE="FIFO_CU_delay_1_rdy_vld_2" PORT="D"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE FULLNAME="/FIFO_CC/axis_data_fifo_cc1" HWVERSION="1.1" INSTANCE="FIFO_CC_axis_data_fifo_cc1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_axis_data_fifo_cc1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="FIFO_CC_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_C_DATAOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="C_DATAOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_count_down" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="C_DATAIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_tready"/>
            <PORTMAP PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_tready"/>
            <PORTMAP PHYSICAL="m_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/axis_data_fifo_cc2" HWVERSION="1.1" INSTANCE="FIFO_CC_axis_data_fifo_cc2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_axis_data_fifo_cc2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="FIFO_CC_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc2_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_C_DATAOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="C_DATAOUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="M_AXIS_TVALID_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_10" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc2_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_tready"/>
            <PORTMAP PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_tready"/>
            <PORTMAP PHYSICAL="m_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/c_shift_ram_7" HWVERSION="12.0" INSTANCE="FIFO_CC_c_shift_ram_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_c_shift_ram_7_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CC_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_8" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CC_c_shift_ram_7_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_7" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/count_down" HWVERSION="2.0" INSTANCE="FIFO_CC_count_down" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_count_down_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_7" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_count_down_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_9" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/count_finish" HWVERSION="2.0" INSTANCE="FIFO_CC_count_finish" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_count_finish_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_INTERRUPT_REQ_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="INTERRUPT_REQ_C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_count_finish_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_9" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/util_vector_logic_0" HWVERSION="2.0" INSTANCE="FIFO_CC_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_C_DATA_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="C_DATA_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc1" PORT="s_axis_tvalid"/>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc2" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/util_vector_logic_1" HWVERSION="2.0" INSTANCE="FIFO_CC_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_RST_FIFO_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="RST_FIFO_CC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc1" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc2" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/util_vector_logic_10" HWVERSION="2.0" INSTANCE="FIFO_CC_util_vector_logic_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_10_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_FLUSH_FIFO_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="FLUSH_FIFO_CC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_M_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_10_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc2" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/util_vector_logic_2" HWVERSION="2.0" INSTANCE="FIFO_CC_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc2_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc2" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_WAIT_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="WAIT_CC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="WAIT_CC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/util_vector_logic_5" HWVERSION="2.0" INSTANCE="FIFO_CC_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_engine_0_BUS_REQUEST_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_REQUEST_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_7" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/util_vector_logic_7" HWVERSION="2.0" INSTANCE="FIFO_CC_util_vector_logic_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_c_shift_ram_7_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_c_shift_ram_7" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_7_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc1" PORT="m_axis_tready"/>
            <CONNECTION INSTANCE="FIFO_CC_count_down" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/util_vector_logic_8" HWVERSION="2.0" INSTANCE="FIFO_CC_util_vector_logic_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_8_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_BUS_ACK_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="BUS_ACK_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_8_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_c_shift_ram_7" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CC/util_vector_logic_9" HWVERSION="2.0" INSTANCE="FIFO_CC_util_vector_logic_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_9_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_count_down_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_count_down" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_count_finish_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_count_finish" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="WAIT_DC"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/axis_data_fifo_cu1" HWVERSION="1.1" INSTANCE="FIFO_CU_axis_data_fifo_cu1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_infrastructure_ip_suite;v=v1_1;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="2"/>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="64"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_axis_data_fifo_cu1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="s_axis_aresetn" SIGIS="rst" SIGNAME="FIFO_CU_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="External_Ports_S_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="FIFO_CU_axis_data_fifo_cu1_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_S_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="FIFO_CU_axis_data_fifo_cu1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_m_tvalid_busy" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="FIFO_CU_wait_cu_both_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_wait_cu_both" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_axis_data_fifo_cu1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="M_TDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXIS" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axis_tvalid"/>
            <PORTMAP PHYSICAL="s_axis_tready"/>
            <PORTMAP PHYSICAL="s_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M_AXIS" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m_axis_tvalid"/>
            <PORTMAP PHYSICAL="m_axis_tready"/>
            <PORTMAP PHYSICAL="m_axis_tdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/blk_mem_gen_0" HWVERSION="8.2" INSTANCE="FIFO_CU_blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="1024"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     5.5741500000000004 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Simple_Dual_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="1024"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="xpro_c_controller_0_BUSY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="BUSY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_c_shift_ram_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_6" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_counter_addra_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_counter_addra" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_c_shift_ram_5_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_5" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_counter_addrb_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_counter_addrb" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_4" PORT="D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/c_shift_ram_4" HWVERSION="12.0" INSTANCE="FIFO_CU_c_shift_ram_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_c_shift_ram_4_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="Width" VALUE="32"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CU_blk_mem_gen_0_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_blk_mem_gen_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="FIFO_CU_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CU_c_shift_ram_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="BRAM_TDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/c_shift_ram_5" HWVERSION="12.0" INSTANCE="FIFO_CU_c_shift_ram_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_c_shift_ram_5_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="Width" VALUE="32"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_S_AXIS_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="External_Ports_S_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CU_c_shift_ram_5_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/c_shift_ram_6" HWVERSION="12.0" INSTANCE="FIFO_CU_c_shift_ram_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_c_shift_ram_6_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_S_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="External_Ports_S_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CU_c_shift_ram_6_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/counter_addra" HWVERSION="12.0" INSTANCE="FIFO_CU_counter_addra" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_counter_addra_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="10"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="FIFO_CU_delay_1_rdy_vld_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_delay_1_rdy_vld_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CU_counter_addra_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/counter_addrb" HWVERSION="12.0" INSTANCE="FIFO_CU_counter_addrb" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_counter_addrb_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="10"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="FIFO_CU_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_6" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="xpro_c_controller_0_RST_FIFO_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="RST_FIFO_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CU_counter_addrb_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="COUNTER_ADDRB"/>
            <CONNECTION INSTANCE="FIFO_CU_blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/delay_1_rdy_vld_1" HWVERSION="12.0" INSTANCE="FIFO_CU_delay_1_rdy_vld_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_delay_1_rdy_vld_1_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CU_wait_cu_both_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_wait_cu_both" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CU_delay_1_rdy_vld_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_2" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/delay_1_rdy_vld_2" HWVERSION="12.0" INSTANCE="FIFO_CU_delay_1_rdy_vld_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_shift_ram" VLNV="xilinx.com:ip:c_shift_ram:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_shift_ram;v=v12_0;d=pg122-c-shift-ram.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_SHIFT_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_OPT_GOAL" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_REG_LAST_BIT" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_PRIORITY" VALUE="1"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_delay_1_rdy_vld_2_0"/>
        <PARAMETER NAME="ShiftRegType" VALUE="Fixed_Length"/>
        <PARAMETER NAME="OptGoal" VALUE="Resources"/>
        <PARAMETER NAME="RegLastBit" VALUE="true"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="Width" VALUE="1"/>
        <PARAMETER NAME="Depth" VALUE="1"/>
        <PARAMETER NAME="DefaultDataRadix" VALUE="2"/>
        <PARAMETER NAME="DefaultData" VALUE="0"/>
        <PARAMETER NAME="ReadMifFile" VALUE="false"/>
        <PARAMETER NAME="MemInitFile" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="AsyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="AsyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SyncInitRadix" VALUE="2"/>
        <PARAMETER NAME="SyncInitVal" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="CEPriority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="D" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_S_AXIS_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="FIFO_CU_delay_1_rdy_vld_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_counter_addra" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/m_tvalid_busy" HWVERSION="2.0" INSTANCE="FIFO_CU_m_tvalid_busy" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_m_tvalid_busy_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_axis_data_fifo_cu1_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_axis_data_fifo_cu1" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_BUSY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="BUSY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_m_tvalid_busy_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_wait_cu_both" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/util_vector_logic_0" HWVERSION="2.0" INSTANCE="FIFO_CU_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_RST_FIFO_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="RST_FIFO_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_axis_data_fifo_cu1" PORT="s_axis_aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/util_vector_logic_1" HWVERSION="2.0" INSTANCE="FIFO_CU_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_axis_data_fifo_cu1_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_axis_data_fifo_cu1" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_BUSY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="BUSY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="S_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/util_vector_logic_2" HWVERSION="2.0" INSTANCE="FIFO_CU_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_wait_cu_both_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_wait_cu_both" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_delay_1_rdy_vld_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_delay_1_rdy_vld_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_4" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/util_vector_logic_3" HWVERSION="2.0" INSTANCE="FIFO_CU_util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_BUS_REQUEST_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="BUS_REQUEST_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_4" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/util_vector_logic_4" HWVERSION="2.0" INSTANCE="FIFO_CU_util_vector_logic_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="M_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/util_vector_logic_5" HWVERSION="2.0" INSTANCE="FIFO_CU_util_vector_logic_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_5_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_U_WAIT_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="U_WAIT_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_WAIT_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="WAIT_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_6" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/util_vector_logic_6" HWVERSION="2.0" INSTANCE="FIFO_CU_util_vector_logic_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_READ_FIFO_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="READ_FIFO_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_5_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_5" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_6_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_blk_mem_gen_0" PORT="enb"/>
            <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_4" PORT="CE"/>
            <CONNECTION INSTANCE="FIFO_CU_counter_addrb" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/wait_cu_both" HWVERSION="2.0" INSTANCE="FIFO_CU_wait_cu_both" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="and"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_wait_cu_both_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_WAIT_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="WAIT_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_m_tvalid_busy_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_m_tvalid_busy" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_wait_cu_both_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_axis_data_fifo_cu1" PORT="m_axis_tready"/>
            <CONNECTION INSTANCE="FIFO_CU_delay_1_rdy_vld_1" PORT="D"/>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/FIFO_CU/xlconstant_1" HWVERSION="1.1" INSTANCE="FIFO_CU_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="BRAM_TVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/STAT/c_counter_binary_0" HWVERSION="12.0" INSTANCE="STAT_c_counter_binary_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="0"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="virtex7"/>
        <PARAMETER NAME="C_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_c_counter_binary_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="Fabric"/>
        <PARAMETER NAME="Output_Width" VALUE="16"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="STAT_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="STAT_util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="xpro_c_controller_0_RESTART_DECOMPRESSOR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="RESTART_DECOMPRESSOR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="STAT_c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="COMPRESSED_SIZE"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/STAT/util_vector_logic_0" HWVERSION="2.0" INSTANCE="STAT_util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="STAT_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="STAT_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_M_AXIS_TVALID_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="M_AXIS_TVALID_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="STAT_util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/STAT/util_vector_logic_1" HWVERSION="2.0" INSTANCE="STAT_util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_C_DATA_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="C_DATA_VALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="STAT_util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="STAT_c_counter_binary_0" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/STAT/util_vector_logic_2" HWVERSION="2.0" INSTANCE="STAT_util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_util_vector_logic_2_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_FLUSH_FIFO_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="FLUSH_FIFO_CC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="STAT_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="STAT_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/STAT/xlconstant_0" HWVERSION="1.1" INSTANCE="STAT_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="STAT_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xpro_c_controller_0" HWVERSION="1.0" INSTANCE="xpro_c_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xpro_c_controller" VLNV="mohdazainol:user_ip:xpro_c_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_xpro_c_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLEAR" SIGIS="undef" SIGNAME="External_Ports_RESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="COMMAND" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_COMMAND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="COMMAND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_REQ_CC" SIGIS="undef" SIGNAME="xpro_c_engine_0_BUS_REQUEST_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="BUS_REQUEST_CC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_REQ_CU" SIGIS="undef" SIGNAME="xpro_c_engine_0_BUS_REQUEST_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="BUS_REQUEST_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_ACK_CC" SIGIS="undef" SIGNAME="xpro_c_controller_0_BUS_ACK_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="BUS_ACKNOWLEDGE_CC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_ACK_CU" SIGIS="undef" SIGNAME="xpro_c_controller_0_BUS_ACK_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="BUS_ACKNOWLEDGE_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTR_ACK_C" SIGIS="undef" SIGNAME="xpro_c_controller_0_INTR_ACK_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="INTERRUPT_ACK_C"/>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="INTERRUPT_ACK_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTR_REQ_CTLR" SIGIS="undef"/>
        <PORT DIR="I" NAME="INTR_REQ_C" SIGIS="undef" SIGNAME="xpro_c_engine_0_INTERRUPT_REQ_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="INTERRUPT_REQ_C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTR_REQ_D" SIGIS="undef" SIGNAME="xpro_d_engine_0_INTERRUPT_REQ_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="INTERRUPT_REQ_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WAIT_CC" SIGIS="undef" SIGNAME="xpro_c_controller_0_WAIT_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_2" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WAIT_CU" SIGIS="undef" SIGNAME="xpro_c_controller_0_WAIT_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_5" PORT="Op2"/>
            <CONNECTION INSTANCE="FIFO_CU_wait_cu_both" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CS_RW" SIGIS="undef" SIGNAME="xpro_c_controller_0_CS_RW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="CS"/>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ADDR" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="ADDRESSC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CTRL_IN" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_CTRL_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="CONTROL_IN_C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RST_FIFO_CU" SIGIS="undef" SIGNAME="xpro_c_controller_0_RST_FIFO_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_counter_addrb" PORT="SCLR"/>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RST_FIFO_CC" SIGIS="undef" SIGNAME="xpro_c_controller_0_RST_FIFO_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RST_ENGINE" SIGIS="undef" SIGNAME="xpro_c_controller_0_RST_ENGINE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="CLEAR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUSY" SIGIS="undef" SIGNAME="xpro_c_controller_0_BUSY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_blk_mem_gen_0" PORT="ena"/>
            <CONNECTION INSTANCE="FIFO_CU_m_tvalid_busy" PORT="Op2"/>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_1" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="READ_FIFO_CU" SIGIS="undef" SIGNAME="xpro_c_controller_0_READ_FIFO_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_6" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="9" NAME="COUNTER_ADDRB" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_counter_addrb_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_counter_addrb" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CRC_OUT_C" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_CRC_32_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="CRC_32_C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CRC_OUT_D" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_engine_0_CRC_OUT_D_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CRC_OUT_D_32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_axis_data_fifo_cu1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_axis_data_fifo_cu1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_TVALID" SIGIS="undef" SIGNAME="FIFO_CU_util_vector_logic_4_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_4" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="U_DATA_OUT" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_U_DATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="U_DATAIN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="U_WAIT_CU" SIGIS="undef" SIGNAME="xpro_c_controller_0_U_WAIT_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_5" PORT="Op1"/>
            <CONNECTION INSTANCE="xpro_c_engine_0" PORT="WAIT_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="BRAM_TDATA" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CU_c_shift_ram_4_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_c_shift_ram_4" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BRAM_TVALID" SIGIS="undef" SIGNAME="FIFO_CU_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RESTART_DECOMPRESSOR" SIGIS="undef" SIGNAME="xpro_c_controller_0_RESTART_DECOMPRESSOR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="STAT_c_counter_binary_0" PORT="SCLR"/>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="RESTART"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FLUSH_FIFO_CC" SIGIS="undef" SIGNAME="xpro_c_controller_0_FLUSH_FIFO_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTERRUPT_REQ_C"/>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_10" PORT="Op1"/>
            <CONNECTION INSTANCE="STAT_util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXIS_TVALID_IN" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc2_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc2" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXIS_TVALID_OUT" SIGIS="undef" SIGNAME="xpro_c_controller_0_M_AXIS_TVALID_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXIS_tvalid"/>
            <CONNECTION INSTANCE="STAT_util_vector_logic_0" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="BRAM_TDATA"/>
            <PORTMAP PHYSICAL="BRAM_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="M" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_TDATA"/>
            <PORTMAP PHYSICAL="M_TVALID"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/xpro_c_engine_0" HWVERSION="1.0" INSTANCE="xpro_c_engine_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xpro_c_engine" VLNV="mohdazainol:user_ip:xpro_c_engine:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_xpro_c_engine_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CS" SIGIS="undef" SIGNAME="xpro_c_controller_0_CS_RW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="CS_RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RW" SIGIS="undef" SIGNAME="xpro_c_controller_0_CS_RW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="CS_RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ADDRESSC" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CONTROL_IN_C" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_CTRL_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="CTRL_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CONTROL_OUT_C" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLEAR" SIGIS="undef" SIGNAME="xpro_c_controller_0_RST_ENGINE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="RST_ENGINE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_ACKNOWLEDGE_CC" SIGIS="undef" SIGNAME="xpro_c_controller_0_BUS_ACK_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="BUS_ACK_CC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_ACKNOWLEDGE_CU" SIGIS="undef" SIGNAME="xpro_c_controller_0_BUS_ACK_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="BUS_ACK_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WAIT_CU" SIGIS="undef" SIGNAME="xpro_c_controller_0_U_WAIT_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="U_WAIT_CU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WAIT_CC" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="U_DATAIN" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_controller_0_U_DATA_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="U_DATA_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_DATAOUT" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_C_DATAOUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc1" PORT="s_axis_tdata"/>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc2" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FINISHED_C" SIGIS="undef" SIGNAME="xpro_c_engine_0_FINISHED_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="COMPRESSING" SIGIS="undef" SIGNAME="xpro_c_engine_0_COMPRESSING">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FLUSHING_C" SIGIS="undef" SIGNAME="xpro_c_engine_0_FLUSHING_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_DATA_VALID" SIGIS="undef" SIGNAME="xpro_c_engine_0_C_DATA_VALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="STAT_util_vector_logic_1" PORT="Op1"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CODING_OVERFLOW" SIGIS="undef" SIGNAME="xpro_c_engine_0_CODING_OVERFLOW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CRC_ERROR" SIGIS="undef" SIGNAME="xpro_c_engine_0_CRC_ERROR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT_REQ_C" SIGIS="undef" SIGNAME="xpro_c_engine_0_INTERRUPT_REQ_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_count_finish" PORT="Op1"/>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="INTR_REQ_C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTERRUPT_ACK_C" SIGIS="undef" SIGNAME="xpro_c_controller_0_INTR_ACK_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="INTR_ACK_C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_REQUEST_CC" SIGIS="undef" SIGNAME="xpro_c_engine_0_BUS_REQUEST_CC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="BUS_REQ_CC"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_REQUEST_CU" SIGIS="undef" SIGNAME="xpro_c_engine_0_BUS_REQUEST_CU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CU_util_vector_logic_3" PORT="Op1"/>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="BUS_REQ_CU"/>
            <CONNECTION INSTANCE="External_Ports" PORT="STATUS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CRC_32_C" RIGHT="0" SIGIS="undef" SIGNAME="xpro_c_engine_0_CRC_32_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CRC_32_C"/>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="CRC_OUT_C"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xpro_d_controller_0" HWVERSION="1.0" INSTANCE="xpro_d_controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xpro_d_controller" VLNV="mohdazainol:user_ip:xpro_d_controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_xpro_d_controller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLEAR" SIGIS="undef" SIGNAME="External_Ports_RESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="COMMAND" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_COMMAND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="COMMAND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="COMPRESSED_SIZE" RIGHT="0" SIGIS="undef" SIGNAME="STAT_c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="STAT_c_counter_binary_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESTART" SIGIS="undef" SIGNAME="xpro_c_controller_0_RESTART_DECOMPRESSOR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="RESTART_DECOMPRESSOR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_REQ_DC" SIGIS="undef" SIGNAME="xpro_d_engine_0_BUS_REQUEST_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_REQUEST_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_REQ_DU" SIGIS="undef" SIGNAME="xpro_d_engine_0_BUS_REQUEST_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_REQUEST_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_ACK_DC" SIGIS="undef" SIGNAME="xpro_d_controller_0_BUS_ACK_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_8" PORT="Op1"/>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_ACKNOWLEDGE_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_ACK_DU" SIGIS="undef" SIGNAME="xpro_d_controller_0_BUS_ACK_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="BUS_ACKNOWLEDGE_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTR_ACK_D" SIGIS="undef"/>
        <PORT DIR="I" NAME="INTR_REQ_D" SIGIS="undef" SIGNAME="External_Ports_M_AXIS_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WAIT_DC" SIGIS="undef"/>
        <PORT DIR="O" NAME="WAIT_DU" SIGIS="undef" SIGNAME="xpro_d_controller_0_WAIT_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="WAIT_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CS_RW" SIGIS="undef" SIGNAME="xpro_d_controller_0_CS_RW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CS"/>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ADDR" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="ADDRESSD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CTRL_IN" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_CTRL_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CONTROL_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RST_FIFO_DU" SIGIS="undef"/>
        <PORT DIR="O" NAME="RST_FIFO_DC" SIGIS="undef"/>
        <PORT DIR="O" NAME="RST_ENGINE" SIGIS="undef" SIGNAME="xpro_d_controller_0_RST_ENGINE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_engine_0" PORT="CLEAR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="COUNT_FINISH" SIGIS="undef"/>
        <PORT DIR="I" NAME="FIFO_DC_EMPTY" SIGIS="undef" SIGNAME="External_Ports_RESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/xpro_d_engine_0" HWVERSION="1.0" INSTANCE="xpro_d_engine_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xpro_d_engine" VLNV="mohdazainol:user_ip:xpro_d_engine:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="c_bd_xpro_d_engine_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CS" SIGIS="undef" SIGNAME="xpro_d_controller_0_CS_RW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CS_RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RW" SIGIS="undef" SIGNAME="xpro_d_controller_0_CS_RW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CS_RW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ADDRESSD" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_ADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CONTROL_IND" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_controller_0_CTRL_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="CTRL_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CONTROL_OUT_D" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CLEAR" SIGIS="undef" SIGNAME="xpro_d_controller_0_RST_ENGINE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="RST_ENGINE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_ACKNOWLEDGE_DC" SIGIS="undef" SIGNAME="xpro_d_controller_0_BUS_ACK_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="BUS_ACK_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BUS_ACKNOWLEDGE_DU" SIGIS="undef" SIGNAME="xpro_d_controller_0_BUS_ACK_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="BUS_ACK_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WAIT_DC" SIGIS="undef" SIGNAME="FIFO_CC_util_vector_logic_9_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_9" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WAIT_DU" SIGIS="undef" SIGNAME="xpro_d_controller_0_WAIT_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="WAIT_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_DATAIN" RIGHT="0" SIGIS="undef" SIGNAME="FIFO_CC_axis_data_fifo_cc1_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_axis_data_fifo_cc1" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="U_DATAOUT" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="FINISHED_D" SIGIS="undef"/>
        <PORT DIR="O" NAME="FLUSHING_D" SIGIS="undef"/>
        <PORT DIR="O" NAME="DECOMPRESSING" SIGIS="undef"/>
        <PORT DIR="O" NAME="U_DATA_VALID" SIGIS="undef"/>
        <PORT DIR="O" NAME="DECODING_OVERFLOW" SIGIS="undef"/>
        <PORT DIR="O" NAME="CRC_ERROR" SIGIS="undef"/>
        <PORT DIR="O" NAME="INTERRUPT_REQ_D" SIGIS="undef" SIGNAME="xpro_d_engine_0_INTERRUPT_REQ_D">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="INTR_REQ_D"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTERRUPT_ACK_D" SIGIS="undef" SIGNAME="xpro_c_controller_0_INTR_ACK_C">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="INTR_ACK_C"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_REQUEST_DC" SIGIS="undef" SIGNAME="xpro_d_engine_0_BUS_REQUEST_DC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FIFO_CC_util_vector_logic_5" PORT="Op1"/>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="BUS_REQ_DC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BUS_REQUEST_DU" SIGIS="undef" SIGNAME="xpro_d_engine_0_BUS_REQUEST_DU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_d_controller_0" PORT="BUS_REQ_DU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CRC_OUT_D_32" RIGHT="0" SIGIS="undef" SIGNAME="xpro_d_engine_0_CRC_OUT_D_32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xpro_c_controller_0" PORT="CRC_OUT_D"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

  <REPOSITORIES/>

</EDKSYSTEM>
