
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000135                       # Number of seconds simulated
sim_ticks                                   135493281                       # Number of ticks simulated
final_tick                                  135493281                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  77066                       # Simulator instruction rate (inst/s)
host_op_rate                                    89699                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              148278373                       # Simulator tick rate (ticks/s)
host_mem_usage                                1120212                       # Number of bytes of host memory used
host_seconds                                     0.91                       # Real time elapsed on the host
sim_insts                                       70418                       # Number of instructions simulated
sim_ops                                         81963                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           32320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         7424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              52480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        32320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32320                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 820                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          238535813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           93997281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      54792385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             387325479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     238535813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        238535813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         238535813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          93997281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     54792385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            387325479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         820                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  52480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   52480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     135363333                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1640                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.537102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.989899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.473312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             1      0.35%      0.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          125     44.17%     44.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           44     15.55%     60.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           28      9.89%     69.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           19      6.71%     76.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           20      7.07%     83.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            8      2.83%     86.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           10      3.53%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           28      9.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          283                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     43754164                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                76554164                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8200000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26679.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46679.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       387.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    387.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1355                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     165077.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   508725                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             266246.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1928640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy               822120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1418857.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         61485.600000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1274754.450000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    42187.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     74626.275000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           6403083.225000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             47.257570                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            101457702                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       494162                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4435000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      8716410                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     11715364                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      29056631                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     81075714                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   18309                       # Number of BP lookups
system.cpu.branchPred.condPredicted              9208                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1943                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 8144                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5839                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             71.696955                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3293                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                786                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             821                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                443                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              378                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       135493281                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           162658                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              12366                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          97021                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       18309                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               9575                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        113864                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           391                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          362                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     98746                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   267                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             129013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.885570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.511151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    25080     19.44%     19.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93616     72.56%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    10317      8.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               129013                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.112561                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.596472                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    20180                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 47066                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     48956                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 11308                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1503                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 5436                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   512                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  92267                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3933                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1503                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    31944                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    8521                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7880                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     47831                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 31334                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  88777                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  1584                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   571                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     10                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  11035                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  13287                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                3                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands               87226                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                405974                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           100105                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 79373                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     7851                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                320                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            320                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     21175                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                20150                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               14442                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1100                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               96                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      86904                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 632                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     86062                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               133                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        13595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        129013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.667080                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.762720                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               66151     51.27%     51.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               39662     30.74%     82.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               23200     17.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          129013                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2300     51.58%     51.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2156     48.35%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 9      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 52158     60.61%     60.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   11      0.01%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                19654     22.84%     83.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14214     16.52%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  86062                       # Type of FU issued
system.cpu.iq.rate                           0.529098                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        4459                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.051811                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             305693                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             93119                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        84416                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  35                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  90493                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      19                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1968                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1699                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          605                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1503                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1556                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5170                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               87536                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 20150                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                14442                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                321                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4968                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            805                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          674                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1479                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 84781                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 18907                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1280                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        32999                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    13276                       # Number of branches executed
system.cpu.iew.exec_stores                      14092                       # Number of stores executed
system.cpu.iew.exec_rate                     0.521222                       # Inst execution rate
system.cpu.iew.wb_sent                          84564                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         84432                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     37960                       # num instructions producing a value
system.cpu.iew.wb_consumers                     52560                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.519077                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.722222                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            4649                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             630                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1463                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       126187                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.649536                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.799217                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        70162     55.60%     55.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        30087     23.84%     79.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        25938     20.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       126187                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                70418                       # Number of instructions committed
system.cpu.commit.committedOps                  81963                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          32288                       # Number of memory references committed
system.cpu.commit.loads                         18451                       # Number of loads committed
system.cpu.commit.membars                         311                       # Number of memory barriers committed
system.cpu.commit.branches                      12836                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     74173                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            49671     60.60%     60.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           18451     22.51%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          13821     16.86%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             81963                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 25938                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       186718                       # The number of ROB reads
system.cpu.rob.rob_writes                      176052                       # The number of ROB writes
system.cpu.timesIdled                             391                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           33645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       70418                       # Number of Instructions Simulated
system.cpu.committedOps                         81963                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.309892                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.309892                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.432921                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.432921                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    90109                       # number of integer regfile reads
system.cpu.int_regfile_writes                   54782                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    310547                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    24498                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   36388                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1229                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           211.307402                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            199920                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   211.307402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.206355                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.206355                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.305664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            122545                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           122545                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        16241                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           16241                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        13218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13218                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          306                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          307                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         29459                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            29459                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        29459                       # number of overall hits
system.cpu.dcache.overall_hits::total           29459                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          232                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           232                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          253                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            485                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          485                       # number of overall misses
system.cpu.dcache.overall_misses::total           485                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     24277785                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24277785                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     14809074                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14809074                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       116620                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       116620                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     39086859                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     39086859                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     39086859                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     39086859                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        16473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        16473                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        13471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        13471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        29944                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        29944                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        29944                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        29944                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014084                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.018781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018781                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003257                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003257                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016197                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016197                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016197                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016197                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 104645.625000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 104645.625000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 58533.889328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58533.889328                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       116620                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       116620                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80591.461856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80591.461856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80591.461856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80591.461856                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           97                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           97                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          172                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          313                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          313                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          313                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     16232671                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16232671                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      7112987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7112987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     23345658                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23345658                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     23345658                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23345658                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011580                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011580                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010453                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010453                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010453                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 103392.808917                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 103392.808917                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45596.070513                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45596.070513                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74586.766773                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74586.766773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74586.766773                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74586.766773                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               113                       # number of replacements
system.cpu.icache.tags.tagsinuse           290.414843                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6182                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               113                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.707965                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            103292                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   290.414843                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.567216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.567216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            198016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           198016                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        98144                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           98144                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         98144                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            98144                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        98144                       # number of overall hits
system.cpu.icache.overall_hits::total           98144                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          601                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           601                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          601                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            601                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          601                       # number of overall misses
system.cpu.icache.overall_misses::total           601                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     56806430                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     56806430                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     56806430                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     56806430                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     56806430                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     56806430                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        98745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        98745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        98745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        98745                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        98745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        98745                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006086                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006086                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 94519.850250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94519.850250                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 94519.850250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94519.850250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 94519.850250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94519.850250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7258                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                98                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.061224                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          113                       # number of writebacks
system.cpu.icache.writebacks::total               113                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           75                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           75                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           75                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          526                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     51887566                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51887566                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     51887566                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51887566                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     51887566                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51887566                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005327                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005327                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005327                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005327                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 98645.562738                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98645.562738                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 98645.562738                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98645.562738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 98645.562738                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98645.562738                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              710                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 710                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    98                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    54.655316                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4222000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       39.551203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    15.104113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.007375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026687                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.005859                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.042480                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3987                       # Number of tag accesses
system.l2.tags.data_accesses                     3987                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              103                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   103                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 15                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 2                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    15                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   105                       # number of demand (read+write) hits
system.l2.demand_hits::total                      120                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   15                       # number of overall hits
system.l2.overall_hits::cpu.data                  105                       # number of overall hits
system.l2.overall_hits::total                     120                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  53                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             155                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 511                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 208                       # number of demand (read+write) misses
system.l2.demand_misses::total                    719                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                511                       # number of overall misses
system.l2.overall_misses::cpu.data                208                       # number of overall misses
system.l2.overall_misses::total                   719                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      5605257                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5605257                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     50838823                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50838823                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     15804509                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15804509                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      50838823                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      21409766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         72248589                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     50838823                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     21409766                       # number of overall miss cycles
system.l2.overall_miss_latency::total        72248589                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          103                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               526                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               313                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  839                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              526                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              313                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 839                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.339744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.339744                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.971483                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971483                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.987261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.987261                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.971483                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.664537                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856973                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.971483                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.664537                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856973                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 105759.566038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105759.566038                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 99488.890411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99488.890411                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101964.574194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101964.574194                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 99488.890411                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 102931.567308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100484.824757                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 99488.890411                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 102931.567308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100484.824757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher          125                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            125                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             53                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          505                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          505                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          146                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            505                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               704                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           505                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              829                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     10056587                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     10056587                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      5053799                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5053799                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     45084463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45084463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     13416087                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13416087                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     45084463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     18469886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     63554349                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     45084463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     18469886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     10056587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     73610936                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.339744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.339744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.960076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.929936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.929936                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.960076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.635783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.839094                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.960076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.635783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.988081                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 80452.696000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80452.696000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 95354.698113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95354.698113                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 89276.164356                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89276.164356                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91891.006849                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91891.006849                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 89276.164356                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 92813.497487                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90276.063920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 89276.164356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 92813.497487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 80452.696000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88794.856454                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           41                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                767                       # Transaction distribution
system.membus.trans_dist::ReadExReq                53                       # Transaction distribution
system.membus.trans_dist::ReadExResp               53                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            767                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        52480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   52480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               820                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     820    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 820                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1193763                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4498418                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          952                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              9                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    135493281                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              156                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             156                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          157                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1165                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        40896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  60928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             166                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1005                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.246077                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    940     93.53%     93.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     65      6.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1005                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             981274                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1319466                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            789675                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000076                       # Number of seconds simulated
sim_ticks                                    76042071                       # Number of ticks simulated
final_tick                                  211547014                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 228023                       # Simulator instruction rate (inst/s)
host_op_rate                                   254728                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              120977912                       # Simulator tick rate (ticks/s)
host_mem_usage                                1120880                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
sim_insts                                      143319                       # Number of instructions simulated
sim_ops                                        160108                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst            4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data             960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst               72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  87                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           60598034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           12624590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73222624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      60598034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60598034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          60598034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          12624590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             73222624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          87                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       174                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   5568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    5568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      76010417                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   174                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           21                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.523810                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.435661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   173.650113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            6     28.57%     28.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            4     19.05%     47.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            5     23.81%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            1      4.76%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      4.76%     80.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            4     19.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           21                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      4112290                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 7592290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     870000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     23633.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43633.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        73.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      151                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     873682.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    41055                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             19756.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  204624                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy               120900                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         197635.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         11016.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    124050.450000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    17496.000000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     202799.850000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           939333.600000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             12.352815                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime             71262029                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       147500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        657500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     58502878                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      4858938                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       3986704                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      7900213                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   11506                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4163                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               290                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 6454                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    6330                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.078711                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2678                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              41                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               27                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        76053733                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            91287                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               1769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          79024                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       11506                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               9022                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         83634                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     604                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     79314                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    30                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              85728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.988627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.372104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     6428      7.50%      7.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73847     86.14%     93.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5453      6.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                85728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.126042                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.865665                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     8858                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 32114                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     34144                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 10353                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    259                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 6062                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    46                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  80462                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   381                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    259                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    17534                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1737                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             86                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     35572                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 30540                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  79804                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   265                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                  22423                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    288                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               75370                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                357111                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            85619                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                 73722                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     1648                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  6                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     22404                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                23825                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8049                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2089                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      79520                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   9                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     79256                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                11                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            1391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         2595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         85728                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.924505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.779529                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29527     34.44%     34.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33146     38.66%     73.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               23055     26.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           85728                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    517     64.30%     64.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   287     35.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 47529     59.97%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23708     29.91%     89.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8015     10.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  79256                       # Type of FU issued
system.cpu.iq.rate                           0.868207                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         804                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010144                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             245055                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             80931                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        78924                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  80060                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             6061                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          546                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          172                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    259                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     396                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   336                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               79529                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 23825                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 8049                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  7                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   278                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             96                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  248                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 79096                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 23641                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               160                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        31644                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    10714                       # Number of branches executed
system.cpu.iew.exec_stores                       8003                       # Number of stores executed
system.cpu.iew.exec_rate                     0.866454                       # Inst execution rate
system.cpu.iew.wb_sent                          78956                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         78924                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     51585                       # num instructions producing a value
system.cpu.iew.wb_consumers                     69137                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.864570                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.746127                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            1217                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               7                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               247                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        85073                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.918482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.827614                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32885     38.66%     38.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        26238     30.84%     69.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        25950     30.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        85073                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                72894                       # Number of instructions committed
system.cpu.commit.committedOps                  78138                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          31156                       # Number of memory references committed
system.cpu.commit.loads                         23279                       # Number of loads committed
system.cpu.commit.membars                           2                       # Number of memory barriers committed
system.cpu.commit.branches                      10583                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     72561                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2499                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            46978     60.12%     60.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           23279     29.79%     89.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7877     10.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             78138                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 25950                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       138452                       # The number of ROB reads
system.cpu.rob.rob_writes                      159365                       # The number of ROB writes
system.cpu.timesIdled                              61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            5559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       72894                       # Number of Instructions Simulated
system.cpu.committedOps                         78138                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.252325                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.252325                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.798515                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.798515                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    81067                       # number of integer regfile reads
system.cpu.int_regfile_writes                   57147                       # number of integer regfile writes
system.cpu.cc_regfile_reads                    307773                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17190                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   31530                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      8                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           314.868645                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   314.868645                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.307489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.307489                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.321289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            101788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           101788                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        17557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           17557                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         7855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7855                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            2                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         25412                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            25412                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        25412                       # number of overall hits
system.cpu.dcache.overall_hits::total           25412                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           13                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            13                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           27                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             27                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           27                       # number of overall misses
system.cpu.dcache.overall_misses::total            27                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      1406937                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1406937                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      1443589                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1443589                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      2850526                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2850526                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      2850526                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2850526                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        17570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        17570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         7869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        25439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        25439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        25439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        25439                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000740                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001779                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001061                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001061                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001061                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001061                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 108225.923077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 108225.923077                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 103113.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103113.500000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 105575.037037                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105575.037037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 105575.037037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105575.037037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           11                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           11                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           16                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           16                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      1207850                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1207850                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       504798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       504798                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      1712648                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1712648                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      1712648                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1712648                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000626                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000629                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 109804.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 109804.545455                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 100959.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100959.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 107040.500000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107040.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 107040.500000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107040.500000                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                43                       # number of replacements
system.cpu.icache.tags.tagsinuse           422.827982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13741                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                43                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            319.558140                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   422.827982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.825836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.825836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            158707                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           158707                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        79223                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79223                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         79223                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79223                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        79223                       # number of overall hits
system.cpu.icache.overall_hits::total           79223                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           91                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            91                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           91                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             91                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           91                       # number of overall misses
system.cpu.icache.overall_misses::total            91                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      8054275                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8054275                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      8054275                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8054275                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      8054275                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8054275                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        79314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        79314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        79314                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        79314                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        79314                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        79314                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001147                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001147                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001147                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001147                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001147                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001147                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 88508.516484                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88508.516484                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 88508.516484                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88508.516484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 88508.516484                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88508.516484                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1166                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.588235                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           79                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           79                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           79                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           79                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7178792                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7178792                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7178792                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7178792                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7178792                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7178792                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000996                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 90870.784810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90870.784810                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 90870.784810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90870.784810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 90870.784810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90870.784810                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued                0                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                   0                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   100.720694                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       88.720694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher           12                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.043321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.005859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.049180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.005859                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.057129                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       565                       # Number of tag accesses
system.l2.tags.data_accesses                      565                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst               7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  7                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                     7                       # number of demand (read+write) hits
system.l2.demand_hits::total                        7                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    7                       # number of overall hits
system.l2.overall_hits::total                       7                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data                5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst            72                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               72                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           11                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              11                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                  72                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  16                       # number of demand (read+write) misses
system.l2.demand_misses::total                     88                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 72                       # number of overall misses
system.l2.overall_misses::cpu.data                 16                       # number of overall misses
system.l2.overall_misses::total                    88                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data       492303                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        492303                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst      6968045                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6968045                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      1179528                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1179528                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst       6968045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       1671831                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          8639876                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      6968045                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      1671831                       # number of overall miss cycles
system.l2.overall_miss_latency::total         8639876                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                79                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   95                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               79                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  95                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.911392                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.911392                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.911392                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.926316                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.911392                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.926316                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98460.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98460.600000                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96778.402778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96778.402778                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 107229.818182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107229.818182                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96778.402778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 104489.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98180.409091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96778.402778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 104489.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98180.409091                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst           72                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           72                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           10                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           10                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                87                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               87                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data       439933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       439933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst      6218482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      6218482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data       996780                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       996780                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      6218482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      1436713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      7655195                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      6218482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      1436713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      7655195                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.911392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911392                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.909091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.911392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.915789                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.911392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.915789                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 87986.600000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87986.600000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86367.805556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86367.805556                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data        99678                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        99678                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86367.805556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 95780.866667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87990.747126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86367.805556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 95780.866667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87990.747126                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests            87                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 82                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             82                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                87                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      87    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  87                       # Request fanout histogram
system.membus.reqLayer0.occupancy              127411                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             479355                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          138                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           41                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     76053733                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                90                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            79                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   8832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               95                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.201895                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     91     95.79%     95.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      4.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 95                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             186592                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            197421                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             40816                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000009                       # Number of seconds simulated
sim_ticks                                     8938090                       # Number of ticks simulated
final_tick                                  220495100                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1329594                       # Simulator instruction rate (inst/s)
host_op_rate                                  1487013                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               80747919                       # Simulator tick rate (ticks/s)
host_mem_usage                                1121012                       # Number of bytes of host memory used
host_seconds                                     0.11                       # Real time elapsed on the host
sim_insts                                      147132                       # Number of instructions simulated
sim_ops                                        164577                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst            3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst         3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst               47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data               18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  65                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          336537224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          128886597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465423821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     336537224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        336537224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         336537224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         128886597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            465423821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                          65                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   4160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    4160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                       8969744                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   130                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           28                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    171.428571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.201825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.879128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           13     46.43%     46.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            6     21.43%     67.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            2      7.14%     75.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            1      3.57%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            2      7.14%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            2      7.14%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            2      7.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           28                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      3804140                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 6404140                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     650000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29262.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49262.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       465.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      104                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     137996.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                    46410                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             26342.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  152880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                72540                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy               120324                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          3916.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    96009.900000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        4.500000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           518427.600000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower             58.002056                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              6028794                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE         7500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        390000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN         1250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       2442848                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      6106488                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    1320                       # Number of BP lookups
system.cpu.branchPred.condPredicted               923                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               133                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                  404                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     246                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.891089                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     129                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              84                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 53                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               31                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           17                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       833                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON         8948086                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            10730                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               1041                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                           5083                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        1320                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                428                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          5900                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     274                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      5207                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    31                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples               7133                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.833450                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.534840                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     1713     24.02%     24.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4895     68.62%     92.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      525      7.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 7133                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.123020                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.473719                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     1376                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  1324                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      4071                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   256                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    106                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  252                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                    32                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   5147                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   278                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    106                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     1863                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     747                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            166                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      3830                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   421                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   4925                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                    91                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LQFullEvents                    124                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    135                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                5280                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 21522                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups             4949                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                  4724                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                      558                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 10                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       355                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1029                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 565                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 7                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       4826                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      4736                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                16                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined             383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined          802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples          7133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.663956                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.752031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3618     50.72%     50.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2294     32.16%     82.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1221     17.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            7133                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    137     41.14%     41.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   196     58.86%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  3166     66.85%     66.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.02%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1015     21.43%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 554     11.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   4736                       # Type of FU issued
system.cpu.iq.rate                           0.441379                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                         333                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.070312                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              16956                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes              5227                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         4630                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   5069                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               11                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads           79                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           29                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    106                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     354                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   296                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                4842                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1029                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                  565                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 10                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   290                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             17                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect           86                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  103                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  4656                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                   984                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                82                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         1526                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1066                       # Number of branches executed
system.cpu.iew.exec_stores                        542                       # Number of stores executed
system.cpu.iew.exec_rate                     0.433924                       # Inst execution rate
system.cpu.iew.wb_sent                           4643                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          4630                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      1984                       # num instructions producing a value
system.cpu.iew.wb_consumers                      2730                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.431500                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.726740                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts             302                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              15                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               102                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples         6946                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.642384                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.803671                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3929     56.56%     56.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1572     22.63%     79.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1445     20.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         6946                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 3806                       # Number of instructions committed
system.cpu.commit.committedOps                   4462                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1487                       # Number of memory references committed
system.cpu.commit.loads                           951                       # Number of loads committed
system.cpu.commit.membars                           6                       # Number of memory barriers committed
system.cpu.commit.branches                       1032                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      3630                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   94                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             2974     66.65%     66.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               1      0.02%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             951     21.31%     87.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            536     12.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              4462                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  1445                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        10239                       # The number of ROB reads
system.cpu.rob.rob_writes                        9712                       # The number of ROB writes
system.cpu.timesIdled                              39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            3597                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        3806                       # Number of Instructions Simulated
system.cpu.committedOps                          4462                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.819233                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.819233                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.354706                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.354706                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                     4581                       # number of integer regfile reads
system.cpu.int_regfile_writes                    2539                       # number of integer regfile writes
system.cpu.cc_regfile_reads                     16861                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     2298                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    1565                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     24                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           336.461418                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               56953                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            163.658046                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   336.461418                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.328576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.328576                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.339844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5971                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5971                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data          932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             932                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          521                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            521                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            6                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          1453                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1453                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1453                       # number of overall hits
system.cpu.dcache.overall_hits::total            1453                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           22                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            22                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data           23                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             23                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data           23                       # number of overall misses
system.cpu.dcache.overall_misses::total            23                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      2419865                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2419865                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data       166600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       166600                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data      2586465                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2586465                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data      2586465                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2586465                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data          954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         1476                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         1476                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         1476                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         1476                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.023061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023061                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001916                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001916                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015583                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015583                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015583                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015583                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 109993.863636                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 109993.863636                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data       166600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total       166600                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data       112455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total       112455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data       112455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total       112455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           18                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data           19                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data           19                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      1980874                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1980874                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data       164934                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       164934                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      2145808                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2145808                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      2145808                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2145808                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001916                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012873                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012873                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012873                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012873                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 110048.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 110048.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data       164934                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       164934                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 112937.263158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 112937.263158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 112937.263158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 112937.263158                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                41                       # number of replacements
system.cpu.icache.tags.tagsinuse           454.593384                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              162603                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               508                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            320.084646                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   454.593384                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.887878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.887878                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10473                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10473                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         5138                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5138                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          5138                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5138                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         5138                       # number of overall hits
system.cpu.icache.overall_hits::total            5138                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           69                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           69                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           69                       # number of overall misses
system.cpu.icache.overall_misses::total            69                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      5486137                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5486137                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      5486137                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5486137                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      5486137                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5486137                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         5207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5207                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         5207                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5207                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         5207                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5207                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.013251                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013251                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.013251                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013251                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.013251                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013251                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79509.231884                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79509.231884                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79509.231884                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79509.231884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79509.231884                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79509.231884                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          889                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.083333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           59                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           59                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      4988837                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4988837                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      4988837                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4988837                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      4988837                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4988837                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.011331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.011331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011331                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.011331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011331                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84556.559322                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84556.559322                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84556.559322                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84556.559322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84556.559322                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84556.559322                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued                0                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                   0                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   135.967570                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      123.967570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher           12                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.060531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.005859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.066390                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.005859                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.069824                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       502                       # Number of tag accesses
system.l2.tags.data_accesses                      502                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                    12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       12                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   12                       # number of overall hits
system.l2.overall_hits::total                      12                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data                1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst            47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               47                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           18                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              18                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                  47                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                  19                       # number of demand (read+write) misses
system.l2.demand_misses::total                     66                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 47                       # number of overall misses
system.l2.overall_misses::cpu.data                 19                       # number of overall misses
system.l2.overall_misses::total                    66                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data       162435                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        162435                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst      4758929                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4758929                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      1934226                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1934226                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst       4758929                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       2096661                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          6855590                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      4758929                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      2096661                       # number of overall miss cycles
system.l2.overall_miss_latency::total         6855590                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst           59                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             59                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            18                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                59                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                19                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   78                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               59                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data               19                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  78                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.796610                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.796610                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.796610                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.846154                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.796610                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.846154                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data       162435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       162435                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101253.808511                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101253.808511                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data       107457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       107457                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101253.808511                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 110350.578947                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103872.575758                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101253.808511                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 110350.578947                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103872.575758                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           17                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data             18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                65                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data            18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               65                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data       151630                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       151630                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst      4268574                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4268574                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      1678845                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1678845                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      4268574                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      1830475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      6099049                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      4268574                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      1830475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      6099049                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.796610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.796610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.944444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.796610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.833333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.796610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.833333                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data       151630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       151630                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90820.723404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90820.723404                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 98755.588235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98755.588235                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 90820.723404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 101693.055556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93831.523077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 90820.723404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 101693.055556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93831.523077                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests            65                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 64                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq             64                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         4160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                65                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      65    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  65                       # Request fanout histogram
system.membus.reqLayer0.occupancy               96576                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             356430                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          119                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           51                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED      8948086                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                77                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            59                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         6400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   7616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               78                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.166667                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.375090                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     65     83.33%     83.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13     16.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 78                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             167433                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            147441                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             48313                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
