<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="TaskTopic" />
<meta name="DC.Title" content="Run the Design without PSL Assertions" />
<meta name="abstract" content="In this exercise you will use a .do file to run the design without PSL Assertions." />
<meta name="description" content="In this exercise you will use a .do file to run the design without PSL Assertions." />
<meta name="prodname" content="Questa SIM Tutorial" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_tut" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Tutorial" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.040,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id9f330fc8-898b-4fed-b684-9ad159f8fd24" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Run the Design without PSL Assertions</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Run the Design without PSL Assertions" />
<meta name="attributes" content="product.version.2020.4,sort.order.040,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id9f330fc8-898b-4fed-b684-9ad159f8fd24">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Run the Design without PSL Assertions</h1>
<div class="body taskbody TaskBody"><div class="abstract TaskAbstract"><span class="shortdesc">In this exercise
you will use a <span class="ph filepath">.do</span> file to run the design without
PSL Assertions. </span>
</div>
<div class="tasklabel"><h2 class="sectiontitle tasklabel">Procedure</h2></div><ol class="ol steps"><li class="li step stepexpand" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__id0e6453ef-f78d-40ee-9b92-549ad2917b09"><span class="ph cmd">Create a
new directory and copy the lesson files into it.</span><div class="itemgroup info StepInfo"><p class="p">Start by
creating a new directory for this exercise (in case other users
will be working with these lessons). Create the directory and copy
all files from <span class="ph filepath">&lt;install_dir&gt;/examples/tutorials/psl/verilog/modeling/dram_controller</span> to
the new directory.</p>
<p class="p">If you have
a VHDL license, copy the files in <span class="ph filepath">&lt;install_dir&gt;/examples/tutorials/psl/vhdl</span>/modeling/<span class="ph filepath">dram_controller</span> instead.</p>
</div></li>
<li class="li step stepexpand" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__ida94958f2-3712-4a34-82e2-9747ba283f6b"><span class="ph cmd">Start <span class="ph fmvar:ProductName">Questa SIM</span> and change to the
exercise directory you created.</span><div class="itemgroup info StepInfo"><p class="p">If you just
finished the previous lesson, <span class="ph fmvar:ProductName">Questa SIM</span> should
already be running. If not, start <span class="ph fmvar:ProductName">Questa SIM</span>.</p>
</div><ol type="a" class="ol substeps"><li class="li substep" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__ida35f6bff-336a-4625-ac01-9a0bb5fdf712"><span class="ph cmd">To start <span class="ph fmvar:ProductName">Questa SIM</span>, type vsim at a
UNIX shell prompt or use the <span class="ph fmvar:ProductName">Questa SIM</span> icon
in Windows.</span><div class="itemgroup info SubStepInfo"><p class="p">If the Welcome
to <span class="ph fmvar:ProductName">Questa SIM</span> dialog box
appears, click <span class="ph uicontrol">Close</span>.</p>
</div></li>
<li class="li substep" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__idf0dad168-0fbe-42ba-b7af-2d4559fd7d29"><span class="ph cmd">Select <span class="ph menucascade"><span class="ph uicontrol">File</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Change Directory</span></span> and
change to the directory you created in step 1. </span></li>
</ol>
</li>
<li class="li step stepexpand" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__idaac53744-1dec-400a-b06f-ee73e6058671"><span class="ph cmd">Execute
the <span class="ph filepath">.do</span> file.</span><ol type="a" class="ol substeps"><li class="li substep" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__id7b5409d9-fca8-4861-a524-5198ed9fbb9a"><span class="ph cmd">Type “do
run_nopsl.do” at the command prompt.</span><div class="itemgroup info SubStepInfo"><p class="p">The DO file
does the following:</p>
<ul class="ul"><li class="li" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__id9a5ac568-444a-4d3b-ab17-799fec037d14"><p class="p">Creates
the working library</p>
</li>
<li class="li" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__ideff885b7-d974-4efd-86eb-153a870cfde9"><p class="p">Compiles
the design files and assertions</p>
</li>
<li class="li" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__id3f63466a-b46c-4df3-8251-1e5d161451a7"><p class="p">Optimizes
the design</p>
</li>
<li class="li" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__idcbfc0ca1-d147-4925-bb51-7258db021414"><p class="p">Loads
(elaborates) the design</p>
</li>
<li class="li" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__id2b497be6-c349-4cdd-87ed-05f83adc41a4"><p class="p">Runs
the simulation</p>
</li>
</ul>
<p class="p">Feel free to open the <span class="ph filepath">.do</span> file
and look at its contents. In the optimization step, the “vopt+acc
tb -o dram_opt” command provides visibility into all design units
for debugging purposes and creates an optimized file called <span class="ph filepath">dram_opt</span>.
During elaboration, the -nopsl argument instructs the compiler to
ignore PSL assertions. </p>
<p class="p"><span class="ph FontProperty HeadingLabel">Verilog:</span> The
simulation reports an error at 267400 ns and stops on line 266 of
the dramcon_sim.v module. </p>
<p class="p"><span class="ph FontProperty HeadingLabel">VHDL:</span> The
simulation reports an error at 246800 ns and stops on line 135 of
the dramcon_sim.vhd entity. </p>
<p class="p">The ERROR
message indicates that the controller is not working because a value read
from memory does not match the expected value (<a class="xref fm:Figure" href="#id9f330fc8-898b-4fed-b684-9ad159f8fd24__ida72aada9-b7bd-490b-9aea-cce0669dc86c">Figure 1</a>).</p>
<div class="fig fignone" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__ida72aada9-b7bd-490b-9aea-cce0669dc86c"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Transcript After Running
Simulation Without Assertions</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/assertions_transcript.gif" /></div><br /></div>
<p class="p">To debug
the error, you might first examine the simulation waveforms and
look for all writes to the memory location. You might also check
the data on the bus and the actual memory contents at the location
after each write. If that did not identify the problem, you might
then check all refresh cycles to determine if a refresh corrupted the
memory location.</p>
<p class="p">Quite possibly,
all of these debugging activities would be required, depending on one’s
skill (or luck) in determining the most likely cause of the error.
Any way you look at it, it is a tedious exercise.</p>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__ida681506a-0606-4770-90d0-da39287fcfc9"><span class="ph cmd">End the
simulation.</span><ol type="a" class="ol substeps"><li class="li substep" id="id9f330fc8-898b-4fed-b684-9ad159f8fd24__idfe13c7c5-46f7-4d6b-99e4-24ea0be0c738"><span class="ph cmd">Select <span class="ph menucascade"><span class="ph uicontrol">Simulate</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">End Simulation</span></span> from
the menus to end this simulation.</span></li>
</ol>
</li>
</ol>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_DebuggingPslAssertions_id3fc31f7d.html" title="Using assertions in your HDL code increases visibility into your design and improves verification productivity. Questa SIM supports Property Specification Language (PSL) assertions for use in dynamic simulation verification. These assertions are simple statements of design intent that declare design or interface assumptions.">Debugging With PSL Assertions</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_tut"
                DocTitle = "Questa® SIM Tutorial"
                PageTitle = "Run the Design without PSL Assertions"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/TaskTop_RunDesignWithoutPslAssertions_id9f330fc8.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Tutorial Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>