INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:00:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 2.132ns (26.975%)  route 5.772ns (73.025%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2778, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X33Y96         FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_head_q_reg[2]/Q
                         net (fo=21, routed)          0.450     1.174    lsq3/handshake_lsq_lsq3_core/ldq_head_q[2]
    SLICE_X32Y95         LUT4 (Prop_lut4_I2_O)        0.043     1.217 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_7__0/O
                         net (fo=1, routed)           0.000     1.217    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_7__0_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.468 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.468    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_3__0_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.517 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     1.517    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_3__0_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.662 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_4__0/O[3]
                         net (fo=5, routed)           0.323     1.985    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg_i_4__0_n_4
    SLICE_X33Y97         LUT3 (Prop_lut3_I1_O)        0.120     2.105 f  lsq3/handshake_lsq_lsq3_core/ldq_head_q[2]_i_10__0/O
                         net (fo=33, routed)          0.725     2.830    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X48Y107        LUT6 (Prop_lut6_I5_O)        0.043     2.873 f  lsq3/handshake_lsq_lsq3_core/dataReg[23]_i_2__0/O
                         net (fo=1, routed)           0.676     3.550    lsq3/handshake_lsq_lsq3_core/dataReg[23]_i_2__0_n_0
    SLICE_X43Y98         LUT6 (Prop_lut6_I4_O)        0.043     3.593 f  lsq3/handshake_lsq_lsq3_core/dataReg[23]_i_1__0/O
                         net (fo=2, routed)           0.260     3.853    load3/data_tehb/dataReg_reg[31]_2[23]
    SLICE_X42Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.896 f  load3/data_tehb/ltOp_carry__1_i_9/O
                         net (fo=7, routed)           0.397     4.293    load3/data_tehb/control/ltOp_carry__2_i_29__0_1[0]
    SLICE_X42Y96         LUT4 (Prop_lut4_I1_O)        0.043     4.336 r  load3/data_tehb/control/ltOp_carry__2_i_32__0/O
                         net (fo=1, routed)           0.249     4.585    load3/data_tehb/control/ltOp_carry__2_i_32__0_n_0
    SLICE_X41Y96         LUT5 (Prop_lut5_I4_O)        0.043     4.628 f  load3/data_tehb/control/ltOp_carry__2_i_28__0/O
                         net (fo=2, routed)           0.493     5.121    load3/data_tehb/control/addf1/ieee2nfloat_0/eqOp0_in
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.043     5.164 r  load3/data_tehb/control/ltOp_carry__2_i_11__0/O
                         net (fo=9, routed)           0.331     5.495    load3/data_tehb/control/X[10]
    SLICE_X40Y93         LUT2 (Prop_lut2_I0_O)        0.043     5.538 r  load3/data_tehb/control/ltOp_carry__2_i_23__0/O
                         net (fo=1, routed)           0.243     5.780    mulf1/operator/RoundingAdder/ltOp_carry__2
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.043     5.823 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000     5.823    addf1/operator/ltOp_carry__3_1[3]
    SLICE_X39Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.010 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.010    addf1/operator/ltOp_carry__2_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.137 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.230     6.367    addf1/operator/CO[0]
    SLICE_X41Y94         LUT2 (Prop_lut2_I0_O)        0.130     6.497 r  addf1/operator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.269     6.766    addf1/operator/p_1_in[0]
    SLICE_X38Y94         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314     7.080 r  addf1/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.426     7.506    addf1/operator/RightShifterComponent/O[3]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.120     7.626 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0/O
                         net (fo=5, routed)           0.263     7.889    addf1/operator/RightShifterComponent/ps_c1[4]_i_2__0_n_0
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.043     7.932 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_1__0/O
                         net (fo=21, routed)          0.104     8.036    addf1/operator/RightShifterComponent/_inferred__1/i__carry__0
    SLICE_X40Y95         LUT2 (Prop_lut2_I0_O)        0.043     8.079 r  addf1/operator/RightShifterComponent/level4_c1[24]_i_1/O
                         net (fo=7, routed)           0.333     8.412    addf1/operator/RightShifterComponent/level4_c1[24]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=2778, unset)         0.483     9.683    addf1/operator/RightShifterComponent/clk
    SLICE_X38Y90         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X38Y90         FDRE (Setup_fdre_C_R)       -0.271     9.376    addf1/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          9.376    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  0.965    




